designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo3l
designverdefinemacro -clear
removefile -Y -D *
addfile C:/Users/SEC29/Desktop/i2s_iot/i2c_ss_blk.vhd
# Adding file C:\Users\SEC29\Desktop\i2s_iot\i2c_ss_blk.vhd ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/i2c_int_blk.vhd
# Adding file C:\Users\SEC29\Desktop\i2s_iot\i2c_int_blk.vhd ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/i2c_arb_blk.vhd
# Adding file C:\Users\SEC29\Desktop\i2s_iot\i2c_arb_blk.vhd ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/i2c_cnt_blk.vhd
# Adding file C:\Users\SEC29\Desktop\i2s_iot\i2c_cnt_blk.vhd ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/i2c_clk_blk.vhd
# Adding file C:\Users\SEC29\Desktop\i2s_iot\i2c_clk_blk.vhd ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/i2c_sync_blk.vhd
# Adding file C:\Users\SEC29\Desktop\i2s_iot\i2c_sync_blk.vhd ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/i2c_main_blk.vhd
# Adding file C:\Users\SEC29\Desktop\i2s_iot\i2c_main_blk.vhd ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/i2c_mpu_blk.vhd
# Adding file C:\Users\SEC29\Desktop\i2s_iot\i2c_mpu_blk.vhd ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/i2c_top.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\i2c_top.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/beamforming2.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\beamforming2.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/clasification.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\clasification.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/rising_edge_det.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\rising_edge_det.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/fifo_submean.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\fifo_submean.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/submean2.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\submean2.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/squares.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\squares.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/ste.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\ste.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/zcr.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\zcr.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/fifo_left.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\fifo_left.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/fifo_right.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\fifo_right.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/fifo_horizontal.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\fifo_horizontal.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/RD1171/source/Verilog/i2s_rx.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\RD1171\source\Verilog\i2s_rx.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/RD1171/source/Verilog/I2S_Controller.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\RD1171\source\Verilog\I2S_Controller.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/pll2.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\pll2.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/clkdiv.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\clkdiv.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/pll1.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\pll1.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/top.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\top.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/my_tb.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\my_tb.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/char_cntrl.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\char_cntrl.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/beamforming.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\beamforming.v ... Done
vlib C:/Users/SEC29/Desktop/i2s_iot/test_04_09/work
# Warning: Library work already exists
adel -all
# Library contents cleared.
vcom -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/i2c_ss_blk.vhd
# File: C:\Users\SEC29\Desktop\i2s_iot\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
vcom -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/i2c_int_blk.vhd
# File: C:\Users\SEC29\Desktop\i2s_iot\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
vcom -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/i2c_arb_blk.vhd
# File: C:\Users\SEC29\Desktop\i2s_iot\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
vcom -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/i2c_cnt_blk.vhd
# File: C:\Users\SEC29\Desktop\i2s_iot\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/i2c_clk_blk.vhd
# File: C:\Users\SEC29\Desktop\i2s_iot\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/i2c_sync_blk.vhd
# File: C:\Users\SEC29\Desktop\i2s_iot\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
vcom -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/i2c_main_blk.vhd
# File: C:\Users\SEC29\Desktop\i2s_iot\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/i2c_mpu_blk.vhd
# File: C:\Users\SEC29\Desktop\i2s_iot\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/i2c_top.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Unit top modules: I2C_Top.
# $root top modules: I2C_Top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/beamforming2.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/beamforming2.v, ln 80).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/beamforming2.v, ln 116).
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: beamforming2.
# $root top modules: I2C_Top beamforming2.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/clasification.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: classification.
# $root top modules: I2C_Top beamforming2 classification.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/rising_edge_det.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: rising_edge_det.
# $root top modules: I2C_Top beamforming2 classification rising_edge_det.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/fifo_submean.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: fifo_submean.
# $root top modules: I2C_Top beamforming2 classification rising_edge_det fifo_submean.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/submean2.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo_submean found in current working library.
# Info: VCP2113 Module rising_edge_det found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: submean2.
# $root top modules: I2C_Top beamforming2 classification submean2.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/squares.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: squares.
# $root top modules: I2C_Top beamforming2 classification submean2 squares.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/ste.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module squares found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ste.
# $root top modules: I2C_Top beamforming2 classification submean2 ste.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/zcr.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: zcr.
# $root top modules: I2C_Top beamforming2 classification submean2 ste zcr.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/fifo_left.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: fifo_left.
# $root top modules: I2C_Top beamforming2 classification submean2 ste zcr fifo_left.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/fifo_right.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: fifo_right.
# $root top modules: I2C_Top beamforming2 classification submean2 ste zcr fifo_left fifo_right.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/fifo_horizontal.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: fifo_horizontal.
# $root top modules: I2C_Top beamforming2 classification submean2 ste zcr fifo_left fifo_right fifo_horizontal.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/RD1171/source/Verilog/i2s_rx.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: i2s_rx.
# $root top modules: I2C_Top beamforming2 classification submean2 ste zcr fifo_left fifo_right fifo_horizontal i2s_rx.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/RD1171/source/Verilog/I2S_Controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module i2s_rx found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller.
# $root top modules: I2C_Top beamforming2 classification submean2 ste zcr fifo_left fifo_right fifo_horizontal I2S_Controller.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/pll2.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: pll2.
# $root top modules: I2C_Top beamforming2 classification submean2 ste zcr fifo_left fifo_right fifo_horizontal I2S_Controller pll2.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/clkdiv.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: clk_div.
# $root top modules: I2C_Top beamforming2 classification submean2 ste zcr fifo_left fifo_right fifo_horizontal I2S_Controller pll2 clk_div.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/pll1.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: pll1.
# $root top modules: I2C_Top beamforming2 classification submean2 ste zcr fifo_left fifo_right fifo_horizontal I2S_Controller pll2 clk_div pll1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/top.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2113 Module I2S_Controller found in current working library.
# Info: VCP2113 Module pll1 found in current working library.
# Info: VCP2113 Module clk_div found in current working library.
# Info: VCP2113 Module pll2 found in current working library.
# Info: VCP2113 Module fifo_horizontal found in current working library.
# Info: VCP2113 Module fifo_right found in current working library.
# Info: VCP2113 Module fifo_left found in current working library.
# Info: VCP2113 Module zcr found in current working library.
# Info: VCP2113 Module ste found in current working library.
# Info: VCP2113 Module submean2 found in current working library.
# Info: VCP2113 Module classification found in current working library.
# Info: VCP2113 Module beamforming2 found in current working library.
# Info: VCP2113 Module I2C_Top found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: top.
# $root top modules: top.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/my_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module top found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb.
# $root top modules: I2S_Controller_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/char_cntrl.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/char_cntrl.v, ln 36).
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: char_cntrl.
# $root top modules: I2S_Controller_tb char_cntrl.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
module I2S_Controller_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2S_Controller' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'clk_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'zcr' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ste' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'submean2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.1 [s].
vsim +access +r I2S_Controller_tb -PL pmi_work -L ovi_machxo3l
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2S_Controller' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'clk_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'zcr' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ste' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'submean2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ste.v (58): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/DUT/ste1/sq1".
# SLP: Warning: submean2.v (28): Length of connection (32) does not match the length of port "WrEn" (1) on instance "/I2S_Controller_tb/DUT/subMean1/f1".
# SLP: Warning: top.v (123): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/horizontal_port".
# SLP: Warning: top.v (129): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_right".
# SLP: Warning: top.v (132): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_left".
# SLP: Warning: my_tb.v (40): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: top.v (178): Length of connection (1) does not match the length of port "led_pattern" (8) on instance "/I2S_Controller_tb/DUT/beam_forming".
# SLP: Warning: my_tb.v (22): Length of connection (32) does not match the length of port "horizontal_out" (16) on instance "/I2S_Controller_tb/DUT".
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.4 [s]
# SLP: Finished : 1.6 [s]
# SLP: 513 (45.16%) primitives and 559 (49.21%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.9 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7633 kB (elbread=1280 elab2=6131 kernel=220 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
# KERNEL: Error: KERNEL_0166 "/I2S_Controller_tb/DUT/beam_forming/trigger" does not have write access. Use switch +access +w_nets for this region.
# Error: Cannot force signal "/I2S_Controller_tb/DUT/beam_forming/trigger" with formula "1".
#  19:35, 12 April 2017
#  Simulation has been initialized
add wave *
# 32 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 1 us
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2S_Controller' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'clk_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'zcr' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ste' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'submean2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.1 [s]
# SLP: 513 (45.16%) primitives and 559 (49.21%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7633 kB (elbread=1280 elab2=6131 kernel=220 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  19:36, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 1229934960 ps
run
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../beamforming2.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 80).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 116).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2S_Controller' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'clk_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'zcr' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ste' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'submean2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 1.2 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ste.v (58): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/DUT/ste1/sq1".
# SLP: Warning: submean2.v (28): Length of connection (32) does not match the length of port "WrEn" (1) on instance "/I2S_Controller_tb/DUT/subMean1/f1".
# SLP: Warning: top.v (123): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/horizontal_port".
# SLP: Warning: top.v (129): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_right".
# SLP: Warning: top.v (132): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_left".
# SLP: Warning: my_tb.v (40): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: top.v (178): Length of connection (1) does not match the length of port "led_pattern" (8) on instance "/I2S_Controller_tb/DUT/beam_forming".
# SLP: Warning: my_tb.v (22): Length of connection (32) does not match the length of port "horizontal_out" (16) on instance "/I2S_Controller_tb/DUT".
# SLP: Elaboration phase ... done : 0.3 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 6.2 [s]
# SLP: Finished : 7.9 [s]
# SLP: 513 (45.20%) primitives and 558 (49.16%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 12.4 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7631 kB (elbread=1280 elab2=6129 kernel=220 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  19:43, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 1169724780010 fs
run
# KERNEL: stopped at time: 1442367101110 fs
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 80).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 116).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.4 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ste.v (58): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/DUT/ste1/sq1".
# SLP: Warning: submean2.v (28): Length of connection (32) does not match the length of port "WrEn" (1) on instance "/I2S_Controller_tb/DUT/subMean1/f1".
# SLP: Warning: top.v (123): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/horizontal_port".
# SLP: Warning: top.v (129): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_right".
# SLP: Warning: top.v (132): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_left".
# SLP: Warning: my_tb.v (40): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: top.v (178): Length of connection (1) does not match the length of port "led_pattern" (8) on instance "/I2S_Controller_tb/DUT/beam_forming".
# SLP: Warning: my_tb.v (22): Length of connection (32) does not match the length of port "horizontal_out" (16) on instance "/I2S_Controller_tb/DUT".
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 2.6 [s]
# SLP: Finished : 2.9 [s]
# SLP: 513 (45.84%) primitives and 542 (48.44%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 3.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7541 kB (elbread=1280 elab2=6068 kernel=191 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  19:49, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 80).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 116).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 80).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 116).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 1657760152450 fs
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.1 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ste.v (58): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/DUT/ste1/sq1".
# SLP: Warning: submean2.v (28): Length of connection (32) does not match the length of port "WrEn" (1) on instance "/I2S_Controller_tb/DUT/subMean1/f1".
# SLP: Warning: top.v (123): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/horizontal_port".
# SLP: Warning: top.v (129): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_right".
# SLP: Warning: top.v (132): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_left".
# SLP: Warning: my_tb.v (40): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: top.v (178): Length of connection (1) does not match the length of port "led_pattern" (8) on instance "/I2S_Controller_tb/DUT/beam_forming".
# SLP: Warning: my_tb.v (22): Length of connection (32) does not match the length of port "horizontal_out" (16) on instance "/I2S_Controller_tb/DUT".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# SLP: Generation phase ... done : 1.6 [s]
# SLP: Finished : 1.7 [s]
# SLP: 513 (45.84%) primitives and 542 (48.44%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7541 kB (elbread=1280 elab2=6068 kernel=191 sdf=0)
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 82).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 118).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  19:51, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 3953781466990 fs
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 80).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 116).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ste.v (58): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/DUT/ste1/sq1".
# SLP: Warning: submean2.v (28): Length of connection (32) does not match the length of port "WrEn" (1) on instance "/I2S_Controller_tb/DUT/subMean1/f1".
# SLP: Warning: top.v (123): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/horizontal_port".
# SLP: Warning: top.v (129): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_right".
# SLP: Warning: top.v (132): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_left".
# SLP: Warning: my_tb.v (40): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: top.v (178): Length of connection (1) does not match the length of port "led_pattern" (8) on instance "/I2S_Controller_tb/DUT/beam_forming".
# SLP: Warning: my_tb.v (22): Length of connection (32) does not match the length of port "horizontal_out" (16) on instance "/I2S_Controller_tb/DUT".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.2 [s]
# SLP: 513 (45.84%) primitives and 542 (48.44%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7541 kB (elbread=1280 elab2=6069 kernel=191 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  19:55, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 1246032089930 fs
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 80).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 116).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 2 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ste.v (58): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/DUT/ste1/sq1".
# SLP: Warning: submean2.v (28): Length of connection (32) does not match the length of port "WrEn" (1) on instance "/I2S_Controller_tb/DUT/subMean1/f1".
# SLP: Warning: top.v (123): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/horizontal_port".
# SLP: Warning: top.v (129): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_right".
# SLP: Warning: top.v (132): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_left".
# SLP: Warning: my_tb.v (40): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: top.v (178): Length of connection (1) does not match the length of port "led_pattern" (8) on instance "/I2S_Controller_tb/DUT/beam_forming".
# SLP: Warning: my_tb.v (22): Length of connection (32) does not match the length of port "horizontal_out" (16) on instance "/I2S_Controller_tb/DUT".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.2 [s]
# SLP: 513 (45.84%) primitives and 542 (48.44%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7541 kB (elbread=1280 elab2=6069 kernel=191 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  20:01, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 1778779833810 fs
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 83).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 119).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 2 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ste.v (58): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/DUT/ste1/sq1".
# SLP: Warning: submean2.v (28): Length of connection (32) does not match the length of port "WrEn" (1) on instance "/I2S_Controller_tb/DUT/subMean1/f1".
# SLP: Warning: top.v (123): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/horizontal_port".
# SLP: Warning: top.v (129): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_right".
# SLP: Warning: top.v (132): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_left".
# SLP: Warning: my_tb.v (40): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: top.v (178): Length of connection (1) does not match the length of port "led_pattern" (8) on instance "/I2S_Controller_tb/DUT/beam_forming".
# SLP: Warning: my_tb.v (22): Length of connection (32) does not match the length of port "horizontal_out" (16) on instance "/I2S_Controller_tb/DUT".
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.5 [s]
# SLP: 513 (45.84%) primitives and 542 (48.44%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7542 kB (elbread=1280 elab2=6069 kernel=191 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  20:03, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 1732343926100 fs
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 83).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 119).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ste.v (58): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/DUT/ste1/sq1".
# SLP: Warning: submean2.v (28): Length of connection (32) does not match the length of port "WrEn" (1) on instance "/I2S_Controller_tb/DUT/subMean1/f1".
# SLP: Warning: top.v (123): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/horizontal_port".
# SLP: Warning: top.v (129): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_right".
# SLP: Warning: top.v (132): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_left".
# SLP: Warning: my_tb.v (40): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: top.v (178): Length of connection (1) does not match the length of port "led_pattern" (8) on instance "/I2S_Controller_tb/DUT/beam_forming".
# SLP: Warning: my_tb.v (22): Length of connection (32) does not match the length of port "horizontal_out" (16) on instance "/I2S_Controller_tb/DUT".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.5 [s]
# SLP: Finished : 1.6 [s]
# SLP: 513 (45.84%) primitives and 542 (48.44%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7542 kB (elbread=1280 elab2=6069 kernel=191 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  20:05, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 2614437283750 fs
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 83).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 119).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ste.v (58): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/DUT/ste1/sq1".
# SLP: Warning: submean2.v (28): Length of connection (32) does not match the length of port "WrEn" (1) on instance "/I2S_Controller_tb/DUT/subMean1/f1".
# SLP: Warning: top.v (123): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/horizontal_port".
# SLP: Warning: top.v (129): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_right".
# SLP: Warning: top.v (132): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_left".
# SLP: Warning: my_tb.v (40): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: top.v (178): Length of connection (1) does not match the length of port "led_pattern" (8) on instance "/I2S_Controller_tb/DUT/beam_forming".
# SLP: Warning: my_tb.v (22): Length of connection (32) does not match the length of port "horizontal_out" (16) on instance "/I2S_Controller_tb/DUT".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.2 [s]
# SLP: 513 (45.84%) primitives and 542 (48.44%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7542 kB (elbread=1280 elab2=6069 kernel=191 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  20:09, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 2312788652300 fs
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 513 (45.84%) primitives and 542 (48.44%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7542 kB (elbread=1280 elab2=6069 kernel=191 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  20:12, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 83).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 119).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 1434385231820 fs
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 83).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 119).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ste.v (58): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/DUT/ste1/sq1".
# SLP: Warning: submean2.v (28): Length of connection (32) does not match the length of port "WrEn" (1) on instance "/I2S_Controller_tb/DUT/subMean1/f1".
# SLP: Warning: top.v (123): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/horizontal_port".
# SLP: Warning: top.v (129): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_right".
# SLP: Warning: top.v (132): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_left".
# SLP: Warning: my_tb.v (40): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: top.v (178): Length of connection (1) does not match the length of port "led_pattern" (8) on instance "/I2S_Controller_tb/DUT/beam_forming".
# SLP: Warning: my_tb.v (22): Length of connection (32) does not match the length of port "horizontal_out" (16) on instance "/I2S_Controller_tb/DUT".
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 2.0 [s]
# SLP: Finished : 2.2 [s]
# SLP: 513 (45.84%) primitives and 542 (48.44%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 2.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7542 kB (elbread=1280 elab2=6070 kernel=191 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  20:15, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 857420 ns
run
# KERNEL: stopped at time: 2160495 ns
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 83).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 119).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ste.v (58): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/DUT/ste1/sq1".
# SLP: Warning: submean2.v (28): Length of connection (32) does not match the length of port "WrEn" (1) on instance "/I2S_Controller_tb/DUT/subMean1/f1".
# SLP: Warning: top.v (123): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/horizontal_port".
# SLP: Warning: top.v (129): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_right".
# SLP: Warning: top.v (132): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_left".
# SLP: Warning: my_tb.v (40): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: top.v (178): Length of connection (1) does not match the length of port "led_pattern" (8) on instance "/I2S_Controller_tb/DUT/beam_forming".
# SLP: Warning: my_tb.v (22): Length of connection (32) does not match the length of port "horizontal_out" (16) on instance "/I2S_Controller_tb/DUT".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.5 [s]
# SLP: Finished : 1.7 [s]
# SLP: 513 (45.84%) primitives and 542 (48.44%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7542 kB (elbread=1280 elab2=6070 kernel=191 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  20:16, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 2160095413800 fs
run
# KERNEL: stopped at time: 2600400420 ps
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 513 (45.84%) primitives and 542 (48.44%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7542 kB (elbread=1280 elab2=6070 kernel=191 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  20:21, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../beamforming2.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 44).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 83).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 119).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ste.v (58): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/DUT/ste1/sq1".
# SLP: Warning: submean2.v (28): Length of connection (32) does not match the length of port "WrEn" (1) on instance "/I2S_Controller_tb/DUT/subMean1/f1".
# SLP: Warning: top.v (123): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/horizontal_port".
# SLP: Warning: top.v (129): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_right".
# SLP: Warning: top.v (132): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_left".
# SLP: Warning: my_tb.v (40): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: top.v (178): Length of connection (1) does not match the length of port "led_pattern" (8) on instance "/I2S_Controller_tb/DUT/beam_forming".
# SLP: Warning: my_tb.v (22): Length of connection (32) does not match the length of port "horizontal_out" (16) on instance "/I2S_Controller_tb/DUT".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.4 [s]
# SLP: 513 (45.84%) primitives and 542 (48.44%) other processes in SLP
# SLP: 2348 (97.31%) signals in SLP and 31 (1.28%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7542 kB (elbread=1280 elab2=6069 kernel=191 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  20:21, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 2498151330090 fs
run
# KERNEL: stopped at time: 2732686386850 fs
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Warning: VCP2635 beamforming2.v : (102, 24): Selection index out of range: 60.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 113).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 152).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 188).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 3 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# 1 signal(s) traced.
acom -O3 -e 100 -work work -2002  $dsn/../i2c_ss_blk.vhd $dsn/../i2c_int_blk.vhd $dsn/../i2c_arb_blk.vhd $dsn/../i2c_cnt_blk.vhd $dsn/../i2c_clk_blk.vhd $dsn/../i2c_sync_blk.vhd $dsn/../i2c_main_blk.vhd $dsn/../i2c_mpu_blk.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_ss_blk.vhd
# Compile Entity "Start_Generator"
# Compile Architecture "Start_Behave" of Entity "Start_Generator"
# Compile Entity "Start_Detect"
# Compile Architecture "Start_Det_Behave" of Entity "Start_Detect"
# Compile Entity "Stop_Generator"
# Compile Architecture "Stop_Behave" of Entity "Stop_Generator"
# Compile Entity "Stop_Detect"
# Compile Architecture "Stop_Det_Behave" of Entity "Stop_Detect"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_int_blk.vhd
# Compile Entity "Int_Ctrl_Block"
# Compile Architecture "Int_Behave" of Entity "Int_Ctrl_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_arb_blk.vhd
# Compile Entity "Arbitrator"
# Compile Architecture "Arch_Behave" of Entity "Arbitrator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_cnt_blk.vhd
# Compile Entity "Counter_Block"
# Compile Architecture "Count_Behave" of Entity "Counter_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_clk_blk.vhd
# Compile Entity "I2C_Clock_Generator"
# Compile Architecture "Clk_Gen_Behave" of Entity "I2C_Clock_Generator"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_sync_blk.vhd
# Compile Entity "Synch_Block"
# Compile Architecture "Synch_Behave" of Entity "Synch_Block"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_main_blk.vhd
# Compile Entity "I2C_Main"
# Compile Architecture "I2C_Main_Behave" of Entity "I2C_Main"
# File: C:\Users\SEC29\Desktop\i2s_iot\test_04_09\..\i2c_mpu_blk.vhd
# Compile Entity "MPU_to_I2C"
# Compile Architecture "MPU_to_I2C_Behave" of Entity "MPU_to_I2C"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../i2c_top.v $dsn/../beamforming2.v $dsn/../clasification.v $dsn/../rising_edge_det.v $dsn/../fifo_submean.v $dsn/../submean2.v $dsn/../squares.v $dsn/../ste.v $dsn/../zcr.v $dsn/../fifo_left.v $dsn/../fifo_right.v $dsn/../fifo_horizontal.v $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../pll2.v $dsn/../clkdiv.v $dsn/../pll1.v $dsn/../top.v $dsn/../my_tb.v $dsn/../char_cntrl.v $dsn/../beamforming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (54, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2876 my_tb.v : (65, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Info: VCP2113 Module MPU_to_I2C found in current working library.
# Info: VCP2113 Module I2C_Main found in current working library.
# Info: VCP2113 Module Synch_Block found in current working library.
# Info: VCP2113 Module I2C_Clock_Generator found in current working library.
# Info: VCP2113 Module Counter_Block found in current working library.
# Info: VCP2113 Module Arbitrator found in current working library.
# Info: VCP2113 Module Int_Ctrl_Block found in current working library.
# Info: VCP2113 Module Start_Generator found in current working library.
# Info: VCP2113 Module Start_Detect found in current working library.
# Info: VCP2113 Module Stop_Generator found in current working library.
# Info: VCP2113 Module Stop_Detect found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (71, 49): Implicit net declaration, symbol o_left_vld has not been declared in module top.
# Info: VCP2876 top.v : (72, 51): Implicit net declaration, symbol o_right_vld has not been declared in module top.
# Info: VCP2876 top.v : (78, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (86, 20): Implicit net declaration, symbol rvl_clk has not been declared in module top.
# Info: VCP2876 top.v : (87, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (98, 22): Implicit net declaration, symbol compute_clk has not been declared in module top.
# Info: VCP2876 top.v : (99, 14): Implicit net declaration, symbol lock2 has not been declared in module top.
# Info: VCP2876 top.v : (108, 50): Implicit net declaration, symbol o_left_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (109, 52): Implicit net declaration, symbol o_right_vld2 has not been declared in module top.
# Info: VCP2876 top.v : (124, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (124, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (125, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (130, 76): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (130, 95): Implicit net declaration, symbol right_full has not been declared in module top.
# Info: VCP2876 top.v : (151, 28): Implicit net declaration, symbol ste_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (159, 36): Implicit net declaration, symbol subMean_left_valid has not been declared in module top.
# Info: VCP2876 top.v : (184, 32): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (185, 29): Implicit net declaration, symbol led_pattern has not been declared in module top.
# Info: VCP2876 top.v : (192, 20): Implicit net declaration, symbol Clock has not been declared in module top.
# Info: VCP2876 top.v : (194, 18): Implicit net declaration, symbol CS_L has not been declared in module top.
# Info: VCP2876 top.v : (195, 18): Implicit net declaration, symbol RW_L has not been declared in module top.
# Info: VCP2876 top.v : (196, 22): Implicit net declaration, symbol INTR_L has not been declared in module top.
# Info: VCP2876 top.v : (197, 14): Implicit net declaration, symbol A0 has not been declared in module top.
# Info: VCP2876 top.v : (197, 22): Implicit net declaration, symbol A1 has not been declared in module top.
# Info: VCP2876 top.v : (197, 30): Implicit net declaration, symbol A2 has not been declared in module top.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Warning: VCP2597 my_tb.v : (22, 1): Some unconnected ports remain at instance: DUT. Module top has unconnected  port(s) : mclk, vertical_out, mclk2, SDA, SCL, glass, shout, beam_forming_valid.
# Pass 3. Processing behavioral statements.
# Warning: VCP2635 beamforming2.v : (102, 24): Selection index out of range: 60.
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 113).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 152).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../beamforming2.v, ln 188).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (C:/Users/SEC29/Desktop/i2s_iot/test_04_09/../char_cntrl.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb char_cntrl beam_forming.
# $root top modules: I2S_Controller_tb char_cntrl beam_forming.
# Compile success 0 Errors 3 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'classification' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beamforming2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2C_Top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.9_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (41): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ste.v (58): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/DUT/ste1/sq1".
# SLP: Warning: submean2.v (28): Length of connection (32) does not match the length of port "WrEn" (1) on instance "/I2S_Controller_tb/DUT/subMean1/f1".
# SLP: Warning: top.v (123): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/horizontal_port".
# SLP: Warning: top.v (129): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_right".
# SLP: Warning: top.v (132): Length of connection (32) does not match the length of port "RdEn" (1) on instance "/I2S_Controller_tb/DUT/vertical_left".
# SLP: Warning: my_tb.v (40): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: top.v (178): Length of connection (1) does not match the length of port "led_pattern" (8) on instance "/I2S_Controller_tb/DUT/beam_forming".
# SLP: Warning: my_tb.v (22): Length of connection (32) does not match the length of port "horizontal_out" (16) on instance "/I2S_Controller_tb/DUT".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.2 [s]
# SLP: Finished : 1.4 [s]
# SLP: 513 (45.76%) primitives and 544 (48.53%) other processes in SLP
# SLP: 2348 (97.27%) signals in SLP and 32 (1.33%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7544 kB (elbread=1280 elab2=6072 kernel=191 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\test_04_09\src\wave.asdb
#  20:28, 12 April 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/test_04_09/src/wave.asdb'.
run
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 1, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 2, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 3, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 4, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 5, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 6, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 7, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 8, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 9, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 10, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 11, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 12, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 13, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 14, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 15, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 16, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 17, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 18, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 19, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 20, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 21, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many digits in memory word in file .\\right.list at line 22, position 1. Word size is 16 bits [systf:LDM14]
# PLI: $readmemh(my_tb.v:87): Too many data words in file .\\right.list at line 22, position 1 [systf:LDM13]
# KERNEL: stopped at time: 2354329260 ps
run
# KERNEL: stopped at time: 2703072662250 fs
