-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity subconv_1x1_32_p is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    input_V_ce0 : OUT STD_LOGIC;
    input_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_0_V_ce0 : OUT STD_LOGIC;
    weight_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_1_V_ce0 : OUT STD_LOGIC;
    weight_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_2_V_ce0 : OUT STD_LOGIC;
    weight_2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_3_V_ce0 : OUT STD_LOGIC;
    weight_3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_4_V_ce0 : OUT STD_LOGIC;
    weight_4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_5_V_ce0 : OUT STD_LOGIC;
    weight_5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_6_V_ce0 : OUT STD_LOGIC;
    weight_6_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_7_V_ce0 : OUT STD_LOGIC;
    weight_7_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_8_V_ce0 : OUT STD_LOGIC;
    weight_8_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_9_V_ce0 : OUT STD_LOGIC;
    weight_9_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_10_V_ce0 : OUT STD_LOGIC;
    weight_10_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_11_V_ce0 : OUT STD_LOGIC;
    weight_11_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_12_V_ce0 : OUT STD_LOGIC;
    weight_12_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_13_V_ce0 : OUT STD_LOGIC;
    weight_13_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_14_V_ce0 : OUT STD_LOGIC;
    weight_14_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_15_V_ce0 : OUT STD_LOGIC;
    weight_15_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_16_V_ce0 : OUT STD_LOGIC;
    weight_16_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_17_V_ce0 : OUT STD_LOGIC;
    weight_17_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_18_V_ce0 : OUT STD_LOGIC;
    weight_18_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_19_V_ce0 : OUT STD_LOGIC;
    weight_19_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_20_V_ce0 : OUT STD_LOGIC;
    weight_20_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_21_V_ce0 : OUT STD_LOGIC;
    weight_21_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_22_V_ce0 : OUT STD_LOGIC;
    weight_22_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weight_23_V_ce0 : OUT STD_LOGIC;
    weight_23_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    bias_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    bias_V_ce0 : OUT STD_LOGIC;
    bias_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_23_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_23_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_23_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_23_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_23_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_23_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_23_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_23_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_23_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_19_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_19_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_19_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_19_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_19_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_19_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_19_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_19_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_19_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_22_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_22_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_22_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_22_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_22_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_22_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_22_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_22_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_22_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_18_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_18_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_18_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_18_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_18_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_18_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_18_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_18_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_11_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_11_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_11_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_11_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_11_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_11_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_11_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_17_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_17_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_17_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_17_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_17_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_17_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_17_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_17_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_6_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_6_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_6_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_6_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_16_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_16_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_16_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_16_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_16_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_16_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_16_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_16_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_5_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_5_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_5_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_5_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_15_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_15_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_15_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_15_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_15_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_15_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_15_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_4_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_4_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_4_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_4_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_14_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_14_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_14_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_14_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_14_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_14_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_14_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_3_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_3_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_3_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_3_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_13_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_13_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_13_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_13_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_13_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_13_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_13_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_2_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_2_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_2_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_2_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_12_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_12_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_12_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_12_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_12_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_12_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_12_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_1_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_1_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_1_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_1_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_10_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_10_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_10_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_10_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_10_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_10_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_9_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_9_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_9_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_9_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_9_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_9_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_21_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_21_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_21_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_21_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_21_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_21_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_21_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_21_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_21_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_8_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_8_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_8_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_8_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_8_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_8_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_20_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_20_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_20_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_20_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_20_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_20_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_20_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_20_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_20_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_7_ce0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_7_we0 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_0_Downs_7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_0_Downs_7_ce1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_7_we1 : OUT STD_LOGIC;
    ShuffleConvs_0_Downs_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of subconv_1x1_32_p is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv15_6000 : STD_LOGIC_VECTOR (14 downto 0) := "110000000000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv12_400 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten1_reg_1271 : STD_LOGIC_VECTOR (14 downto 0);
    signal co_reg_1282 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_reg_1294 : STD_LOGIC_VECTOR (11 downto 0);
    signal h_reg_1305 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_reg_1317 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten2_reg_1364 : STD_LOGIC_VECTOR (14 downto 0);
    signal co4_reg_1375 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten3_reg_1387 : STD_LOGIC_VECTOR (11 downto 0);
    signal h5_reg_1398 : STD_LOGIC_VECTOR (5 downto 0);
    signal w6_reg_1410 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond_flatten_fu_1542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_2486 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp0_iter1_exitcond_flatten_reg_2486 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_fu_1548_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten5_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten5_reg_2495 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_1566_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal co_cast9_mid2_v_fu_1587_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal co_cast9_mid2_v_reg_2508 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal w_mid2_fu_1627_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_mid2_reg_2513 : STD_LOGIC_VECTOR (5 downto 0);
    signal h_cast8_mid2_fu_1635_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal h_cast8_mid2_reg_2519 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_22_fu_1708_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal h1_cast6_cast_fu_1713_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal h1_cast6_cast_reg_2536 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_251_fu_1741_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_251_reg_2541 : STD_LOGIC_VECTOR (11 downto 0);
    signal exitcond25_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal w2_cast5_cast2_fu_1753_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_cast5_cast2_reg_2550 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ShuffleConvs_0_Downs_95_reg_2555 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_96_reg_2560 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_97_reg_2565 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_98_reg_2570 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_99_reg_2575 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_100_reg_2580 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_101_reg_2585 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_102_reg_2590 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_103_reg_2595 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_104_reg_2600 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_105_reg_2605 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_106_reg_2610 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_107_reg_2615 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_108_reg_2620 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_109_reg_2625 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_110_reg_2630 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_111_reg_2635 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_112_reg_2640 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_113_reg_2645 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_114_reg_2650 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_115_reg_2655 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_116_reg_2660 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_117_reg_2665 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_118_reg_2670 : STD_LOGIC_VECTOR (10 downto 0);
    signal h_8_fu_1800_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond26_fu_1794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_addr_reg_2683 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal weight_0_V_addr_reg_2688 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_1_V_addr_reg_2693 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_2_V_addr_reg_2698 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_3_V_addr_reg_2703 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_4_V_addr_reg_2708 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_5_V_addr_reg_2713 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_6_V_addr_reg_2718 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_7_V_addr_reg_2723 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_8_V_addr_reg_2728 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_9_V_addr_reg_2733 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_10_V_addr_reg_2738 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_11_V_addr_reg_2743 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_12_V_addr_reg_2748 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_13_V_addr_reg_2753 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_14_V_addr_reg_2758 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_15_V_addr_reg_2763 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_16_V_addr_reg_2768 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_17_V_addr_reg_2773 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_18_V_addr_reg_2778 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_19_V_addr_reg_2783 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_20_V_addr_reg_2788 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_21_V_addr_reg_2793 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_22_V_addr_reg_2798 : STD_LOGIC_VECTOR (4 downto 0);
    signal weight_23_V_addr_reg_2803 : STD_LOGIC_VECTOR (4 downto 0);
    signal ci_8_fu_1911_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ci_8_reg_2811 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_23_fu_1917_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond28_fu_1905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ShuffleConvs_0_Downs_119_reg_2821 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ShuffleConvs_0_Downs_120_reg_2826 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_121_reg_2831 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_122_reg_2836 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_123_reg_2841 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_124_reg_2846 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_125_reg_2851 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_126_reg_2856 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_127_reg_2861 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_128_reg_2866 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_129_reg_2871 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_130_reg_2876 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_131_reg_2881 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_132_reg_2886 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_133_reg_2891 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_134_reg_2896 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_135_reg_2901 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_136_reg_2906 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_137_reg_2911 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_138_reg_2916 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_139_reg_2921 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_140_reg_2926 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_141_reg_2931 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_0_Downs_142_reg_2936 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond_flatten6_fu_2259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten6_reg_2941 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state14_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state15_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state16_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state17_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_pp1_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp1_iter1_exitcond_flatten6_reg_2941 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_2_fu_2265_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten7_fu_2271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten7_reg_2950 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_1_fu_2283_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal co4_mid2_fu_2321_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal co4_mid2_reg_2963 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_reg_pp1_iter2_co4_mid2_reg_2963 : STD_LOGIC_VECTOR (4 downto 0);
    signal w6_mid2_fu_2339_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal w6_mid2_reg_2969 : STD_LOGIC_VECTOR (5 downto 0);
    signal h5_cast2_mid2_fu_2347_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal h5_cast2_mid2_reg_2975 : STD_LOGIC_VECTOR (5 downto 0);
    signal ShuffleConvs_0_Downs_143_reg_2982 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_144_reg_2988 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_145_reg_2994 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_146_reg_3000 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_147_reg_3006 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_148_reg_3012 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_149_reg_3018 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_150_reg_3024 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_151_reg_3030 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_152_reg_3036 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_153_reg_3042 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_154_reg_3048 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_155_reg_3054 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_156_reg_3060 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_157_reg_3066 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_158_reg_3072 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_159_reg_3078 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_160_reg_3084 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_161_reg_3090 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_162_reg_3096 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_163_reg_3102 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_164_reg_3108 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_165_reg_3114 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_0_Downs_166_reg_3120 : STD_LOGIC_VECTOR (10 downto 0);
    signal w_24_fu_2420_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp1_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state14 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal grp_MUL_DP_fu_1422_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1422_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1422_ap_ce : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_MUL_DP_fu_1432_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1432_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1432_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_1442_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1442_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1442_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_1452_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1452_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1452_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_1462_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1462_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1462_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_1472_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1472_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1472_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_1482_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1482_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1482_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_1492_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1492_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1492_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_1502_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1502_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1502_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_1512_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1512_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1512_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_1522_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1522_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1522_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_1532_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1532_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_1532_ap_ce : STD_LOGIC;
    signal co_phi_fu_1286_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_flag00000000 : BOOLEAN;
    signal h_phi_fu_1309_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_phi_fu_1321_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal h1_reg_1329 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal w2_reg_1341 : STD_LOGIC_VECTOR (5 downto 0);
    signal ci_reg_1353 : STD_LOGIC_VECTOR (4 downto 0);
    signal co4_phi_fu_1379_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp1_stage0_flag00000000 : BOOLEAN;
    signal h5_phi_fu_1402_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w6_phi_fu_1414_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal co_cast9_mid2_fu_1594_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_309_cast_fu_1680_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_313_cast_fu_1766_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_326_cast_fu_1900_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ci_cast4_fu_1806_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_cast_fu_2392_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_55_s_fu_2225_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_380_fu_2478_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_9_fu_2197_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_8_fu_2169_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_7_fu_2141_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_6_fu_2113_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_5_fu_2085_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_4_fu_2057_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_3_fu_2029_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_2_fu_2001_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_1_fu_1973_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_1945_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_10_fu_2243_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_s_fu_2215_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_9_fu_2187_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_8_fu_2159_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_7_fu_2131_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_6_fu_2103_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_5_fu_2075_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_4_fu_2047_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_3_fu_2019_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_2_fu_1991_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_1_fu_1963_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_1935_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_10_fu_2253_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal indvar_flatten_op_fu_1560_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal co_17_fu_1574_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond_fu_1604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_1599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_mid_fu_1580_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond36_mid_fu_1610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_19_fu_1616_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1643_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_377_fu_1654_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_cast_fu_1650_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl1_cast_fu_1661_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_cast7_cast_fu_1671_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_247_fu_1665_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_248_fu_1674_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_249_fu_1717_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_250_fu_1729_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl3_cast_fu_1737_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl2_cast_fu_1725_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal w2_cast5_cast_fu_1757_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_252_fu_1761_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_256_fu_1834_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_257_fu_1846_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl6_cast_fu_1842_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl7_cast_fu_1854_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_258_fu_1858_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_259_fu_1864_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_381_fu_1877_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl4_cast_fu_1869_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl5_cast_fu_1885_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_260_fu_1889_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_261_fu_1895_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_382_fu_1931_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_383_fu_1941_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_fu_1959_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_385_fu_1969_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_386_fu_1987_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_387_fu_1997_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_388_fu_2015_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_389_fu_2025_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_390_fu_2043_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_391_fu_2053_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_392_fu_2071_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_393_fu_2081_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_394_fu_2099_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_395_fu_2109_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_396_fu_2127_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_397_fu_2137_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_398_fu_2155_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_399_fu_2165_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_400_fu_2183_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_401_fu_2193_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_402_fu_2211_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_403_fu_2221_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_404_fu_2239_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_405_fu_2249_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten21_op_fu_2277_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal exitcond27_fu_2309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_8_fu_2304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal co_18_fu_2291_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal h5_mid_fu_2297_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond_mid_fu_2315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_fu_2334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_7_fu_2328_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_378_fu_2355_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_379_fu_2366_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl8_cast_fu_2362_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl9_cast_fu_2373_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal w6_cast1_cast_fu_2383_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_254_fu_2377_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_255_fu_2386_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_33_fu_2425_p26 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component MUL_DP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        a_V : IN STD_LOGIC_VECTOR (7 downto 0);
        b_V : IN STD_LOGIC_VECTOR (7 downto 0);
        w_V : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component ShuffleNetV2_mux_eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (7 downto 0);
        din17 : IN STD_LOGIC_VECTOR (7 downto 0);
        din18 : IN STD_LOGIC_VECTOR (7 downto 0);
        din19 : IN STD_LOGIC_VECTOR (7 downto 0);
        din20 : IN STD_LOGIC_VECTOR (7 downto 0);
        din21 : IN STD_LOGIC_VECTOR (7 downto 0);
        din22 : IN STD_LOGIC_VECTOR (7 downto 0);
        din23 : IN STD_LOGIC_VECTOR (7 downto 0);
        din24 : IN STD_LOGIC_VECTOR (7 downto 0);
        din25 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    grp_MUL_DP_fu_1422 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => weight_0_V_q0,
        b_V => weight_12_V_q0,
        w_V => input_V_q0,
        ap_return_0 => grp_MUL_DP_fu_1422_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_1422_ap_return_1,
        ap_ce => grp_MUL_DP_fu_1422_ap_ce);

    grp_MUL_DP_fu_1432 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => weight_1_V_q0,
        b_V => weight_13_V_q0,
        w_V => input_V_q0,
        ap_return_0 => grp_MUL_DP_fu_1432_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_1432_ap_return_1,
        ap_ce => grp_MUL_DP_fu_1432_ap_ce);

    grp_MUL_DP_fu_1442 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => weight_2_V_q0,
        b_V => weight_14_V_q0,
        w_V => input_V_q0,
        ap_return_0 => grp_MUL_DP_fu_1442_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_1442_ap_return_1,
        ap_ce => grp_MUL_DP_fu_1442_ap_ce);

    grp_MUL_DP_fu_1452 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => weight_3_V_q0,
        b_V => weight_15_V_q0,
        w_V => input_V_q0,
        ap_return_0 => grp_MUL_DP_fu_1452_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_1452_ap_return_1,
        ap_ce => grp_MUL_DP_fu_1452_ap_ce);

    grp_MUL_DP_fu_1462 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => weight_4_V_q0,
        b_V => weight_16_V_q0,
        w_V => input_V_q0,
        ap_return_0 => grp_MUL_DP_fu_1462_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_1462_ap_return_1,
        ap_ce => grp_MUL_DP_fu_1462_ap_ce);

    grp_MUL_DP_fu_1472 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => weight_5_V_q0,
        b_V => weight_17_V_q0,
        w_V => input_V_q0,
        ap_return_0 => grp_MUL_DP_fu_1472_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_1472_ap_return_1,
        ap_ce => grp_MUL_DP_fu_1472_ap_ce);

    grp_MUL_DP_fu_1482 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => weight_6_V_q0,
        b_V => weight_18_V_q0,
        w_V => input_V_q0,
        ap_return_0 => grp_MUL_DP_fu_1482_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_1482_ap_return_1,
        ap_ce => grp_MUL_DP_fu_1482_ap_ce);

    grp_MUL_DP_fu_1492 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => weight_7_V_q0,
        b_V => weight_19_V_q0,
        w_V => input_V_q0,
        ap_return_0 => grp_MUL_DP_fu_1492_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_1492_ap_return_1,
        ap_ce => grp_MUL_DP_fu_1492_ap_ce);

    grp_MUL_DP_fu_1502 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => weight_8_V_q0,
        b_V => weight_20_V_q0,
        w_V => input_V_q0,
        ap_return_0 => grp_MUL_DP_fu_1502_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_1502_ap_return_1,
        ap_ce => grp_MUL_DP_fu_1502_ap_ce);

    grp_MUL_DP_fu_1512 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => weight_9_V_q0,
        b_V => weight_21_V_q0,
        w_V => input_V_q0,
        ap_return_0 => grp_MUL_DP_fu_1512_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_1512_ap_return_1,
        ap_ce => grp_MUL_DP_fu_1512_ap_ce);

    grp_MUL_DP_fu_1522 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => weight_10_V_q0,
        b_V => weight_22_V_q0,
        w_V => input_V_q0,
        ap_return_0 => grp_MUL_DP_fu_1522_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_1522_ap_return_1,
        ap_ce => grp_MUL_DP_fu_1522_ap_ce);

    grp_MUL_DP_fu_1532 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => weight_11_V_q0,
        b_V => weight_23_V_q0,
        w_V => input_V_q0,
        ap_return_0 => grp_MUL_DP_fu_1532_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_1532_ap_return_1,
        ap_ce => grp_MUL_DP_fu_1532_ap_ce);

    ShuffleNetV2_mux_eOg_U11 : component ShuffleNetV2_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 5,
        dout_WIDTH => 8)
    port map (
        din1 => ShuffleConvs_0_Downs_23_q0,
        din2 => ShuffleConvs_0_Downs_22_q0,
        din3 => ShuffleConvs_0_Downs_11_q0,
        din4 => ShuffleConvs_0_Downs_6_q0,
        din5 => ShuffleConvs_0_Downs_5_q0,
        din6 => ShuffleConvs_0_Downs_4_q0,
        din7 => ShuffleConvs_0_Downs_3_q0,
        din8 => ShuffleConvs_0_Downs_2_q0,
        din9 => ShuffleConvs_0_Downs_1_q0,
        din10 => ShuffleConvs_0_Downs_q0,
        din11 => ShuffleConvs_0_Downs_21_q0,
        din12 => ShuffleConvs_0_Downs_20_q0,
        din13 => ShuffleConvs_0_Downs_19_q0,
        din14 => ShuffleConvs_0_Downs_18_q0,
        din15 => ShuffleConvs_0_Downs_17_q0,
        din16 => ShuffleConvs_0_Downs_16_q0,
        din17 => ShuffleConvs_0_Downs_15_q0,
        din18 => ShuffleConvs_0_Downs_14_q0,
        din19 => ShuffleConvs_0_Downs_13_q0,
        din20 => ShuffleConvs_0_Downs_12_q0,
        din21 => ShuffleConvs_0_Downs_10_q0,
        din22 => ShuffleConvs_0_Downs_9_q0,
        din23 => ShuffleConvs_0_Downs_8_q0,
        din24 => ShuffleConvs_0_Downs_7_q0,
        din25 => ap_reg_pp1_iter2_co4_mid2_reg_2963,
        dout => tmp_33_fu_2425_p26);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state14))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond25_fu_1747_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state14)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state14 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond25_fu_1747_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ci_reg_1353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = exitcond26_fu_1794_p2))) then 
                ci_reg_1353 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                ci_reg_1353 <= ci_8_reg_2811;
            end if; 
        end if;
    end process;

    co4_reg_1375_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond25_fu_1747_p2 = ap_const_lv1_1))) then 
                co4_reg_1375 <= ap_const_lv5_0;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten6_reg_2941) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                co4_reg_1375 <= co4_mid2_reg_2963;
            end if; 
        end if;
    end process;

    co_reg_1282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_2486 = ap_const_lv1_0))) then 
                co_reg_1282 <= co_cast9_mid2_v_reg_2508;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                co_reg_1282 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    h1_reg_1329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                h1_reg_1329 <= ap_const_lv6_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond26_fu_1794_p2 = ap_const_lv1_1))) then 
                h1_reg_1329 <= h_8_fu_1800_p2;
            end if; 
        end if;
    end process;

    h5_reg_1398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond25_fu_1747_p2 = ap_const_lv1_1))) then 
                h5_reg_1398 <= ap_const_lv6_1;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten6_reg_2941) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                h5_reg_1398 <= h5_cast2_mid2_reg_2975;
            end if; 
        end if;
    end process;

    h_reg_1305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_2486 = ap_const_lv1_0))) then 
                h_reg_1305 <= h_cast8_mid2_reg_2519;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                h_reg_1305 <= ap_const_lv6_1;
            end if; 
        end if;
    end process;

    indvar_flatten1_reg_1271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_1542_p2 = ap_const_lv1_0))) then 
                indvar_flatten1_reg_1271 <= indvar_flatten_next1_fu_1548_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten1_reg_1271 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    indvar_flatten2_reg_1364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond25_fu_1747_p2 = ap_const_lv1_1))) then 
                indvar_flatten2_reg_1364 <= ap_const_lv15_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten6_fu_2259_p2))) then 
                indvar_flatten2_reg_1364 <= indvar_flatten_next1_2_fu_2265_p2;
            end if; 
        end if;
    end process;

    indvar_flatten3_reg_1387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond25_fu_1747_p2 = ap_const_lv1_1))) then 
                indvar_flatten3_reg_1387 <= ap_const_lv12_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten6_fu_2259_p2))) then 
                indvar_flatten3_reg_1387 <= indvar_flatten_next1_1_fu_2283_p3;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_1294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_1542_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_1294 <= indvar_flatten_next_fu_1566_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_1294 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    w2_reg_1341_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = exitcond25_fu_1747_p2))) then 
                w2_reg_1341 <= ap_const_lv6_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_1 = exitcond28_fu_1905_p2))) then 
                w2_reg_1341 <= w_23_fu_1917_p2;
            end if; 
        end if;
    end process;

    w6_reg_1410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond25_fu_1747_p2 = ap_const_lv1_1))) then 
                w6_reg_1410 <= ap_const_lv6_1;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten6_reg_2941) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                w6_reg_1410 <= w_24_fu_2420_p2;
            end if; 
        end if;
    end process;

    w_reg_1317_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_2486 = ap_const_lv1_0))) then 
                w_reg_1317 <= w_22_fu_1708_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                w_reg_1317 <= ap_const_lv6_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                ShuffleConvs_0_Downs_100_reg_2580 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_101_reg_2585 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_102_reg_2590 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_103_reg_2595 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_104_reg_2600 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_105_reg_2605 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_106_reg_2610 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_107_reg_2615 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_108_reg_2620 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_109_reg_2625 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_110_reg_2630 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_111_reg_2635 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_112_reg_2640 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_113_reg_2645 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_114_reg_2650 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_115_reg_2655 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_116_reg_2660 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_117_reg_2665 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_118_reg_2670 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_95_reg_2555 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_96_reg_2560 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_97_reg_2565 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_98_reg_2570 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_99_reg_2575 <= tmp_313_cast_fu_1766_p1(11 - 1 downto 0);
                    w2_cast5_cast2_reg_2550(5 downto 0) <= w2_cast5_cast2_fu_1753_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                ShuffleConvs_0_Downs_119_reg_2821 <= ShuffleConvs_0_Downs_23_q0;
                ShuffleConvs_0_Downs_120_reg_2826 <= ShuffleConvs_0_Downs_19_q0;
                ShuffleConvs_0_Downs_121_reg_2831 <= ShuffleConvs_0_Downs_22_q0;
                ShuffleConvs_0_Downs_122_reg_2836 <= ShuffleConvs_0_Downs_18_q0;
                ShuffleConvs_0_Downs_123_reg_2841 <= ShuffleConvs_0_Downs_11_q0;
                ShuffleConvs_0_Downs_124_reg_2846 <= ShuffleConvs_0_Downs_17_q0;
                ShuffleConvs_0_Downs_125_reg_2851 <= ShuffleConvs_0_Downs_6_q0;
                ShuffleConvs_0_Downs_126_reg_2856 <= ShuffleConvs_0_Downs_16_q0;
                ShuffleConvs_0_Downs_127_reg_2861 <= ShuffleConvs_0_Downs_5_q0;
                ShuffleConvs_0_Downs_128_reg_2866 <= ShuffleConvs_0_Downs_15_q0;
                ShuffleConvs_0_Downs_129_reg_2871 <= ShuffleConvs_0_Downs_4_q0;
                ShuffleConvs_0_Downs_130_reg_2876 <= ShuffleConvs_0_Downs_14_q0;
                ShuffleConvs_0_Downs_131_reg_2881 <= ShuffleConvs_0_Downs_3_q0;
                ShuffleConvs_0_Downs_132_reg_2886 <= ShuffleConvs_0_Downs_13_q0;
                ShuffleConvs_0_Downs_133_reg_2891 <= ShuffleConvs_0_Downs_2_q0;
                ShuffleConvs_0_Downs_134_reg_2896 <= ShuffleConvs_0_Downs_12_q0;
                ShuffleConvs_0_Downs_135_reg_2901 <= ShuffleConvs_0_Downs_1_q0;
                ShuffleConvs_0_Downs_136_reg_2906 <= ShuffleConvs_0_Downs_10_q0;
                ShuffleConvs_0_Downs_137_reg_2911 <= ShuffleConvs_0_Downs_q0;
                ShuffleConvs_0_Downs_138_reg_2916 <= ShuffleConvs_0_Downs_9_q0;
                ShuffleConvs_0_Downs_139_reg_2921 <= ShuffleConvs_0_Downs_21_q0;
                ShuffleConvs_0_Downs_140_reg_2926 <= ShuffleConvs_0_Downs_8_q0;
                ShuffleConvs_0_Downs_141_reg_2931 <= ShuffleConvs_0_Downs_20_q0;
                ShuffleConvs_0_Downs_142_reg_2936 <= ShuffleConvs_0_Downs_7_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten6_reg_2941))) then
                ShuffleConvs_0_Downs_143_reg_2982 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_144_reg_2988 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_145_reg_2994 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_146_reg_3000 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_147_reg_3006 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_148_reg_3012 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_149_reg_3018 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_150_reg_3024 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_151_reg_3030 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_152_reg_3036 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_153_reg_3042 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_154_reg_3048 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_155_reg_3054 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_156_reg_3060 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_157_reg_3066 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_158_reg_3072 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_159_reg_3078 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_160_reg_3084 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_161_reg_3090 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_162_reg_3096 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_163_reg_3102 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_164_reg_3108 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_165_reg_3114 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
                ShuffleConvs_0_Downs_166_reg_3120 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter1_exitcond_flatten_reg_2486 <= exitcond_flatten_reg_2486;
                exitcond_flatten_reg_2486 <= exitcond_flatten_fu_1542_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp1_iter1_exitcond_flatten6_reg_2941 <= exitcond_flatten6_reg_2941;
                exitcond_flatten6_reg_2941 <= exitcond_flatten6_fu_2259_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0)) then
                ap_reg_pp1_iter2_co4_mid2_reg_2963 <= co4_mid2_reg_2963;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                ci_8_reg_2811 <= ci_8_fu_1911_p2;
                input_V_addr_reg_2683 <= tmp_326_cast_fu_1900_p1(15 - 1 downto 0);
                weight_0_V_addr_reg_2688 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_10_V_addr_reg_2738 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_11_V_addr_reg_2743 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_12_V_addr_reg_2748 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_13_V_addr_reg_2753 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_14_V_addr_reg_2758 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_15_V_addr_reg_2763 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_16_V_addr_reg_2768 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_17_V_addr_reg_2773 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_18_V_addr_reg_2778 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_19_V_addr_reg_2783 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_1_V_addr_reg_2693 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_20_V_addr_reg_2788 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_21_V_addr_reg_2793 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_22_V_addr_reg_2798 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_23_V_addr_reg_2803 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_2_V_addr_reg_2698 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_3_V_addr_reg_2703 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_4_V_addr_reg_2708 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_5_V_addr_reg_2713 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_6_V_addr_reg_2718 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_7_V_addr_reg_2723 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_8_V_addr_reg_2728 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
                weight_9_V_addr_reg_2733 <= ci_cast4_fu_1806_p1(5 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond_flatten6_reg_2941))) then
                co4_mid2_reg_2963 <= co4_mid2_fu_2321_p3;
                h5_cast2_mid2_reg_2975 <= h5_cast2_mid2_fu_2347_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten_reg_2486 = ap_const_lv1_0))) then
                co_cast9_mid2_v_reg_2508 <= co_cast9_mid2_v_fu_1587_p3;
                h_cast8_mid2_reg_2519 <= h_cast8_mid2_fu_1635_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten_fu_1542_p2 = ap_const_lv1_0))) then
                exitcond_flatten5_reg_2495 <= exitcond_flatten5_fu_1554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten6_fu_2259_p2))) then
                exitcond_flatten7_reg_2950 <= exitcond_flatten7_fu_2271_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                    h1_cast6_cast_reg_2536(5 downto 0) <= h1_cast6_cast_fu_1713_p1(5 downto 0);
                    tmp_251_reg_2541(11 downto 1) <= tmp_251_fu_1741_p2(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten6_reg_2941))) then
                w6_mid2_reg_2969 <= w6_mid2_fu_2339_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten_reg_2486 = ap_const_lv1_0))) then
                w_mid2_reg_2513 <= w_mid2_fu_1627_p3;
            end if;
        end if;
    end process;
    h1_cast6_cast_reg_2536(10 downto 6) <= "00000";
    tmp_251_reg_2541(0) <= '0';
    w2_cast5_cast2_reg_2550(15 downto 6) <= "0000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, exitcond_flatten_fu_1542_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_state6, exitcond25_fu_1747_p2, ap_CS_fsm_state7, exitcond26_fu_1794_p2, ap_CS_fsm_state8, exitcond28_fu_1905_p2, exitcond_flatten6_fu_2259_p2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00011011, ap_block_pp1_stage0_flag00011011, ap_enable_reg_pp1_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten_fu_1542_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten_fu_1542_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond25_fu_1747_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond26_fu_1794_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_1 = exitcond28_fu_1905_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten6_fu_2259_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten6_fu_2259_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;

    ShuffleConvs_0_Downs_10_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_107_reg_2615, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_10_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_10_address0 <= ShuffleConvs_0_Downs_107_reg_2615;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_10_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_10_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_10_address1 <= ShuffleConvs_0_Downs_155_reg_3054;

    ShuffleConvs_0_Downs_10_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_10_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_10_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_10_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_10_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_55_8_fu_2169_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_10_d0 <= tmp_55_8_fu_2169_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_10_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_10_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_10_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_10_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_14)))) then 
            ShuffleConvs_0_Downs_10_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_10_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_14))) then 
            ShuffleConvs_0_Downs_10_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_11_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_112_reg_2640, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_11_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_11_address0 <= ShuffleConvs_0_Downs_112_reg_2640;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_11_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_11_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_11_address1 <= ShuffleConvs_0_Downs_160_reg_3084;

    ShuffleConvs_0_Downs_11_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_11_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_11_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_11_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_11_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_53_2_fu_1991_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_11_d0 <= tmp_53_2_fu_1991_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_11_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_11_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_11_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_11_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_2)))) then 
            ShuffleConvs_0_Downs_11_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_11_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_2))) then 
            ShuffleConvs_0_Downs_11_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_12_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_118_reg_2670, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_12_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_12_address0 <= ShuffleConvs_0_Downs_118_reg_2670;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_12_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_12_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_12_address1 <= ShuffleConvs_0_Downs_166_reg_3120;

    ShuffleConvs_0_Downs_12_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_12_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_12_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_12_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_12_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_55_7_fu_2141_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_12_d0 <= tmp_55_7_fu_2141_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_12_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_12_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_12_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_12_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_13)))) then 
            ShuffleConvs_0_Downs_12_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_12_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_13))) then 
            ShuffleConvs_0_Downs_12_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_13_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_111_reg_2635, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_13_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_13_address0 <= ShuffleConvs_0_Downs_111_reg_2635;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_13_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_13_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_13_address1 <= ShuffleConvs_0_Downs_159_reg_3078;

    ShuffleConvs_0_Downs_13_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_13_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_13_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_13_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_13_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_55_6_fu_2113_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_13_d0 <= tmp_55_6_fu_2113_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_13_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_13_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_13_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_13_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_12)))) then 
            ShuffleConvs_0_Downs_13_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_13_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_12))) then 
            ShuffleConvs_0_Downs_13_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_14_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_109_reg_2625, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_14_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_14_address0 <= ShuffleConvs_0_Downs_109_reg_2625;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_14_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_14_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_14_address1 <= ShuffleConvs_0_Downs_157_reg_3066;

    ShuffleConvs_0_Downs_14_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_14_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_14_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_14_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_14_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_55_5_fu_2085_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_14_d0 <= tmp_55_5_fu_2085_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_14_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_14_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_14_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_14_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_11)))) then 
            ShuffleConvs_0_Downs_14_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_14_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_11))) then 
            ShuffleConvs_0_Downs_14_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_15_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_102_reg_2590, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_15_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_15_address0 <= ShuffleConvs_0_Downs_102_reg_2590;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_15_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_15_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_15_address1 <= ShuffleConvs_0_Downs_150_reg_3024;

    ShuffleConvs_0_Downs_15_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_15_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_15_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_15_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_15_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_55_4_fu_2057_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_15_d0 <= tmp_55_4_fu_2057_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_15_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_15_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_15_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_15_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_10)))) then 
            ShuffleConvs_0_Downs_15_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_15_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_10))) then 
            ShuffleConvs_0_Downs_15_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_16_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_101_reg_2585, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_16_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_16_address0 <= ShuffleConvs_0_Downs_101_reg_2585;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_16_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_16_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_16_address1 <= ShuffleConvs_0_Downs_149_reg_3018;

    ShuffleConvs_0_Downs_16_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_16_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_16_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_16_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_16_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_55_3_fu_2029_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_16_d0 <= tmp_55_3_fu_2029_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_16_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_16_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_16_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_16_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_F)))) then 
            ShuffleConvs_0_Downs_16_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_16_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_F))) then 
            ShuffleConvs_0_Downs_16_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_17_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_106_reg_2610, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_17_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_17_address0 <= ShuffleConvs_0_Downs_106_reg_2610;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_17_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_17_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_17_address1 <= ShuffleConvs_0_Downs_154_reg_3048;

    ShuffleConvs_0_Downs_17_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_17_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_17_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_17_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_17_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_55_2_fu_2001_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_17_d0 <= tmp_55_2_fu_2001_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_17_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_17_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_17_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_17_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_E)))) then 
            ShuffleConvs_0_Downs_17_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_17_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_E))) then 
            ShuffleConvs_0_Downs_17_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_18_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_108_reg_2620, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_18_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_18_address0 <= ShuffleConvs_0_Downs_108_reg_2620;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_18_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_18_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_18_address1 <= ShuffleConvs_0_Downs_156_reg_3060;

    ShuffleConvs_0_Downs_18_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_18_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_18_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_18_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_18_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_55_1_fu_1973_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_18_d0 <= tmp_55_1_fu_1973_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_18_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_18_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_18_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_18_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_D)))) then 
            ShuffleConvs_0_Downs_18_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_18_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_D))) then 
            ShuffleConvs_0_Downs_18_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_18_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_19_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_105_reg_2605, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_19_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_19_address0 <= ShuffleConvs_0_Downs_105_reg_2605;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_19_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_19_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_19_address1 <= ShuffleConvs_0_Downs_153_reg_3042;

    ShuffleConvs_0_Downs_19_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_19_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_19_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_19_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_19_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_32_fu_1945_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_19_d0 <= tmp_32_fu_1945_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_19_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_19_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_19_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_19_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_C)))) then 
            ShuffleConvs_0_Downs_19_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_19_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_C))) then 
            ShuffleConvs_0_Downs_19_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_19_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_1_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_110_reg_2630, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_1_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_1_address0 <= ShuffleConvs_0_Downs_110_reg_2630;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_1_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_1_address1 <= ShuffleConvs_0_Downs_158_reg_3072;

    ShuffleConvs_0_Downs_1_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_1_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_1_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_1_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_1_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_53_8_fu_2159_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_1_d0 <= tmp_53_8_fu_2159_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_1_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_1_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_1_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_1_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_8)))) then 
            ShuffleConvs_0_Downs_1_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_1_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_8))) then 
            ShuffleConvs_0_Downs_1_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_20_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_104_reg_2600, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_20_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_20_address0 <= ShuffleConvs_0_Downs_104_reg_2600;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_20_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_20_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_20_address1 <= ShuffleConvs_0_Downs_152_reg_3036;

    ShuffleConvs_0_Downs_20_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_20_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_20_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_20_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_20_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_53_10_fu_2243_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_20_d0 <= tmp_53_10_fu_2243_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_20_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_20_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_20_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_20_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_B)))) then 
            ShuffleConvs_0_Downs_20_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_20_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_B))) then 
            ShuffleConvs_0_Downs_20_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_20_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_21_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_103_reg_2595, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_21_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_21_address0 <= ShuffleConvs_0_Downs_103_reg_2595;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_21_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_21_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_21_address1 <= ShuffleConvs_0_Downs_151_reg_3030;

    ShuffleConvs_0_Downs_21_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_21_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_21_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_21_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_21_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_53_s_fu_2215_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_21_d0 <= tmp_53_s_fu_2215_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_21_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_21_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_21_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_21_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_A)))) then 
            ShuffleConvs_0_Downs_21_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_21_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_A))) then 
            ShuffleConvs_0_Downs_21_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_21_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_22_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_116_reg_2660, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_22_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_22_address0 <= ShuffleConvs_0_Downs_116_reg_2660;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_22_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_22_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_22_address1 <= ShuffleConvs_0_Downs_164_reg_3108;

    ShuffleConvs_0_Downs_22_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_22_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_22_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_22_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_22_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_53_1_fu_1963_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_22_d0 <= tmp_53_1_fu_1963_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_22_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_22_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_22_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_22_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_1)))) then 
            ShuffleConvs_0_Downs_22_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_22_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_1))) then 
            ShuffleConvs_0_Downs_22_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_22_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_23_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_117_reg_2665, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_23_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_23_address0 <= ShuffleConvs_0_Downs_117_reg_2665;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_23_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_23_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_23_address1 <= ShuffleConvs_0_Downs_165_reg_3114;

    ShuffleConvs_0_Downs_23_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_23_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_23_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_23_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_23_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_30_fu_1935_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_23_d0 <= tmp_30_fu_1935_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_23_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_23_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_23_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_23_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_0)))) then 
            ShuffleConvs_0_Downs_23_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_23_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_0))) then 
            ShuffleConvs_0_Downs_23_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_23_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_2_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_114_reg_2650, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_2_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_2_address0 <= ShuffleConvs_0_Downs_114_reg_2650;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_2_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_2_address1 <= ShuffleConvs_0_Downs_162_reg_3096;

    ShuffleConvs_0_Downs_2_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_2_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_2_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_2_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_2_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_53_7_fu_2131_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_2_d0 <= tmp_53_7_fu_2131_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_2_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_2_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_2_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_2_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_7)))) then 
            ShuffleConvs_0_Downs_2_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_2_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_7))) then 
            ShuffleConvs_0_Downs_2_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_3_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_115_reg_2655, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_3_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_3_address0 <= ShuffleConvs_0_Downs_115_reg_2655;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_3_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_3_address1 <= ShuffleConvs_0_Downs_163_reg_3102;

    ShuffleConvs_0_Downs_3_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_3_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_3_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_3_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_3_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_53_6_fu_2103_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_3_d0 <= tmp_53_6_fu_2103_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_3_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_3_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_3_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_3_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_6)))) then 
            ShuffleConvs_0_Downs_3_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_3_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_6))) then 
            ShuffleConvs_0_Downs_3_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_4_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_113_reg_2645, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_4_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_4_address0 <= ShuffleConvs_0_Downs_113_reg_2645;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_4_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_4_address1 <= ShuffleConvs_0_Downs_161_reg_3090;

    ShuffleConvs_0_Downs_4_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_4_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_4_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_4_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_4_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_53_5_fu_2075_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_4_d0 <= tmp_53_5_fu_2075_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_4_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_4_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_4_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_4_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_5)))) then 
            ShuffleConvs_0_Downs_4_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_4_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_5))) then 
            ShuffleConvs_0_Downs_4_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_5_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_97_reg_2565, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_5_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_5_address0 <= ShuffleConvs_0_Downs_97_reg_2565;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_5_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_5_address1 <= ShuffleConvs_0_Downs_145_reg_2994;

    ShuffleConvs_0_Downs_5_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_5_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_5_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_5_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_5_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_53_4_fu_2047_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_5_d0 <= tmp_53_4_fu_2047_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_5_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_5_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_5_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_5_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_4)))) then 
            ShuffleConvs_0_Downs_5_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_5_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_4))) then 
            ShuffleConvs_0_Downs_5_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_6_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_98_reg_2570, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_6_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_6_address0 <= ShuffleConvs_0_Downs_98_reg_2570;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_6_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_6_address1 <= ShuffleConvs_0_Downs_146_reg_3000;

    ShuffleConvs_0_Downs_6_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_6_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_6_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_6_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_6_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_53_3_fu_2019_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_6_d0 <= tmp_53_3_fu_2019_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_6_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_6_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_6_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_6_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_3)))) then 
            ShuffleConvs_0_Downs_6_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_6_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_3))) then 
            ShuffleConvs_0_Downs_6_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_7_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_100_reg_2580, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_7_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_7_address0 <= ShuffleConvs_0_Downs_100_reg_2580;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_7_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_7_address1 <= ShuffleConvs_0_Downs_148_reg_3012;

    ShuffleConvs_0_Downs_7_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_7_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_7_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_7_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_7_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_55_10_fu_2253_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_7_d0 <= tmp_55_10_fu_2253_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_7_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_7_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_7_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_7_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_0)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_1)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_2)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_3)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_4)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_5)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_6)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_7)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_8)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_9)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_A)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_B)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_C)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_D)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_E)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_F)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_10)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_11)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_12)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_13)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_14)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_15)) and not((co_cast9_mid2_v_reg_2508 = ap_const_lv5_16))))) then 
            ShuffleConvs_0_Downs_7_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_7_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_0)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_1)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_2)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_3)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_4)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_5)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_6)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_7)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_8)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_9)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_A)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_B)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_C)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_D)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_E)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_F)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_10)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_11)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_12)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_13)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_14)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_15)) and not((ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_16)))) then 
            ShuffleConvs_0_Downs_7_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_8_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_99_reg_2575, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_8_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_8_address0 <= ShuffleConvs_0_Downs_99_reg_2575;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_8_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_8_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_8_address1 <= ShuffleConvs_0_Downs_147_reg_3006;

    ShuffleConvs_0_Downs_8_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_8_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_8_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_8_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_8_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_55_s_fu_2225_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_8_d0 <= tmp_55_s_fu_2225_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_8_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_8_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_8_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_8_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_16)))) then 
            ShuffleConvs_0_Downs_8_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_8_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_16))) then 
            ShuffleConvs_0_Downs_8_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_9_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_95_reg_2555, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_9_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_9_address0 <= ShuffleConvs_0_Downs_95_reg_2555;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_9_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_9_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_9_address1 <= ShuffleConvs_0_Downs_143_reg_2982;

    ShuffleConvs_0_Downs_9_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_9_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_9_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_9_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_9_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_55_9_fu_2197_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_9_d0 <= tmp_55_9_fu_2197_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_9_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_9_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_9_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_9_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_15)))) then 
            ShuffleConvs_0_Downs_9_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_9_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_15))) then 
            ShuffleConvs_0_Downs_9_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_0_Downs_96_reg_2560, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_309_cast_fu_1680_p1, tmp_318_cast_fu_2392_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_address0 <= tmp_318_cast_fu_2392_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_address0 <= ShuffleConvs_0_Downs_96_reg_2560;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_address0 <= tmp_309_cast_fu_1680_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_0_Downs_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_address1 <= ShuffleConvs_0_Downs_144_reg_2988;

    ShuffleConvs_0_Downs_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ShuffleConvs_0_Downs_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_0_Downs_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_block_pp0_stage0_flag00000000, tmp_53_9_fu_2187_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ShuffleConvs_0_Downs_d0 <= tmp_53_9_fu_2187_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_0_Downs_d0 <= bias_V_q0;
        else 
            ShuffleConvs_0_Downs_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_0_Downs_d1 <= ap_const_lv8_0;

    ShuffleConvs_0_Downs_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast9_mid2_v_reg_2508 = ap_const_lv5_9)))) then 
            ShuffleConvs_0_Downs_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_0_Downs_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co4_mid2_reg_2963, ap_enable_reg_pp1_iter3, tmp_380_fu_2478_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_380_fu_2478_p3) and (ap_reg_pp1_iter2_co4_mid2_reg_2963 = ap_const_lv5_9))) then 
            ShuffleConvs_0_Downs_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_0_Downs_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(11);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(7);
    ap_CS_fsm_state11 <= ap_CS_fsm(8);
    ap_CS_fsm_state12 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state18 <= ap_CS_fsm(12);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
    ap_CS_fsm_state8 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(6);
        ap_block_pp0_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten_fu_1542_p2)
    begin
        if ((exitcond_flatten_fu_1542_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state14_assign_proc : process(exitcond_flatten6_fu_2259_p2)
    begin
        if ((ap_const_lv1_1 = exitcond_flatten6_fu_2259_p2)) then 
            ap_condition_pp1_exit_iter0_state14 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp1_iter0) and (ap_const_logic_0 = ap_enable_reg_pp1_iter1) and (ap_const_logic_0 = ap_enable_reg_pp1_iter2) and (ap_const_logic_0 = ap_enable_reg_pp1_iter3))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bias_V_address0 <= co_cast9_mid2_fu_1594_p1(5 - 1 downto 0);

    bias_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            bias_V_ce0 <= ap_const_logic_1;
        else 
            bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ci_8_fu_1911_p2 <= std_logic_vector(unsigned(ci_reg_1353) + unsigned(ap_const_lv5_1));
    ci_cast4_fu_1806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci_reg_1353),32));
    co4_mid2_fu_2321_p3 <= 
        co_18_fu_2291_p2 when (exitcond_flatten7_reg_2950(0) = '1') else 
        co4_phi_fu_1379_p4;

    co4_phi_fu_1379_p4_assign_proc : process(co4_reg_1375, ap_reg_pp1_iter1_exitcond_flatten6_reg_2941, co4_mid2_reg_2963, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten6_reg_2941) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            co4_phi_fu_1379_p4 <= co4_mid2_reg_2963;
        else 
            co4_phi_fu_1379_p4 <= co4_reg_1375;
        end if; 
    end process;

    co_17_fu_1574_p2 <= std_logic_vector(unsigned(co_phi_fu_1286_p4) + unsigned(ap_const_lv5_1));
    co_18_fu_2291_p2 <= std_logic_vector(unsigned(co4_phi_fu_1379_p4) + unsigned(ap_const_lv5_1));
    co_cast9_mid2_fu_1594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(co_cast9_mid2_v_fu_1587_p3),32));
    co_cast9_mid2_v_fu_1587_p3 <= 
        co_17_fu_1574_p2 when (exitcond_flatten5_reg_2495(0) = '1') else 
        co_phi_fu_1286_p4;

    co_phi_fu_1286_p4_assign_proc : process(co_reg_1282, ap_reg_pp0_iter1_exitcond_flatten_reg_2486, co_cast9_mid2_v_reg_2508, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_2486 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            co_phi_fu_1286_p4 <= co_cast9_mid2_v_reg_2508;
        else 
            co_phi_fu_1286_p4 <= co_reg_1282;
        end if; 
    end process;

    exitcond25_fu_1747_p2 <= "1" when (h1_reg_1329 = ap_const_lv6_21) else "0";
    exitcond26_fu_1794_p2 <= "1" when (w2_reg_1341 = ap_const_lv6_21) else "0";
    exitcond27_fu_2309_p2 <= "1" when (w6_phi_fu_1414_p4 = ap_const_lv6_21) else "0";
    exitcond28_fu_1905_p2 <= "1" when (ci_reg_1353 = ap_const_lv5_18) else "0";
    exitcond36_mid_fu_1610_p2 <= (exitcond_fu_1604_p2 and not_exitcond_flatten_fu_1599_p2);
    exitcond_flatten5_fu_1554_p2 <= "1" when (indvar_flatten_reg_1294 = ap_const_lv12_400) else "0";
    exitcond_flatten6_fu_2259_p2 <= "1" when (indvar_flatten2_reg_1364 = ap_const_lv15_6000) else "0";
    exitcond_flatten7_fu_2271_p2 <= "1" when (indvar_flatten3_reg_1387 = ap_const_lv12_400) else "0";
    exitcond_flatten_fu_1542_p2 <= "1" when (indvar_flatten1_reg_1271 = ap_const_lv15_6000) else "0";
    exitcond_fu_1604_p2 <= "1" when (w_phi_fu_1321_p4 = ap_const_lv6_21) else "0";
    exitcond_mid_fu_2315_p2 <= (exitcond27_fu_2309_p2 and not_exitcond_flatten_8_fu_2304_p2);

    grp_MUL_DP_fu_1422_ap_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_MUL_DP_fu_1422_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_1422_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_1432_ap_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_MUL_DP_fu_1432_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_1432_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_1442_ap_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_MUL_DP_fu_1442_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_1442_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_1452_ap_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_MUL_DP_fu_1452_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_1452_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_1462_ap_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_MUL_DP_fu_1462_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_1462_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_1472_ap_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_MUL_DP_fu_1472_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_1472_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_1482_ap_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_MUL_DP_fu_1482_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_1482_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_1492_ap_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_MUL_DP_fu_1492_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_1492_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_1502_ap_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_MUL_DP_fu_1502_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_1502_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_1512_ap_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_MUL_DP_fu_1512_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_1512_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_1522_ap_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_MUL_DP_fu_1522_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_1522_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_1532_ap_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_MUL_DP_fu_1532_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_1532_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    h1_cast6_cast_fu_1713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h1_reg_1329),11));
    h5_cast2_mid2_fu_2347_p3 <= 
        h_7_fu_2328_p2 when (exitcond_mid_fu_2315_p2(0) = '1') else 
        h5_mid_fu_2297_p3;
    h5_mid_fu_2297_p3 <= 
        ap_const_lv6_1 when (exitcond_flatten7_reg_2950(0) = '1') else 
        h5_phi_fu_1402_p4;

    h5_phi_fu_1402_p4_assign_proc : process(h5_reg_1398, ap_reg_pp1_iter1_exitcond_flatten6_reg_2941, h5_cast2_mid2_reg_2975, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten6_reg_2941) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            h5_phi_fu_1402_p4 <= h5_cast2_mid2_reg_2975;
        else 
            h5_phi_fu_1402_p4 <= h5_reg_1398;
        end if; 
    end process;

    h_19_fu_1616_p2 <= std_logic_vector(unsigned(h_mid_fu_1580_p3) + unsigned(ap_const_lv6_1));
    h_7_fu_2328_p2 <= std_logic_vector(unsigned(h5_mid_fu_2297_p3) + unsigned(ap_const_lv6_1));
    h_8_fu_1800_p2 <= std_logic_vector(unsigned(h1_reg_1329) + unsigned(ap_const_lv6_1));
    h_cast8_mid2_fu_1635_p3 <= 
        h_19_fu_1616_p2 when (exitcond36_mid_fu_1610_p2(0) = '1') else 
        h_mid_fu_1580_p3;
    h_mid_fu_1580_p3 <= 
        ap_const_lv6_1 when (exitcond_flatten5_reg_2495(0) = '1') else 
        h_phi_fu_1309_p4;

    h_phi_fu_1309_p4_assign_proc : process(h_reg_1305, ap_reg_pp0_iter1_exitcond_flatten_reg_2486, h_cast8_mid2_reg_2519, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_2486 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            h_phi_fu_1309_p4 <= h_cast8_mid2_reg_2519;
        else 
            h_phi_fu_1309_p4 <= h_reg_1305;
        end if; 
    end process;

    indvar_flatten21_op_fu_2277_p2 <= std_logic_vector(unsigned(indvar_flatten3_reg_1387) + unsigned(ap_const_lv12_1));
    indvar_flatten_next1_1_fu_2283_p3 <= 
        ap_const_lv12_1 when (exitcond_flatten7_fu_2271_p2(0) = '1') else 
        indvar_flatten21_op_fu_2277_p2;
    indvar_flatten_next1_2_fu_2265_p2 <= std_logic_vector(unsigned(indvar_flatten2_reg_1364) + unsigned(ap_const_lv15_1));
    indvar_flatten_next1_fu_1548_p2 <= std_logic_vector(unsigned(indvar_flatten1_reg_1271) + unsigned(ap_const_lv15_1));
    indvar_flatten_next_fu_1566_p3 <= 
        ap_const_lv12_1 when (exitcond_flatten5_fu_1554_p2(0) = '1') else 
        indvar_flatten_op_fu_1560_p2;
    indvar_flatten_op_fu_1560_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_1294) + unsigned(ap_const_lv12_1));
    input_V_address0 <= input_V_addr_reg_2683;

    input_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_V_ce0 <= ap_const_logic_1;
        else 
            input_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    not_exitcond_flatten_8_fu_2304_p2 <= (exitcond_flatten7_reg_2950 xor ap_const_lv1_1);
    not_exitcond_flatten_fu_1599_p2 <= (exitcond_flatten5_reg_2495 xor ap_const_lv1_1);
    p_shl1_cast_fu_1661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_377_fu_1654_p3),12));
    p_shl2_cast_fu_1725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_249_fu_1717_p3),12));
    p_shl3_cast_fu_1737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_250_fu_1729_p3),12));
    p_shl4_cast_fu_1869_p3 <= (tmp_259_fu_1864_p2 & ap_const_lv5_0);
    p_shl5_cast_fu_1885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_381_fu_1877_p3),16));
    p_shl6_cast_fu_1842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_256_fu_1834_p3),11));
    p_shl7_cast_fu_1854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_257_fu_1846_p3),11));
    p_shl8_cast_fu_2362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_378_fu_2355_p3),12));
    p_shl9_cast_fu_2373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_379_fu_2366_p3),12));
    p_shl_cast_fu_1650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1643_p3),12));
    tmp_247_fu_1665_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_1650_p1) + unsigned(p_shl1_cast_fu_1661_p1));
    tmp_248_fu_1674_p2 <= std_logic_vector(unsigned(w_cast7_cast_fu_1671_p1) + unsigned(tmp_247_fu_1665_p2));
    tmp_249_fu_1717_p3 <= (h1_reg_1329 & ap_const_lv5_0);
    tmp_250_fu_1729_p3 <= (h1_reg_1329 & ap_const_lv1_0);
    tmp_251_fu_1741_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_1737_p1) + unsigned(p_shl2_cast_fu_1725_p1));
    tmp_252_fu_1761_p2 <= std_logic_vector(unsigned(tmp_251_reg_2541) + unsigned(w2_cast5_cast_fu_1757_p1));
    tmp_253_fu_2334_p2 <= (exitcond_mid_fu_2315_p2 or exitcond_flatten7_reg_2950);
    tmp_254_fu_2377_p2 <= std_logic_vector(unsigned(p_shl8_cast_fu_2362_p1) + unsigned(p_shl9_cast_fu_2373_p1));
    tmp_255_fu_2386_p2 <= std_logic_vector(unsigned(w6_cast1_cast_fu_2383_p1) + unsigned(tmp_254_fu_2377_p2));
    tmp_256_fu_1834_p3 <= (ci_reg_1353 & ap_const_lv5_0);
    tmp_257_fu_1846_p3 <= (ci_reg_1353 & ap_const_lv1_0);
    tmp_258_fu_1858_p2 <= std_logic_vector(unsigned(p_shl6_cast_fu_1842_p1) + unsigned(p_shl7_cast_fu_1854_p1));
    tmp_259_fu_1864_p2 <= std_logic_vector(unsigned(h1_cast6_cast_reg_2536) + unsigned(tmp_258_fu_1858_p2));
    tmp_260_fu_1889_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_1869_p3) + unsigned(p_shl5_cast_fu_1885_p1));
    tmp_261_fu_1895_p2 <= std_logic_vector(unsigned(w2_cast5_cast2_reg_2550) + unsigned(tmp_260_fu_1889_p2));
    tmp_309_cast_fu_1680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_248_fu_1674_p2),32));
    tmp_30_fu_1935_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_119_reg_2821) + unsigned(tmp_382_fu_1931_p1));
    tmp_313_cast_fu_1766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_252_fu_1761_p2),32));
    tmp_318_cast_fu_2392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_255_fu_2386_p2),32));
    tmp_326_cast_fu_1900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_261_fu_1895_p2),32));
    tmp_32_fu_1945_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_120_reg_2826) + unsigned(tmp_383_fu_1941_p1));
    tmp_377_fu_1654_p3 <= (h_cast8_mid2_reg_2519 & ap_const_lv1_0);
    tmp_378_fu_2355_p3 <= (h5_cast2_mid2_reg_2975 & ap_const_lv5_0);
    tmp_379_fu_2366_p3 <= (h5_cast2_mid2_reg_2975 & ap_const_lv1_0);
    tmp_380_fu_2478_p3 <= tmp_33_fu_2425_p26(7 downto 7);
    tmp_381_fu_1877_p3 <= (tmp_259_fu_1864_p2 & ap_const_lv1_0);
    tmp_382_fu_1931_p1 <= grp_MUL_DP_fu_1422_ap_return_0(8 - 1 downto 0);
    tmp_383_fu_1941_p1 <= grp_MUL_DP_fu_1422_ap_return_1(8 - 1 downto 0);
    tmp_384_fu_1959_p1 <= grp_MUL_DP_fu_1432_ap_return_0(8 - 1 downto 0);
    tmp_385_fu_1969_p1 <= grp_MUL_DP_fu_1432_ap_return_1(8 - 1 downto 0);
    tmp_386_fu_1987_p1 <= grp_MUL_DP_fu_1442_ap_return_0(8 - 1 downto 0);
    tmp_387_fu_1997_p1 <= grp_MUL_DP_fu_1442_ap_return_1(8 - 1 downto 0);
    tmp_388_fu_2015_p1 <= grp_MUL_DP_fu_1452_ap_return_0(8 - 1 downto 0);
    tmp_389_fu_2025_p1 <= grp_MUL_DP_fu_1452_ap_return_1(8 - 1 downto 0);
    tmp_390_fu_2043_p1 <= grp_MUL_DP_fu_1462_ap_return_0(8 - 1 downto 0);
    tmp_391_fu_2053_p1 <= grp_MUL_DP_fu_1462_ap_return_1(8 - 1 downto 0);
    tmp_392_fu_2071_p1 <= grp_MUL_DP_fu_1472_ap_return_0(8 - 1 downto 0);
    tmp_393_fu_2081_p1 <= grp_MUL_DP_fu_1472_ap_return_1(8 - 1 downto 0);
    tmp_394_fu_2099_p1 <= grp_MUL_DP_fu_1482_ap_return_0(8 - 1 downto 0);
    tmp_395_fu_2109_p1 <= grp_MUL_DP_fu_1482_ap_return_1(8 - 1 downto 0);
    tmp_396_fu_2127_p1 <= grp_MUL_DP_fu_1492_ap_return_0(8 - 1 downto 0);
    tmp_397_fu_2137_p1 <= grp_MUL_DP_fu_1492_ap_return_1(8 - 1 downto 0);
    tmp_398_fu_2155_p1 <= grp_MUL_DP_fu_1502_ap_return_0(8 - 1 downto 0);
    tmp_399_fu_2165_p1 <= grp_MUL_DP_fu_1502_ap_return_1(8 - 1 downto 0);
    tmp_400_fu_2183_p1 <= grp_MUL_DP_fu_1512_ap_return_0(8 - 1 downto 0);
    tmp_401_fu_2193_p1 <= grp_MUL_DP_fu_1512_ap_return_1(8 - 1 downto 0);
    tmp_402_fu_2211_p1 <= grp_MUL_DP_fu_1522_ap_return_0(8 - 1 downto 0);
    tmp_403_fu_2221_p1 <= grp_MUL_DP_fu_1522_ap_return_1(8 - 1 downto 0);
    tmp_404_fu_2239_p1 <= grp_MUL_DP_fu_1532_ap_return_0(8 - 1 downto 0);
    tmp_405_fu_2249_p1 <= grp_MUL_DP_fu_1532_ap_return_1(8 - 1 downto 0);
    tmp_53_10_fu_2243_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_141_reg_2931) + unsigned(tmp_404_fu_2239_p1));
    tmp_53_1_fu_1963_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_121_reg_2831) + unsigned(tmp_384_fu_1959_p1));
    tmp_53_2_fu_1991_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_123_reg_2841) + unsigned(tmp_386_fu_1987_p1));
    tmp_53_3_fu_2019_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_125_reg_2851) + unsigned(tmp_388_fu_2015_p1));
    tmp_53_4_fu_2047_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_127_reg_2861) + unsigned(tmp_390_fu_2043_p1));
    tmp_53_5_fu_2075_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_129_reg_2871) + unsigned(tmp_392_fu_2071_p1));
    tmp_53_6_fu_2103_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_131_reg_2881) + unsigned(tmp_394_fu_2099_p1));
    tmp_53_7_fu_2131_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_133_reg_2891) + unsigned(tmp_396_fu_2127_p1));
    tmp_53_8_fu_2159_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_135_reg_2901) + unsigned(tmp_398_fu_2155_p1));
    tmp_53_9_fu_2187_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_137_reg_2911) + unsigned(tmp_400_fu_2183_p1));
    tmp_53_s_fu_2215_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_139_reg_2921) + unsigned(tmp_402_fu_2211_p1));
    tmp_55_10_fu_2253_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_142_reg_2936) + unsigned(tmp_405_fu_2249_p1));
    tmp_55_1_fu_1973_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_122_reg_2836) + unsigned(tmp_385_fu_1969_p1));
    tmp_55_2_fu_2001_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_124_reg_2846) + unsigned(tmp_387_fu_1997_p1));
    tmp_55_3_fu_2029_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_126_reg_2856) + unsigned(tmp_389_fu_2025_p1));
    tmp_55_4_fu_2057_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_128_reg_2866) + unsigned(tmp_391_fu_2053_p1));
    tmp_55_5_fu_2085_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_130_reg_2876) + unsigned(tmp_393_fu_2081_p1));
    tmp_55_6_fu_2113_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_132_reg_2886) + unsigned(tmp_395_fu_2109_p1));
    tmp_55_7_fu_2141_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_134_reg_2896) + unsigned(tmp_397_fu_2137_p1));
    tmp_55_8_fu_2169_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_136_reg_2906) + unsigned(tmp_399_fu_2165_p1));
    tmp_55_9_fu_2197_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_138_reg_2916) + unsigned(tmp_401_fu_2193_p1));
    tmp_55_s_fu_2225_p2 <= std_logic_vector(unsigned(ShuffleConvs_0_Downs_140_reg_2926) + unsigned(tmp_403_fu_2221_p1));
    tmp_fu_1643_p3 <= (h_cast8_mid2_reg_2519 & ap_const_lv5_0);
    tmp_s_fu_1622_p2 <= (exitcond36_mid_fu_1610_p2 or exitcond_flatten5_reg_2495);
    w2_cast5_cast2_fu_1753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_reg_1341),16));
    w2_cast5_cast_fu_1757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_reg_1341),12));
    w6_cast1_cast_fu_2383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w6_mid2_reg_2969),12));
    w6_mid2_fu_2339_p3 <= 
        ap_const_lv6_1 when (tmp_253_fu_2334_p2(0) = '1') else 
        w6_phi_fu_1414_p4;

    w6_phi_fu_1414_p4_assign_proc : process(w6_reg_1410, ap_reg_pp1_iter1_exitcond_flatten6_reg_2941, w_24_fu_2420_p2, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten6_reg_2941) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            w6_phi_fu_1414_p4 <= w_24_fu_2420_p2;
        else 
            w6_phi_fu_1414_p4 <= w6_reg_1410;
        end if; 
    end process;

    w_22_fu_1708_p2 <= std_logic_vector(unsigned(w_mid2_reg_2513) + unsigned(ap_const_lv6_1));
    w_23_fu_1917_p2 <= std_logic_vector(unsigned(w2_reg_1341) + unsigned(ap_const_lv6_1));
    w_24_fu_2420_p2 <= std_logic_vector(unsigned(w6_mid2_reg_2969) + unsigned(ap_const_lv6_1));
    w_cast7_cast_fu_1671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_mid2_reg_2513),12));
    w_mid2_fu_1627_p3 <= 
        ap_const_lv6_1 when (tmp_s_fu_1622_p2(0) = '1') else 
        w_phi_fu_1321_p4;

    w_phi_fu_1321_p4_assign_proc : process(w_reg_1317, ap_reg_pp0_iter1_exitcond_flatten_reg_2486, w_22_fu_1708_p2, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_2486 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            w_phi_fu_1321_p4 <= w_22_fu_1708_p2;
        else 
            w_phi_fu_1321_p4 <= w_reg_1317;
        end if; 
    end process;

    weight_0_V_address0 <= weight_0_V_addr_reg_2688;

    weight_0_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_0_V_ce0 <= ap_const_logic_1;
        else 
            weight_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_10_V_address0 <= weight_10_V_addr_reg_2738;

    weight_10_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_10_V_ce0 <= ap_const_logic_1;
        else 
            weight_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_11_V_address0 <= weight_11_V_addr_reg_2743;

    weight_11_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_11_V_ce0 <= ap_const_logic_1;
        else 
            weight_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_12_V_address0 <= weight_12_V_addr_reg_2748;

    weight_12_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_12_V_ce0 <= ap_const_logic_1;
        else 
            weight_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_13_V_address0 <= weight_13_V_addr_reg_2753;

    weight_13_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_13_V_ce0 <= ap_const_logic_1;
        else 
            weight_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_14_V_address0 <= weight_14_V_addr_reg_2758;

    weight_14_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_14_V_ce0 <= ap_const_logic_1;
        else 
            weight_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_15_V_address0 <= weight_15_V_addr_reg_2763;

    weight_15_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_15_V_ce0 <= ap_const_logic_1;
        else 
            weight_15_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_16_V_address0 <= weight_16_V_addr_reg_2768;

    weight_16_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_16_V_ce0 <= ap_const_logic_1;
        else 
            weight_16_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_17_V_address0 <= weight_17_V_addr_reg_2773;

    weight_17_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_17_V_ce0 <= ap_const_logic_1;
        else 
            weight_17_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_18_V_address0 <= weight_18_V_addr_reg_2778;

    weight_18_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_18_V_ce0 <= ap_const_logic_1;
        else 
            weight_18_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_19_V_address0 <= weight_19_V_addr_reg_2783;

    weight_19_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_19_V_ce0 <= ap_const_logic_1;
        else 
            weight_19_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_1_V_address0 <= weight_1_V_addr_reg_2693;

    weight_1_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_1_V_ce0 <= ap_const_logic_1;
        else 
            weight_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_20_V_address0 <= weight_20_V_addr_reg_2788;

    weight_20_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_20_V_ce0 <= ap_const_logic_1;
        else 
            weight_20_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_21_V_address0 <= weight_21_V_addr_reg_2793;

    weight_21_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_21_V_ce0 <= ap_const_logic_1;
        else 
            weight_21_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_22_V_address0 <= weight_22_V_addr_reg_2798;

    weight_22_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_22_V_ce0 <= ap_const_logic_1;
        else 
            weight_22_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_23_V_address0 <= weight_23_V_addr_reg_2803;

    weight_23_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_23_V_ce0 <= ap_const_logic_1;
        else 
            weight_23_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_2_V_address0 <= weight_2_V_addr_reg_2698;

    weight_2_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_2_V_ce0 <= ap_const_logic_1;
        else 
            weight_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_3_V_address0 <= weight_3_V_addr_reg_2703;

    weight_3_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_3_V_ce0 <= ap_const_logic_1;
        else 
            weight_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_4_V_address0 <= weight_4_V_addr_reg_2708;

    weight_4_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_4_V_ce0 <= ap_const_logic_1;
        else 
            weight_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_5_V_address0 <= weight_5_V_addr_reg_2713;

    weight_5_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_5_V_ce0 <= ap_const_logic_1;
        else 
            weight_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_6_V_address0 <= weight_6_V_addr_reg_2718;

    weight_6_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_6_V_ce0 <= ap_const_logic_1;
        else 
            weight_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_7_V_address0 <= weight_7_V_addr_reg_2723;

    weight_7_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_7_V_ce0 <= ap_const_logic_1;
        else 
            weight_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_8_V_address0 <= weight_8_V_addr_reg_2728;

    weight_8_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_8_V_ce0 <= ap_const_logic_1;
        else 
            weight_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_9_V_address0 <= weight_9_V_addr_reg_2733;

    weight_9_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_9_V_ce0 <= ap_const_logic_1;
        else 
            weight_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
