Fitter report for PONG
Fri Jun 20 18:04:34 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Summary
 17. PLL Usage
 18. Output Pin Default Load For Reported TCO
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Interconnect Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing
 35. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Fri Jun 20 18:04:34 2014        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; PONG                                         ;
; Top-level Entity Name              ; PONG                                         ;
; Family                             ; Cyclone II                                   ;
; Device                             ; EP2C20F484C7                                 ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 1,405 / 18,752 ( 7 % )                       ;
;     Total combinational functions  ; 1,377 / 18,752 ( 7 % )                       ;
;     Dedicated logic registers      ; 419 / 18,752 ( 2 % )                         ;
; Total registers                    ; 419                                          ;
; Total pins                         ; 52 / 315 ( 17 % )                            ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 36,864 / 239,616 ( 15 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 52 ( 0 % )                               ;
; Total PLLs                         ; 1 / 4 ( 25 % )                               ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C20F484C7                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                              ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; On                             ; On                             ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Stop After Congestion Map Generation                                       ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                          ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
; Use Best Effort Settings for Compilation                                   ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                           ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Location     ;                ;              ; AUD_ADCDAT    ; PIN_B6        ; QSF Assignment ;
; Location     ;                ;              ; AUD_ADCLRCK   ; PIN_A6        ; QSF Assignment ;
; Location     ;                ;              ; AUD_BCLK      ; PIN_A4        ; QSF Assignment ;
; Location     ;                ;              ; AUD_DACDAT    ; PIN_B5        ; QSF Assignment ;
; Location     ;                ;              ; AUD_DACLRCK   ; PIN_A5        ; QSF Assignment ;
; Location     ;                ;              ; AUD_XCK       ; PIN_B4        ; QSF Assignment ;
; Location     ;                ;              ; CLOCK_27[1]   ; PIN_E12       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[0]  ; PIN_W4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[10] ; PIN_W3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[11] ; PIN_N6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[1]  ; PIN_W5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[2]  ; PIN_Y3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[3]  ; PIN_Y4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[4]  ; PIN_R6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[5]  ; PIN_R5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[6]  ; PIN_P6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[7]  ; PIN_P5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[8]  ; PIN_P3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[9]  ; PIN_N4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA_0     ; PIN_U3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA_1     ; PIN_V4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CAS_N    ; PIN_T3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CKE      ; PIN_N3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CLK      ; PIN_U4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CS_N     ; PIN_T6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[0]    ; PIN_U1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[10]   ; PIN_P1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[11]   ; PIN_P2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[12]   ; PIN_R1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[13]   ; PIN_R2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[14]   ; PIN_T1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[15]   ; PIN_T2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[1]    ; PIN_U2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[2]    ; PIN_V1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[3]    ; PIN_V2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[4]    ; PIN_W1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[5]    ; PIN_W2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[6]    ; PIN_Y1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[7]    ; PIN_Y2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[8]    ; PIN_N1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[9]    ; PIN_N2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_LDQM     ; PIN_R7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_RAS_N    ; PIN_T5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_UDQM     ; PIN_M5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_WE_N     ; PIN_R8        ; QSF Assignment ;
; Location     ;                ;              ; EXT_CLOCK     ; PIN_M21       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[0]    ; PIN_AB20      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[10]   ; PIN_R12       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[11]   ; PIN_T12       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[12]   ; PIN_AB14      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[13]   ; PIN_AA13      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[14]   ; PIN_AB13      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[15]   ; PIN_AA12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[16]   ; PIN_AB12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[17]   ; PIN_AA20      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[18]   ; PIN_U14       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[19]   ; PIN_V14       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[1]    ; PIN_AA14      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[20]   ; PIN_U13       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[21]   ; PIN_R13       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[2]    ; PIN_Y16       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[3]    ; PIN_R15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[4]    ; PIN_T15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[5]    ; PIN_U15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[6]    ; PIN_V15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[7]    ; PIN_W15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[8]    ; PIN_R14       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[9]    ; PIN_Y13       ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[0]      ; PIN_AB16      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[1]      ; PIN_AA16      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[2]      ; PIN_AB17      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[3]      ; PIN_AA17      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[4]      ; PIN_AB18      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[5]      ; PIN_AA18      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[6]      ; PIN_AB19      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[7]      ; PIN_AA19      ; QSF Assignment ;
; Location     ;                ;              ; FL_OE_N       ; PIN_AA15      ; QSF Assignment ;
; Location     ;                ;              ; FL_RST_N      ; PIN_W14       ; QSF Assignment ;
; Location     ;                ;              ; FL_WE_N       ; PIN_Y14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[0]     ; PIN_A13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[10]    ; PIN_A18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[11]    ; PIN_B18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[12]    ; PIN_A19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[13]    ; PIN_B19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[14]    ; PIN_A20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[15]    ; PIN_B20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[16]    ; PIN_C21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[17]    ; PIN_C22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[18]    ; PIN_D21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[19]    ; PIN_D22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[1]     ; PIN_B13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[20]    ; PIN_E21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[21]    ; PIN_E22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[22]    ; PIN_F21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[23]    ; PIN_F22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[24]    ; PIN_G21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[25]    ; PIN_G22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[26]    ; PIN_J21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[27]    ; PIN_J22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[28]    ; PIN_K21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[29]    ; PIN_K22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[2]     ; PIN_A14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[30]    ; PIN_J19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[31]    ; PIN_J20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[32]    ; PIN_J18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[33]    ; PIN_K20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[34]    ; PIN_L19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[35]    ; PIN_L18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[3]     ; PIN_B14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[4]     ; PIN_A15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[5]     ; PIN_B15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[6]     ; PIN_A16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[7]     ; PIN_B16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[8]     ; PIN_A17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[9]     ; PIN_B17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[0]     ; PIN_H12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[10]    ; PIN_C14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[11]    ; PIN_D14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[12]    ; PIN_D15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[13]    ; PIN_D16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[14]    ; PIN_C17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[15]    ; PIN_C18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[16]    ; PIN_C19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[17]    ; PIN_C20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[18]    ; PIN_D19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[19]    ; PIN_D20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[1]     ; PIN_H13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[20]    ; PIN_E20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[21]    ; PIN_F20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[22]    ; PIN_E19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[23]    ; PIN_E18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[24]    ; PIN_G20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[25]    ; PIN_G18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[26]    ; PIN_G17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[27]    ; PIN_H17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[28]    ; PIN_J15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[29]    ; PIN_H18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[2]     ; PIN_H14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[30]    ; PIN_N22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[31]    ; PIN_N21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[32]    ; PIN_P15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[33]    ; PIN_N15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[34]    ; PIN_P17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[35]    ; PIN_P18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[3]     ; PIN_G15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[4]     ; PIN_E14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[5]     ; PIN_E15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[6]     ; PIN_F15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[7]     ; PIN_G16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[8]     ; PIN_F12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[9]     ; PIN_F13       ; QSF Assignment ;
; Location     ;                ;              ; I2C_SCLK      ; PIN_A3        ; QSF Assignment ;
; Location     ;                ;              ; I2C_SDAT      ; PIN_B3        ; QSF Assignment ;
; Location     ;                ;              ; LEDG[0]       ; PIN_U22       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[1]       ; PIN_U21       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[2]       ; PIN_V22       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[3]       ; PIN_V21       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[4]       ; PIN_W22       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[5]       ; PIN_W21       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[6]       ; PIN_Y22       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[7]       ; PIN_Y21       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[0]       ; PIN_R20       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[1]       ; PIN_R19       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[2]       ; PIN_U19       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[3]       ; PIN_Y19       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[4]       ; PIN_T18       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[5]       ; PIN_V19       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[6]       ; PIN_Y18       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[7]       ; PIN_U18       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[8]       ; PIN_R18       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[9]       ; PIN_R17       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[0]  ; PIN_AA3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[10] ; PIN_R11       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[11] ; PIN_T11       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[12] ; PIN_Y10       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[13] ; PIN_U10       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[14] ; PIN_R10       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[15] ; PIN_T7        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[16] ; PIN_Y6        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[17] ; PIN_Y5        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[1]  ; PIN_AB3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[2]  ; PIN_AA4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[3]  ; PIN_AB4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[4]  ; PIN_AA5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[5]  ; PIN_AB10      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[6]  ; PIN_AA11      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[7]  ; PIN_AB11      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[8]  ; PIN_V11       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[9]  ; PIN_W11       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_CE_N     ; PIN_AB5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[0]    ; PIN_AA6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[10]   ; PIN_V9        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[11]   ; PIN_U9        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[12]   ; PIN_R9        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[13]   ; PIN_W8        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[14]   ; PIN_V8        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[15]   ; PIN_U8        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[1]    ; PIN_AB6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[2]    ; PIN_AA7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[3]    ; PIN_AB7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[4]    ; PIN_AA8       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[5]    ; PIN_AB8       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[6]    ; PIN_AA9       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[7]    ; PIN_AB9       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[8]    ; PIN_Y9        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[9]    ; PIN_W9        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_LB_N     ; PIN_Y7        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_OE_N     ; PIN_T8        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_UB_N     ; PIN_W7        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_WE_N     ; PIN_AA10      ; QSF Assignment ;
; Location     ;                ;              ; SW[0]         ; PIN_L22       ; QSF Assignment ;
; Location     ;                ;              ; SW[1]         ; PIN_L21       ; QSF Assignment ;
; Location     ;                ;              ; SW[2]         ; PIN_M22       ; QSF Assignment ;
; Location     ;                ;              ; SW[3]         ; PIN_V12       ; QSF Assignment ;
; Location     ;                ;              ; SW[4]         ; PIN_W12       ; QSF Assignment ;
; Location     ;                ;              ; SW[5]         ; PIN_U12       ; QSF Assignment ;
; Location     ;                ;              ; SW[6]         ; PIN_U11       ; QSF Assignment ;
; Location     ;                ;              ; SW[7]         ; PIN_M2        ; QSF Assignment ;
; Location     ;                ;              ; SW[8]         ; PIN_M1        ; QSF Assignment ;
; Location     ;                ;              ; SW[9]         ; PIN_L2        ; QSF Assignment ;
; Location     ;                ;              ; TCK           ; PIN_C7        ; QSF Assignment ;
; Location     ;                ;              ; TCS           ; PIN_D8        ; QSF Assignment ;
; Location     ;                ;              ; TDI           ; PIN_E8        ; QSF Assignment ;
; Location     ;                ;              ; TDO           ; PIN_D7        ; QSF Assignment ;
; Location     ;                ;              ; UART_RXD      ; PIN_F14       ; QSF Assignment ;
; Location     ;                ;              ; UART_TXD      ; PIN_G12       ; QSF Assignment ;
; Location     ;                ;              ; reset_button  ; PIN_R22       ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_ADCDAT    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_ADCLRCK   ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_BCLK      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_DACDAT    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_DACLRCK   ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_XCK       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; CLOCK_27[1]   ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; EXT_CLOCK     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[0]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[10]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[11]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[12]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[13]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[14]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[15]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[16]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[17]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[18]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[19]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[1]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[20]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[21]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[22]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[23]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[24]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[25]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[26]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[27]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[28]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[29]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[2]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[30]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[31]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[32]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[33]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[34]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[35]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[3]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[4]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[5]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[6]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[7]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[8]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[9]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[0]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[10]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[11]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[12]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[13]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[14]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[15]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[16]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[17]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[18]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[19]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[1]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[20]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[21]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[22]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[23]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[24]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[25]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[26]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[27]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[28]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[29]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[2]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[30]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[31]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[32]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[33]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[34]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[35]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[3]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[4]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[5]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[6]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[7]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[8]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[9]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; I2C_SCLK      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; I2C_SDAT      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[0]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[1]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[2]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[3]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[4]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[5]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[6]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[7]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[0]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[1]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[2]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[3]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[4]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[5]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[6]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[7]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[8]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[9]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[0]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[1]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[2]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[3]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[4]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[5]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[6]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[7]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[8]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[9]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; TCK           ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; TCS           ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; TDI           ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; TDO           ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; UART_RXD      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; UART_TXD      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; reset_button  ; LVTTL         ; QSF Assignment ;
+--------------+----------------+--------------+---------------+---------------+----------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 1872 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 1872 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 1872    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/UNICAMP/MC613/ProjetoPONG/PONG.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,405 / 18,752 ( 7 % )    ;
;     -- Combinational with no register       ; 986                       ;
;     -- Register only                        ; 28                        ;
;     -- Combinational with a register        ; 391                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 357                       ;
;     -- 3 input functions                    ; 467                       ;
;     -- <=2 input functions                  ; 553                       ;
;     -- Register only                        ; 28                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 697                       ;
;     -- arithmetic mode                      ; 680                       ;
;                                             ;                           ;
; Total registers*                            ; 419 / 19,649 ( 2 % )      ;
;     -- Dedicated logic registers            ; 419 / 18,752 ( 2 % )      ;
;     -- I/O registers                        ; 0 / 897 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 121 / 1,172 ( 10 % )      ;
; User inserted logic elements                ; 0                         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 52 / 315 ( 17 % )         ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )            ;
; Global signals                              ; 14                        ;
; M4Ks                                        ; 9 / 52 ( 17 % )           ;
; Total block memory bits                     ; 36,864 / 239,616 ( 15 % ) ;
; Total block memory implementation bits      ; 41,472 / 239,616 ( 17 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )            ;
; Global clocks                               ; 14 / 16 ( 88 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%              ;
; Peak interconnect usage (total/H/V)         ; 8% / 8% / 7%              ;
; Maximum fan-out node                        ; clk27M~clkctrl            ;
; Maximum fan-out                             ; 187                       ;
; Highest non-global fan-out signal           ; game_eng:engine|reset     ;
; Highest non-global fan-out                  ; 75                        ;
; Total fan-out                               ; 5438                      ;
; Average fan-out                             ; 2.88                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                        ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLOCK_24[0] ; B12   ; 4        ; 24           ; 27           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; CLOCK_24[1] ; A12   ; 4        ; 24           ; 27           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; CLOCK_50    ; L1    ; 2        ; 0            ; 13           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[0]      ; E12   ; 3        ; 24           ; 27           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; KEY[1]      ; R21   ; 6        ; 50           ; 10           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[2]      ; T22   ; 6        ; 50           ; 9            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[3]      ; T21   ; 6        ; 50           ; 9            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; clk27M      ; D12   ; 3        ; 24           ; 27           ; 2           ; 5                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                            ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; HEX0[0]  ; J2    ; 2        ; 0            ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[1]  ; J1    ; 2        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[2]  ; H2    ; 2        ; 0            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[3]  ; H1    ; 2        ; 0            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[4]  ; F2    ; 2        ; 0            ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[5]  ; F1    ; 2        ; 0            ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[6]  ; E2    ; 2        ; 0            ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[0]  ; E1    ; 2        ; 0            ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[1]  ; H6    ; 2        ; 0            ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[2]  ; H5    ; 2        ; 0            ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[3]  ; H4    ; 2        ; 0            ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[4]  ; G3    ; 2        ; 0            ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[5]  ; D2    ; 2        ; 0            ; 22           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[6]  ; D1    ; 2        ; 0            ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[0]  ; G5    ; 2        ; 0            ; 22           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[1]  ; G6    ; 2        ; 0            ; 23           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[2]  ; C2    ; 2        ; 0            ; 23           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[3]  ; C1    ; 2        ; 0            ; 23           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[4]  ; E3    ; 2        ; 0            ; 24           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[5]  ; E4    ; 2        ; 0            ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[6]  ; D3    ; 2        ; 0            ; 25           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[0]  ; F4    ; 2        ; 0            ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[1]  ; D5    ; 2        ; 0            ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[2]  ; D6    ; 2        ; 0            ; 24           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[3]  ; J4    ; 2        ; 0            ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[4]  ; L8    ; 2        ; 0            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[5]  ; F3    ; 2        ; 0            ; 22           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[6]  ; D4    ; 2        ; 0            ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; blue[0]  ; A9    ; 3        ; 15           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; blue[1]  ; D11   ; 3        ; 22           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; blue[2]  ; A10   ; 3        ; 20           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; blue[3]  ; B10   ; 3        ; 20           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; green[0] ; B8    ; 3        ; 13           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; green[1] ; C10   ; 3        ; 18           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; green[2] ; B9    ; 3        ; 15           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; green[3] ; A8    ; 3        ; 13           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; hsync    ; A11   ; 3        ; 22           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; red[0]   ; D9    ; 3        ; 13           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; red[1]   ; C9    ; 3        ; 9            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; red[2]   ; A7    ; 3        ; 11           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; red[3]   ; B7    ; 3        ; 11           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vsync    ; B11   ; 3        ; 22           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+-------------------------------------------------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source                                        ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+-------------------------------------------------------------+---------------------+
; PS2_CLK ; H15   ; 4        ; 44           ; 27           ; 1           ; 17                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_clk~en          ; -                   ;
; PS2_DAT ; J14   ; 4        ; 42           ; 27           ; 3           ; 9                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~enhead_lut ; -                   ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+-------------------------------------------------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 0 / 41 ( 0 % )   ; 3.3V          ; --           ;
; 2        ; 31 / 33 ( 94 % ) ; 3.3V          ; --           ;
; 3        ; 16 / 43 ( 37 % ) ; 3.3V          ; --           ;
; 4        ; 4 / 40 ( 10 % )  ; 3.3V          ; --           ;
; 5        ; 0 / 39 ( 0 % )   ; 3.3V          ; --           ;
; 6        ; 4 / 36 ( 11 % )  ; 3.3V          ; --           ;
; 7        ; 0 / 40 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 43 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 324        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 322        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 320        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 306        ; 3        ; red[2]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 304        ; 3        ; green[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 298        ; 3        ; blue[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 293        ; 3        ; blue[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 287        ; 3        ; hsync                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 283        ; 4        ; CLOCK_24[1]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 281        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 279        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 273        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 271        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 265        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 251        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 249        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 247        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 82         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA4      ; 85         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 89         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 97         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 103        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 111        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 114        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 120        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 122        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 128        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 130        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 136        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 138        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 140        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 144        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 153        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 162        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 164        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 83         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 84         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB5      ; 88         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 96         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 102        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 110        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 113        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 119        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 121        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB12     ; 127        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 129        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 135        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 137        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 139        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 143        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 152        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 161        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 163        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 323        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 321        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 319        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 305        ; 3        ; red[3]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 303        ; 3        ; green[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 297        ; 3        ; green[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 292        ; 3        ; blue[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 286        ; 3        ; vsync                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 282        ; 4        ; CLOCK_24[0]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 280        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 278        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 272        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 270        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 264        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 250        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 248        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 246        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 8          ; 2        ; HEX2[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 9          ; 2        ; HEX2[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C7       ; 315        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 310        ; 3        ; red[1]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 296        ; 3        ; green[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C12      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C13      ; 275        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C14      ; 260        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ; 254        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 245        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 244        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 238        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C20      ; 239        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 236        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 237        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 14         ; 2        ; HEX1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 15         ; 2        ; HEX1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 2          ; 2        ; HEX2[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D4       ; 3          ; 2        ; HEX3[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 4          ; 2        ; HEX3[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D6       ; 5          ; 2        ; HEX3[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D7       ; 311        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 309        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 302        ; 3        ; red[0]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 289        ; 3        ; blue[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 284        ; 3        ; clk27M                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D14      ; 267        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 259        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 255        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 240        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D20      ; 241        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 229        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 230        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; HEX1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 21         ; 2        ; HEX0[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E3       ; 6          ; 2        ; HEX2[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 7          ; 2        ; HEX2[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E7       ; 316        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 308        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ; 288        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 285        ; 3        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 266        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 256        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 243        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E19      ; 242        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 234        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 227        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 228        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 22         ; 2        ; HEX0[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 23         ; 2        ; HEX0[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 13         ; 2        ; HEX3[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 10         ; 2        ; HEX3[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 312        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 307        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 295        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 294        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 276        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 269        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 268        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 262        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 235        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 223        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 224        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 16         ; 2        ; HEX1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 2        ; HEX2[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ; 11         ; 2        ; HEX2[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G7       ; 317        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 313        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ; 291        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 277        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 261        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 252        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 231        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 232        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ; 233        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G21      ; 221        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 222        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 24         ; 2        ; HEX0[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 2        ; HEX0[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 17         ; 2        ; HEX1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ; 18         ; 2        ; HEX1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 19         ; 2        ; HEX1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 318        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ; 314        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ; 300        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ; 299        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 290        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 274        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 263        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 257        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 253        ; 4        ; PS2_CLK                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H16      ; 219        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 226        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 225        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 214        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 29         ; 2        ; HEX0[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 30         ; 2        ; HEX0[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 28         ; 2        ; HEX3[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ; 258        ; 4        ; PS2_DAT                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J15      ; 220        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 218        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 217        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 216        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 213        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 211        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 212        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 32         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 36         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 33         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ; 215        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K21      ; 209        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 210        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 38         ; 2        ; CLOCK_50                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 39         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L3       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 34         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 35         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ; 26         ; 2        ; HEX3[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 208        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L19      ; 207        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 205        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L22      ; 206        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M1       ; 41         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 42         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ; 43         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 44         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ; 198        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 202        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M19      ; 201        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ; 203        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 204        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 45         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 46         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 51         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 52         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 49         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ; 194        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ; 197        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ; 196        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 195        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N21      ; 199        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 200        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 47         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 48         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 50         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 55         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 56         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 95         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 94         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 193        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ; 186        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 187        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 57         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 58         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ; 63         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 64         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 54         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 53         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 109        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 108        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 116        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 134        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 145        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 150        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 151        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 155        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 177        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 184        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 185        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 192        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ; 190        ; 6        ; KEY[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R22      ; 191        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ; 59         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 60         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 69         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T5       ; 67         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 68         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 91         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 90         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ; 115        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 131        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ; 147        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 156        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ; 171        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 188        ; 6        ; KEY[3]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 189        ; 6        ; KEY[2]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 61         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 62         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 70         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 80         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ; 92         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 106        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 107        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U11      ; 123        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U12      ; 124        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U13      ; 132        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 146        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 157        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ; 170        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 172        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 176        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 182        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 183        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 65         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 66         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V8       ; 98         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 101        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V11      ; 118        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 126        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 142        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 158        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ; 166        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ; 173        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 180        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 181        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 71         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 72         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 76         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 79         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W6       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W7       ; 99         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 100        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ; 105        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ; 117        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 125        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ; 141        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 149        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 160        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ; 167        ; 6        ; ~LVDS91p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 174        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 175        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 74         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 77         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 78         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 86         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 87         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 93         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 104        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y10      ; 112        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ; 133        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 148        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 154        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ; 159        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 165        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y19      ; 168        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y20      ; 169        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 178        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 179        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                               ;
+----------------------------------+----------------------------------------------------------------------------------------+
; Name                             ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|pll ;
+----------------------------------+----------------------------------------------------------------------------------------+
; SDC pin name                     ; display|vga_controller|divider|altpll_component|pll                                    ;
; PLL mode                         ; Normal                                                                                 ;
; Compensate clock                 ; clock0                                                                                 ;
; Compensated input/output pins    ; --                                                                                     ;
; Self reset on gated loss of lock ; Off                                                                                    ;
; Gate lock counter                ; --                                                                                     ;
; Input frequency 0                ; 27.0 MHz                                                                               ;
; Input frequency 1                ; --                                                                                     ;
; Nominal PFD frequency            ; 27.0 MHz                                                                               ;
; Nominal VCO frequency            ; 755.9 MHz                                                                              ;
; VCO post scale                   ; --                                                                                     ;
; VCO multiply                     ; --                                                                                     ;
; VCO divide                       ; --                                                                                     ;
; Freq min lock                    ; 17.86 MHz                                                                              ;
; Freq max lock                    ; 35.71 MHz                                                                              ;
; M VCO Tap                        ; 0                                                                                      ;
; M Initial                        ; 1                                                                                      ;
; M value                          ; 28                                                                                     ;
; N value                          ; 1                                                                                      ;
; Preserve PLL counter order       ; Off                                                                                    ;
; PLL location                     ; PLL_3                                                                                  ;
; Inclk0 signal                    ; clk27M                                                                                 ;
; Inclk1 signal                    ; --                                                                                     ;
; Inclk0 signal type               ; Dedicated Pin                                                                          ;
; Inclk1 signal type               ; --                                                                                     ;
+----------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+------------------------------------------------------------+
; Name                                                                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Initial ; VCO Tap ; SDC Pin Name                                               ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+------------------------------------------------------------+
; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; clock0       ; 14   ; 15  ; 25.2 MHz         ; 0 (0 ps)    ; 50/50      ; C0      ; 30            ; 15/15 Even ; 1       ; 0       ; display|vga_controller|divider|altpll_component|pll|clk[0] ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                              ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |PONG                                           ; 1405 (11)   ; 419 (8)                   ; 0 (0)         ; 36864       ; 9    ; 0            ; 0       ; 0         ; 52   ; 0            ; 986 (3)      ; 28 (0)            ; 391 (0)          ; |PONG                                                                                                                                                                            ; work         ;
;    |display_ctrl:display|                       ; 487 (229)   ; 94 (52)                   ; 0 (0)         ; 36864       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 393 (177)    ; 24 (12)           ; 70 (38)          ; |PONG|display_ctrl:display                                                                                                                                                       ;              ;
;       |conv_7seg:player1_p|                     ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |PONG|display_ctrl:display|conv_7seg:player1_p                                                                                                                                   ;              ;
;       |conv_7seg:player2_p|                     ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |PONG|display_ctrl:display|conv_7seg:player2_p                                                                                                                                   ;              ;
;       |vgacon:vga_controller|                   ; 246 (75)    ; 42 (40)                   ; 0 (0)         ; 36864       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 202 (33)     ; 12 (12)           ; 32 (26)          ; |PONG|display_ctrl:display|vgacon:vga_controller                                                                                                                                 ;              ;
;          |dual_clock_ram:vgamem|                ; 8 (0)       ; 2 (0)                     ; 0 (0)         ; 36864       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (0)            ; |PONG|display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem                                                                                                           ;              ;
;             |altsyncram:ram_block_rtl_0|        ; 8 (0)       ; 2 (0)                     ; 0 (0)         ; 36864       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (0)            ; |PONG|display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0                                                                                ;              ;
;                |altsyncram_o9f1:auto_generated| ; 8 (0)       ; 2 (0)                     ; 0 (0)         ; 36864       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (0)            ; |PONG|display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated                                                 ;              ;
;                   |altsyncram_rsi1:altsyncram1| ; 8 (2)       ; 2 (2)                     ; 0 (0)         ; 36864       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (2)            ; |PONG|display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1                     ;              ;
;                      |decode_3oa:decode4|       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |PONG|display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|decode_3oa:decode4  ;              ;
;                      |decode_3oa:decode_a|      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |PONG|display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|decode_3oa:decode_a ;              ;
;          |lpm_divide:Div0|                      ; 88 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (0)       ; 0 (0)             ; 2 (0)            ; |PONG|display_ctrl:display|vgacon:vga_controller|lpm_divide:Div0                                                                                                                 ;              ;
;             |lpm_divide_9em:auto_generated|     ; 88 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (0)       ; 0 (0)             ; 2 (0)            ; |PONG|display_ctrl:display|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_9em:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_jlh:divider|    ; 88 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (0)       ; 0 (0)             ; 2 (0)            ; |PONG|display_ctrl:display|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider                                                       ;              ;
;                   |alt_u_div_82f:divider|       ; 88 (88)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (86)      ; 0 (0)             ; 2 (2)            ; |PONG|display_ctrl:display|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider                                 ;              ;
;          |lpm_divide:Div1|                      ; 81 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (0)       ; 0 (0)             ; 2 (0)            ; |PONG|display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1                                                                                                                 ;              ;
;             |lpm_divide_9em:auto_generated|     ; 81 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (0)       ; 0 (0)             ; 2 (0)            ; |PONG|display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_jlh:divider|    ; 81 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (0)       ; 0 (0)             ; 2 (0)            ; |PONG|display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider                                                       ;              ;
;                   |alt_u_div_82f:divider|       ; 81 (81)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (79)      ; 0 (0)             ; 2 (2)            ; |PONG|display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider                                 ;              ;
;          |vga_pll:divider|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |PONG|display_ctrl:display|vgacon:vga_controller|vga_pll:divider                                                                                                                 ;              ;
;             |altpll:altpll_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |PONG|display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component                                                                                         ;              ;
;    |game_eng:engine|                            ; 653 (653)   ; 184 (184)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 461 (461)    ; 0 (0)             ; 192 (192)        ; |PONG|game_eng:engine                                                                                                                                                            ;              ;
;    |kbdex_ctrl:kbd_ctrl|                        ; 241 (110)   ; 133 (58)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (52)     ; 4 (3)             ; 129 (55)         ; |PONG|kbdex_ctrl:kbd_ctrl                                                                                                                                                        ;              ;
;       |ps2_iobase:ps2_ctrl|                     ; 131 (131)   ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 1 (1)             ; 74 (74)          ; |PONG|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl                                                                                                                                    ;              ;
;    |player_ctrl:plys_ctrl|                      ; 37 (37)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 16 (16)          ; |PONG|player_ctrl:plys_ctrl                                                                                                                                                      ;              ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; PS2_DAT     ; Bidir    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; PS2_CLK     ; Bidir    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; CLOCK_24[0] ; Input    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; CLOCK_24[1] ; Input    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; CLOCK_50    ; Input    ; (0) 325 ps    ; (0) 325 ps    ; --                    ; --  ;
; KEY[0]      ; Input    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; KEY[1]      ; Input    ; (0) 325 ps    ; (0) 325 ps    ; --                    ; --  ;
; KEY[3]      ; Input    ; (0) 325 ps    ; (0) 325 ps    ; --                    ; --  ;
; red[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; red[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; red[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; red[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; green[0]    ; Output   ; --            ; --            ; --                    ; --  ;
; green[1]    ; Output   ; --            ; --            ; --                    ; --  ;
; green[2]    ; Output   ; --            ; --            ; --                    ; --  ;
; green[3]    ; Output   ; --            ; --            ; --                    ; --  ;
; blue[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; blue[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; blue[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; blue[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; hsync       ; Output   ; --            ; --            ; --                    ; --  ;
; vsync       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; clk27M      ; Input    ; --            ; --            ; --                    ; --  ;
; KEY[2]      ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
+-------------+----------+---------------+---------------+-----------------------+-----+


+-------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                            ;
+-------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                         ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------+-------------------+---------+
; PS2_DAT                                                     ;                   ;         ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[0]~0   ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[1]~1   ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[2]~2   ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[3]~3   ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[5]~4   ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[4]~5   ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[6]~6   ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[7]~7   ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|FROMPS2~1    ; 0                 ; 6       ;
; PS2_CLK                                                     ;                   ;         ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger~0 ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add0~14      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add0~15      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add0~18      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add1~14      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add1~15      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add1~18      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add0~19      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add0~20      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add0~21      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add0~22      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add0~23      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add1~19      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add1~20      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add1~21      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add1~22      ; 0                 ; 6       ;
;      - kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add1~23      ; 0                 ; 6       ;
; CLOCK_24[0]                                                 ;                   ;         ;
; CLOCK_24[1]                                                 ;                   ;         ;
; CLOCK_50                                                    ;                   ;         ;
; KEY[0]                                                      ;                   ;         ;
; KEY[1]                                                      ;                   ;         ;
; KEY[3]                                                      ;                   ;         ;
; clk27M                                                      ;                   ;         ;
; KEY[2]                                                      ;                   ;         ;
;      - game_eng:engine|reset                                ; 0                 ; 6       ;
+-------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                       ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk27M                                                                                                                                                                                     ; PIN_D12            ; 187     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; clk27M                                                                                                                                                                                     ; PIN_D12            ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; display_ctrl:display|col_enable                                                                                                                                                            ; LCCOMB_X23_Y15_N2  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; display_ctrl:display|conta_linha~2                                                                                                                                                         ; LCCOMB_X25_Y15_N2  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; display_ctrl:display|estado.inicio                                                                                                                                                         ; LCFF_X25_Y15_N9    ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; display_ctrl:display|estado.inicio                                                                                                                                                         ; LCFF_X25_Y15_N9    ; 14      ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; display_ctrl:display|timer_rstn                                                                                                                                                            ; LCCOMB_X25_Y15_N0  ; 19      ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; display_ctrl:display|vgacon:vga_controller|Equal1~1                                                                                                                                        ; LCCOMB_X20_Y19_N28 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|decode_3oa:decode4|w_anode147w[2]~0 ; LCCOMB_X23_Y14_N0  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|decode_3oa:decode4|w_anode160w[2]   ; LCCOMB_X23_Y14_N10 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|decode_3oa:decode4|w_anode168w[2]~0 ; LCCOMB_X23_Y14_N4  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|decode_3oa:decode_a|w_anode147w[2]  ; LCCOMB_X16_Y18_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|decode_3oa:decode_a|w_anode160w[2]  ; LCCOMB_X16_Y18_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|decode_3oa:decode_a|w_anode168w[2]  ; LCCOMB_X16_Y18_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0                                                                                                   ; PLL_3              ; 51      ; Clock                      ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; game_eng:engine|data[0][1]~139                                                                                                                                                             ; LCCOMB_X32_Y10_N10 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; game_eng:engine|data[1][16]~237                                                                                                                                                            ; LCCOMB_X31_Y15_N24 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; game_eng:engine|moving                                                                                                                                                                     ; LCFF_X29_Y13_N27   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; game_eng:engine|temp[1]~0                                                                                                                                                                  ; LCCOMB_X24_Y18_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; game_eng:engine|tick                                                                                                                                                                       ; LCFF_X23_Y26_N7    ; 172     ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; kbdex_ctrl:kbd_ctrl|Selector1~0                                                                                                                                                            ; LCCOMB_X24_Y25_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|key0clearn~7                                                                                                                                                           ; LCCOMB_X23_Y20_N0  ; 9       ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; kbdex_ctrl:kbd_ctrl|key0en~2                                                                                                                                                               ; LCCOMB_X26_Y19_N18 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|key1clearn~4                                                                                                                                                           ; LCCOMB_X25_Y19_N16 ; 9       ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; kbdex_ctrl:kbd_ctrl|key1en~0                                                                                                                                                               ; LCCOMB_X23_Y19_N8  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|key2clearn~8                                                                                                                                                           ; LCCOMB_X25_Y19_N22 ; 9       ; Async. clear               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; kbdex_ctrl:kbd_ctrl|key2en~1                                                                                                                                                               ; LCCOMB_X23_Y19_N6  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|process_13~0                                                                                                                                                           ; LCCOMB_X25_Y20_N0  ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|TOPS2~0                                                                                                                                            ; LCCOMB_X30_Y18_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]~32                                                                                                                                       ; LCCOMB_X30_Y18_N10 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[18]~54                                                                                                                                    ; LCCOMB_X30_Y18_N14 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|parchecked                                                                                                                                         ; LCFF_X25_Y24_N5    ; 6       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~7                                                                                                                                         ; LCCOMB_X30_Y18_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~enclear_lut                                                                                                                               ; LCCOMB_X30_Y18_N22 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~enhead_lut                                                                                                                                ; LCCOMB_X30_Y18_N4  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkheld                                                                                                                                         ; LCFF_X31_Y18_N25   ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend                                                                                                                                         ; LCFF_X29_Y17_N17   ; 18      ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend~0                                                                                                                                       ; LCCOMB_X30_Y18_N8  ; 5       ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending                                                                                                                                         ; LCFF_X31_Y18_N3    ; 33      ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending                                                                                                                                         ; LCFF_X31_Y18_N3    ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger                                                                                                                                         ; LCFF_X25_Y24_N1    ; 19      ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger                                                                                                                                         ; LCFF_X25_Y24_N1    ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|sigsend                                                                                                                                                                ; LCFF_X24_Y25_N17   ; 3       ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; kbdex_ctrl:kbd_ctrl|sigsending                                                                                                                                                             ; LCFF_X25_Y26_N17   ; 8       ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; kbdex_ctrl:kbd_ctrl|state.CLRDP                                                                                                                                                            ; LCFF_X25_Y20_N7    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; kbdex_ctrl:kbd_ctrl|state.FETCH                                                                                                                                                            ; LCFF_X25_Y20_N21   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                     ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; clk27M                                                                                   ; PIN_D12            ; 187     ; Global Clock         ; GCLK8            ; --                        ;
; display_ctrl:display|estado.inicio                                                       ; LCFF_X25_Y15_N9    ; 14      ; Global Clock         ; GCLK2            ; --                        ;
; display_ctrl:display|timer_rstn                                                          ; LCCOMB_X25_Y15_N0  ; 19      ; Global Clock         ; GCLK12           ; --                        ;
; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; PLL_3              ; 51      ; Global Clock         ; GCLK11           ; --                        ;
; game_eng:engine|tick                                                                     ; LCFF_X23_Y26_N7    ; 172     ; Global Clock         ; GCLK10           ; --                        ;
; kbdex_ctrl:kbd_ctrl|key0clearn~7                                                         ; LCCOMB_X23_Y20_N0  ; 9       ; Global Clock         ; GCLK0            ; --                        ;
; kbdex_ctrl:kbd_ctrl|key1clearn~4                                                         ; LCCOMB_X25_Y19_N16 ; 9       ; Global Clock         ; GCLK14           ; --                        ;
; kbdex_ctrl:kbd_ctrl|key2clearn~8                                                         ; LCCOMB_X25_Y19_N22 ; 9       ; Global Clock         ; GCLK15           ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend                                       ; LCFF_X29_Y17_N17   ; 18      ; Global Clock         ; GCLK5            ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend~0                                     ; LCCOMB_X30_Y18_N8  ; 5       ; Global Clock         ; GCLK7            ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending                                       ; LCFF_X31_Y18_N3    ; 33      ; Global Clock         ; GCLK4            ; --                        ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger                                       ; LCFF_X25_Y24_N1    ; 19      ; Global Clock         ; GCLK13           ; --                        ;
; kbdex_ctrl:kbd_ctrl|sigsend                                                              ; LCFF_X24_Y25_N17   ; 3       ; Global Clock         ; GCLK9            ; --                        ;
; kbdex_ctrl:kbd_ctrl|sigsending                                                           ; LCFF_X25_Y26_N17   ; 8       ; Global Clock         ; GCLK1            ; --                        ;
+------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                       ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; game_eng:engine|reset                                                                                                                                      ; 75      ;
; game_eng:engine|ball_dir[0]                                                                                                                                ; 40      ;
; game_eng:engine|ball_dir[1]                                                                                                                                ; 34      ;
; game_eng:engine|temp[1]~0                                                                                                                                  ; 32      ;
; game_eng:engine|data[1][16]~237                                                                                                                            ; 32      ;
; game_eng:engine|data[0][1]~139                                                                                                                             ; 32      ;
; game_eng:engine|data[3][12]~72                                                                                                                             ; 32      ;
; game_eng:engine|data~71                                                                                                                                    ; 32      ;
; game_eng:engine|data~66                                                                                                                                    ; 32      ;
; game_eng:engine|data[2][19]~65                                                                                                                             ; 32      ;
; game_eng:engine|player2~1                                                                                                                                  ; 31      ;
; game_eng:engine|player1~1                                                                                                                                  ; 31      ;
; display_ctrl:display|estado.inicio                                                                                                                         ; 24      ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[18]~54                                                                                                    ; 18      ;
; PS2_CLK~0                                                                                                                                                  ; 17      ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[0]                                                                                                  ; 15      ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[1]                                                                                                  ; 14      ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[2]                                                                                                  ; 14      ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending                                                                                                         ; 13      ;
; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]~32                                                                                                       ; 12      ;
; kbdex_ctrl:kbd_ctrl|fetchdata[4]                                                                                                                           ; 11      ;
; kbdex_ctrl:kbd_ctrl|fetchdata[0]                                                                                                                           ; 11      ;
; game_eng:engine|data[3][3]~reg0                                                                                                                            ; 11      ;
; game_eng:engine|data[3][1]~reg0                                                                                                                            ; 11      ;
; score[4]                                                                                                                                                   ; 11      ;
; score[0]                                                                                                                                                   ; 11      ;
; game_eng:engine|data[1][2]~reg0                                                                                                                            ; 11      ;
; game_eng:engine|data[0][2]~reg0                                                                                                                            ; 11      ;
; kbdex_ctrl:kbd_ctrl|selE0                                                                                                                                  ; 10      ;
; game_eng:engine|data[3][6]~reg0                                                                                                                            ; 10      ;
; game_eng:engine|data[3][5]~reg0                                                                                                                            ; 10      ;
; game_eng:engine|data[3][4]~reg0                                                                                                                            ; 10      ;
; game_eng:engine|data[3][2]~reg0                                                                                                                            ; 10      ;
; game_eng:engine|data[3][0]~reg0                                                                                                                            ; 10      ;
; display_ctrl:display|Equal4~5                                                                                                                              ; 10      ;
; display_ctrl:display|vgacon:vga_controller|Equal1~1                                                                                                        ; 10      ;
; game_eng:engine|moving                                                                                                                                     ; 10      ;
; score[6]                                                                                                                                                   ; 10      ;
; score[5]                                                                                                                                                   ; 10      ;
; score[2]                                                                                                                                                   ; 10      ;
; score[1]                                                                                                                                                   ; 10      ;
; display_ctrl:display|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~8_wirecell ; 9       ;
; display_ctrl:display|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_7~8_wirecell ; 9       ;
; display_ctrl:display|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_6~8_wirecell ; 9       ;
; display_ctrl:display|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_5~8_wirecell ; 9       ;
; display_ctrl:display|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~8_wirecell ; 9       ;
; display_ctrl:display|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_3~8_wirecell ; 9       ;
; display_ctrl:display|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~8_wirecell ; 9       ;
; PS2_DAT~0                                                                                                                                                  ; 9       ;
; kbdex_ctrl:kbd_ctrl|key0en~2                                                                                                                               ; 9       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                              ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF         ; Location                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+---------------------------------------------------------------------------------------------------------------------+
; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 12288        ; 3            ; 12288        ; 3            ; yes                    ; no                      ; yes                    ; no                      ; 36864 ; 12288                       ; 3                           ; 12288                       ; 3                           ; 36864               ; 9    ; vga_mem.mif ; M4K_X17_Y16, M4K_X41_Y18, M4K_X17_Y15, M4K_X17_Y20, M4K_X41_Y16, M4K_X17_Y17, M4K_X17_Y19, M4K_X41_Y17, M4K_X17_Y18 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,984 / 54,004 ( 4 % ) ;
; C16 interconnects          ; 11 / 2,100 ( < 1 % )   ;
; C4 interconnects           ; 999 / 36,000 ( 3 % )   ;
; Direct links               ; 346 / 54,004 ( < 1 % ) ;
; Global clocks              ; 14 / 16 ( 88 % )       ;
; Local interconnects        ; 569 / 18,752 ( 3 % )   ;
; R24 interconnects          ; 41 / 1,900 ( 2 % )     ;
; R4 interconnects           ; 1,274 / 46,920 ( 3 % ) ;
+----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.61) ; Number of LABs  (Total = 121) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 24                            ;
; 2                                           ; 5                             ;
; 3                                           ; 2                             ;
; 4                                           ; 2                             ;
; 5                                           ; 2                             ;
; 6                                           ; 0                             ;
; 7                                           ; 0                             ;
; 8                                           ; 0                             ;
; 9                                           ; 2                             ;
; 10                                          ; 1                             ;
; 11                                          ; 0                             ;
; 12                                          ; 1                             ;
; 13                                          ; 0                             ;
; 14                                          ; 1                             ;
; 15                                          ; 3                             ;
; 16                                          ; 78                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.96) ; Number of LABs  (Total = 121) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 19                            ;
; 1 Clock                            ; 66                            ;
; 1 Clock enable                     ; 16                            ;
; 1 Sync. load                       ; 4                             ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 3                             ;
; 2 Clocks                           ; 5                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.07) ; Number of LABs  (Total = 121) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 5                             ;
; 1                                            ; 22                            ;
; 2                                            ; 12                            ;
; 3                                            ; 1                             ;
; 4                                            ; 2                             ;
; 5                                            ; 1                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 3                             ;
; 11                                           ; 0                             ;
; 12                                           ; 1                             ;
; 13                                           ; 0                             ;
; 14                                           ; 6                             ;
; 15                                           ; 2                             ;
; 16                                           ; 17                            ;
; 17                                           ; 6                             ;
; 18                                           ; 6                             ;
; 19                                           ; 0                             ;
; 20                                           ; 5                             ;
; 21                                           ; 1                             ;
; 22                                           ; 0                             ;
; 23                                           ; 3                             ;
; 24                                           ; 7                             ;
; 25                                           ; 1                             ;
; 26                                           ; 2                             ;
; 27                                           ; 4                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 2                             ;
; 31                                           ; 1                             ;
; 32                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.50) ; Number of LABs  (Total = 121) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 5                             ;
; 1                                               ; 31                            ;
; 2                                               ; 6                             ;
; 3                                               ; 6                             ;
; 4                                               ; 5                             ;
; 5                                               ; 4                             ;
; 6                                               ; 1                             ;
; 7                                               ; 4                             ;
; 8                                               ; 6                             ;
; 9                                               ; 6                             ;
; 10                                              ; 5                             ;
; 11                                              ; 4                             ;
; 12                                              ; 4                             ;
; 13                                              ; 3                             ;
; 14                                              ; 4                             ;
; 15                                              ; 6                             ;
; 16                                              ; 19                            ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.02) ; Number of LABs  (Total = 121) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 12                            ;
; 3                                            ; 6                             ;
; 4                                            ; 16                            ;
; 5                                            ; 2                             ;
; 6                                            ; 3                             ;
; 7                                            ; 5                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 3                             ;
; 12                                           ; 2                             ;
; 13                                           ; 6                             ;
; 14                                           ; 1                             ;
; 15                                           ; 3                             ;
; 16                                           ; 9                             ;
; 17                                           ; 6                             ;
; 18                                           ; 5                             ;
; 19                                           ; 6                             ;
; 20                                           ; 5                             ;
; 21                                           ; 1                             ;
; 22                                           ; 0                             ;
; 23                                           ; 1                             ;
; 24                                           ; 1                             ;
; 25                                           ; 2                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 0                             ;
; 30                                           ; 2                             ;
; 31                                           ; 2                             ;
; 32                                           ; 6                             ;
; 33                                           ; 6                             ;
; 34                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 20 18:04:27 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PONG -c PONG
Info: Selected device EP2C20F484C7 for design "PONG"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|pll" as Cyclone II PLL type
    Info: Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 port
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature.
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C15AF484C7 is compatible
    Info: Device EP2C35F484C7 is compatible
    Info: Device EP2C50F484C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location C4
    Info: Pin ~nCSO~ is reserved at location C3
    Info: Pin ~LVDS91p/nCEO~ is reserved at location W20
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 1 pins of 52 total pins
    Info: Pin KEY[0] not assigned to an exact location on the device
Info: Timing-driven compilation is using the Classic Timing Analyzer
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Info: Automatically promoted node clk27M (placed in PIN D12 (CLK10, LVDSCLK5n, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node game_eng:engine|tick
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger
        Info: Destination node kbdex_ctrl:kbd_ctrl|sigsend
Info: Automatically promoted node display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_3)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11
Info: Automatically promoted node game_eng:engine|tick 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger~0
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|parchecked
Info: Automatically promoted node kbdex_ctrl:kbd_ctrl|sigsend 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkheld
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~enhead_lut
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_clk~en
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkreleased
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|TOPS2~0
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~enclear_lut
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend~0
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]~32
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Decoder0~0
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[18]~54
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node display_ctrl:display|timer_rstn 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend~1
        Info: Destination node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend~2
Info: Automatically promoted node display_ctrl:display|estado.inicio 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node display_ctrl:display|contador[2]
        Info: Destination node display_ctrl:display|contador[1]
        Info: Destination node display_ctrl:display|contador[0]
        Info: Destination node display_ctrl:display|contador[18]
        Info: Destination node display_ctrl:display|contador[17]
        Info: Destination node display_ctrl:display|contador[16]
        Info: Destination node display_ctrl:display|contador[15]
        Info: Destination node display_ctrl:display|contador[12]
        Info: Destination node display_ctrl:display|contador[11]
        Info: Destination node display_ctrl:display|contador[14]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node kbdex_ctrl:kbd_ctrl|key0clearn~7 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node kbdex_ctrl:kbd_ctrl|key1clearn~4 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node kbdex_ctrl:kbd_ctrl|key2clearn~8 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node kbdex_ctrl:kbd_ctrl|sigsending 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node kbdex_ctrl:kbd_ctrl|process_13~0
Info: Automatically promoted node kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
        Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  2 pins available
        Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  28 pins available
        Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  36 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Warning: Ignored I/O standard assignments to the following nodes
    Warning: Ignored I/O standard assignment to node "AUD_ADCDAT"
    Warning: Ignored I/O standard assignment to node "AUD_ADCLRCK"
    Warning: Ignored I/O standard assignment to node "AUD_BCLK"
    Warning: Ignored I/O standard assignment to node "AUD_DACDAT"
    Warning: Ignored I/O standard assignment to node "AUD_DACLRCK"
    Warning: Ignored I/O standard assignment to node "AUD_XCK"
    Warning: Ignored I/O standard assignment to node "CLOCK_27[1]"
    Warning: Ignored I/O standard assignment to node "EXT_CLOCK"
    Warning: Ignored I/O standard assignment to node "GPIO_0[0]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[10]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[11]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[12]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[13]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[14]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[15]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[16]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[17]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[18]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[19]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[1]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[20]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[21]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[22]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[23]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[24]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[25]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[26]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[27]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[28]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[29]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[2]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[30]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[31]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[32]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[33]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[34]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[35]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[3]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[4]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[5]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[6]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[7]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[8]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[9]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[0]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[10]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[11]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[12]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[13]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[14]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[15]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[16]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[17]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[18]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[19]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[1]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[20]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[21]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[22]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[23]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[24]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[25]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[26]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[27]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[28]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[29]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[2]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[30]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[31]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[32]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[33]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[34]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[35]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[3]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[4]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[5]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[6]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[7]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[8]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[9]"
    Warning: Ignored I/O standard assignment to node "I2C_SCLK"
    Warning: Ignored I/O standard assignment to node "I2C_SDAT"
    Warning: Ignored I/O standard assignment to node "LEDG[0]"
    Warning: Ignored I/O standard assignment to node "LEDG[1]"
    Warning: Ignored I/O standard assignment to node "LEDG[2]"
    Warning: Ignored I/O standard assignment to node "LEDG[3]"
    Warning: Ignored I/O standard assignment to node "LEDG[4]"
    Warning: Ignored I/O standard assignment to node "LEDG[5]"
    Warning: Ignored I/O standard assignment to node "LEDG[6]"
    Warning: Ignored I/O standard assignment to node "LEDG[7]"
    Warning: Ignored I/O standard assignment to node "LEDR[0]"
    Warning: Ignored I/O standard assignment to node "LEDR[1]"
    Warning: Ignored I/O standard assignment to node "LEDR[2]"
    Warning: Ignored I/O standard assignment to node "LEDR[3]"
    Warning: Ignored I/O standard assignment to node "LEDR[4]"
    Warning: Ignored I/O standard assignment to node "LEDR[5]"
    Warning: Ignored I/O standard assignment to node "LEDR[6]"
    Warning: Ignored I/O standard assignment to node "LEDR[7]"
    Warning: Ignored I/O standard assignment to node "LEDR[8]"
    Warning: Ignored I/O standard assignment to node "LEDR[9]"
    Warning: Ignored I/O standard assignment to node "SW[0]"
    Warning: Ignored I/O standard assignment to node "SW[1]"
    Warning: Ignored I/O standard assignment to node "SW[2]"
    Warning: Ignored I/O standard assignment to node "SW[3]"
    Warning: Ignored I/O standard assignment to node "SW[4]"
    Warning: Ignored I/O standard assignment to node "SW[5]"
    Warning: Ignored I/O standard assignment to node "SW[6]"
    Warning: Ignored I/O standard assignment to node "SW[7]"
    Warning: Ignored I/O standard assignment to node "SW[8]"
    Warning: Ignored I/O standard assignment to node "SW[9]"
    Warning: Ignored I/O standard assignment to node "TCK"
    Warning: Ignored I/O standard assignment to node "TCS"
    Warning: Ignored I/O standard assignment to node "TDI"
    Warning: Ignored I/O standard assignment to node "TDO"
    Warning: Ignored I/O standard assignment to node "UART_RXD"
    Warning: Ignored I/O standard assignment to node "UART_TXD"
    Warning: Ignored I/O standard assignment to node "reset_button"
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_27[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning: Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning: Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning: Node "TCK" is assigned to location or region, but does not exist in design
    Warning: Node "TCS" is assigned to location or region, but does not exist in design
    Warning: Node "TDI" is assigned to location or region, but does not exist in design
    Warning: Node "TDO" is assigned to location or region, but does not exist in design
    Warning: Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning: Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning: Node "reset_button" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Estimated most critical path is register to memory delay of 25.474 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y19; Fanout = 8; REG Node = 'display_ctrl:display|vgacon:vga_controller|v_count[7]'
    Info: 2: + IC(0.537 ns) + CELL(0.517 ns) = 1.054 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~1'
    Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.134 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~3'
    Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.214 ns; Loc. = LAB_X21_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~5'
    Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.672 ns; Loc. = LAB_X21_Y19; Fanout = 8; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~6'
    Info: 6: + IC(0.498 ns) + CELL(0.177 ns) = 2.347 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[8]~71'
    Info: 7: + IC(0.498 ns) + CELL(0.495 ns) = 3.340 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~3'
    Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.420 ns; Loc. = LAB_X21_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~5'
    Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.500 ns; Loc. = LAB_X21_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~7'
    Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 3.958 ns; Loc. = LAB_X21_Y19; Fanout = 9; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~8'
    Info: 11: + IC(1.038 ns) + CELL(0.177 ns) = 5.173 ns; Loc. = LAB_X19_Y19; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[12]~75'
    Info: 12: + IC(0.498 ns) + CELL(0.495 ns) = 6.166 ns; Loc. = LAB_X19_Y19; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_3~3'
    Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.246 ns; Loc. = LAB_X19_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_3~5'
    Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.326 ns; Loc. = LAB_X19_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_3~7'
    Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 6.784 ns; Loc. = LAB_X19_Y19; Fanout = 10; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_3~8'
    Info: 16: + IC(0.498 ns) + CELL(0.177 ns) = 7.459 ns; Loc. = LAB_X19_Y19; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[16]~79'
    Info: 17: + IC(0.732 ns) + CELL(0.495 ns) = 8.686 ns; Loc. = LAB_X18_Y19; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~3'
    Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 8.766 ns; Loc. = LAB_X18_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~5'
    Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 8.846 ns; Loc. = LAB_X18_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~7'
    Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 9.304 ns; Loc. = LAB_X18_Y19; Fanout = 10; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~8'
    Info: 21: + IC(0.498 ns) + CELL(0.177 ns) = 9.979 ns; Loc. = LAB_X18_Y19; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[20]~83'
    Info: 22: + IC(0.498 ns) + CELL(0.495 ns) = 10.972 ns; Loc. = LAB_X18_Y19; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_5~3'
    Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 11.052 ns; Loc. = LAB_X18_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_5~5'
    Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 11.132 ns; Loc. = LAB_X18_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_5~7'
    Info: 25: + IC(0.000 ns) + CELL(0.458 ns) = 11.590 ns; Loc. = LAB_X18_Y19; Fanout = 10; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_5~8'
    Info: 26: + IC(1.037 ns) + CELL(0.178 ns) = 12.805 ns; Loc. = LAB_X16_Y19; Fanout = 3; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[25]~105'
    Info: 27: + IC(0.709 ns) + CELL(0.517 ns) = 14.031 ns; Loc. = LAB_X15_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_6~5'
    Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 14.111 ns; Loc. = LAB_X15_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_6~7'
    Info: 29: + IC(0.000 ns) + CELL(0.458 ns) = 14.569 ns; Loc. = LAB_X15_Y19; Fanout = 10; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_6~8'
    Info: 30: + IC(0.742 ns) + CELL(0.177 ns) = 15.488 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[29]~89'
    Info: 31: + IC(0.732 ns) + CELL(0.495 ns) = 16.715 ns; Loc. = LAB_X15_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_7~5'
    Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 16.795 ns; Loc. = LAB_X15_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_7~7'
    Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 17.253 ns; Loc. = LAB_X15_Y19; Fanout = 8; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_7~8'
    Info: 34: + IC(0.742 ns) + CELL(0.177 ns) = 18.172 ns; Loc. = LAB_X16_Y19; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[32]~95'
    Info: 35: + IC(1.073 ns) + CELL(0.495 ns) = 19.740 ns; Loc. = LAB_X16_Y18; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~3'
    Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 19.820 ns; Loc. = LAB_X16_Y18; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~5'
    Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 19.900 ns; Loc. = LAB_X16_Y18; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~7'
    Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 20.358 ns; Loc. = LAB_X16_Y18; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~8'
    Info: 39: + IC(0.475 ns) + CELL(0.517 ns) = 21.350 ns; Loc. = LAB_X16_Y18; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|Add2~1'
    Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 21.430 ns; Loc. = LAB_X16_Y18; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|Add2~3'
    Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 21.510 ns; Loc. = LAB_X16_Y18; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|Add2~5'
    Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 21.590 ns; Loc. = LAB_X16_Y18; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|Add2~7'
    Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 21.670 ns; Loc. = LAB_X16_Y18; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|Add2~9'
    Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 21.750 ns; Loc. = LAB_X16_Y18; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|Add2~11'
    Info: 45: + IC(0.000 ns) + CELL(0.458 ns) = 22.208 ns; Loc. = LAB_X16_Y18; Fanout = 4; COMB Node = 'display_ctrl:display|vgacon:vga_controller|Add2~12'
    Info: 46: + IC(0.498 ns) + CELL(0.177 ns) = 22.883 ns; Loc. = LAB_X16_Y18; Fanout = 36; COMB Node = 'display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|decode_3oa:decode_a|w_anode160w[2]'
    Info: 47: + IC(1.884 ns) + CELL(0.707 ns) = 25.474 ns; Loc. = M4K_X41_Y16; Fanout = 1; MEM Node = 'display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0'
    Info: Total cell delay = 12.287 ns ( 48.23 % )
    Info: Total interconnect delay = 13.187 ns ( 51.77 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 2% of the available device resources
    Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 44 output pins without output pin load capacitance assignment
    Info: Pin "PS2_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PS2_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "red[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "red[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "red[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "red[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "green[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "green[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "green[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "green[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "blue[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "blue[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "blue[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "blue[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hsync" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "vsync" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 351 warnings
    Info: Peak virtual memory: 244 megabytes
    Info: Processing ended: Fri Jun 20 18:04:34 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


