Kernel Launches:
==PROF== Profiling "nvkernel_main_F1L130_2" - 0 (1/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel_main_F1L225_4" - 1 (2/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel_main_F1L130_2" - 2 (3/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel_main_F1L225_4" - 3 (4/4): 0%....50%....100% - 8 passes
  nvkernel_main_F1L130_2 (512, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel_main_F1L225_4 (2033, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel_main_F1L130_2 (512, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel_main_F1L225_4 (2033, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9

OPT Advice:
    OPT   Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the L1 
          bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the bytes      
          transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or        
          whether there are values you can (re)compute.                                                                 

    OPT   Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the L1 
          bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the bytes      
          transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or        
          whether there are values you can (re)compute.                                                                 

Metrics Table:
    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         7.98
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        77099
    Memory Throughput                 %        62.51
    DRAM Throughput                   %         8.27
    Duration                         us        49.98
    L1/TEX Cache Throughput           %        74.31
    L2 Cache Throughput               %        55.73
    SM Active Cycles              cycle     73174.42
    Compute (SM) Throughput           %         8.13
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         7.98
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        22744
    Memory Throughput                 %        55.40
    DRAM Throughput                   %        55.40
    Duration                         us        14.75
    L1/TEX Cache Throughput           %        13.18
    L2 Cache Throughput               %        17.83
    SM Active Cycles              cycle     20560.25
    Compute (SM) Throughput           %        60.55
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         7.98
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        77029
    Memory Throughput                 %        62.05
    DRAM Throughput                   %         8.28
    Duration                         us        49.92
    L1/TEX Cache Throughput           %        73.76
    L2 Cache Throughput               %        55.47
    SM Active Cycles              cycle     73537.79
    Compute (SM) Throughput           %         8.07
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         7.98
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        23056
    Memory Throughput                 %        54.69
    DRAM Throughput                   %        54.69
    Duration                         us        14.94
    L1/TEX Cache Throughput           %        13.13
    L2 Cache Throughput               %        17.59
    SM Active Cycles              cycle     20643.50
    Compute (SM) Throughput           %        60.17
    ----------------------- ----------- ------------