#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55cbef71b3f0 .scope module, "ALU_tb" "ALU_tb" 2 6;
 .timescale -9 -12;
v0x55cbef736330_0 .var "ALUCode_tb", 2 0;
v0x55cbef736410_0 .net "ALU_2_RegAku", 7 0, v0x55cbef7353f0_0;  1 drivers
v0x55cbef736500_0 .net "ALU_2_RegCY", 0 0, v0x55cbef735200_0;  1 drivers
v0x55cbef7365f0_0 .var "A_CE_tb", 0 0;
v0x55cbef736690_0 .var "A_tb", 7 0;
v0x55cbef736780_0 .var "CY_CE_tb", 0 0;
v0x55cbef736820_0 .var "Ci_tb", 0 0;
v0x55cbef7368f0_0 .var "Co_tb", 0 0;
v0x55cbef736990_0 .var "R_tb", 7 0;
v0x55cbef736a60_0 .net "RegAku_2_ALU", 7 0, v0x55cbef7359f0_0;  1 drivers
v0x55cbef736b00_0 .var "clk_tb", 0 0;
v0x55cbef736bf0_0 .var "nReset", 0 0;
S_0x55cbef71b570 .scope module, "ALU_1" "ALU" 2 30, 3 1 0, S_0x55cbef71b3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ALUCode"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "R"
    .port_info 3 /INPUT 1 "Ci"
    .port_info 4 /OUTPUT 1 "Co"
    .port_info 5 /OUTPUT 8 "out"
v0x55cbef714060_0 .net "A", 7 0, v0x55cbef7359f0_0;  alias, 1 drivers
v0x55cbef735080_0 .net "ALUCode", 2 0, v0x55cbef736330_0;  1 drivers
v0x55cbef735160_0 .net "Ci", 0 0, v0x55cbef736820_0;  1 drivers
v0x55cbef735200_0 .var "Co", 0 0;
v0x55cbef7352c0_0 .net "R", 7 0, v0x55cbef736990_0;  1 drivers
v0x55cbef7353f0_0 .var "out", 7 0;
E_0x55cbef717490 .event edge, v0x55cbef735080_0, v0x55cbef714060_0, v0x55cbef7352c0_0, v0x55cbef735160_0;
S_0x55cbef735590 .scope module, "Aku_1" "Aku" 2 45, 4 16 0, S_0x55cbef71b3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE"
    .port_info 1 /INPUT 8 "D"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "nReset"
    .port_info 4 /OUTPUT 8 "Q"
v0x55cbef735820_0 .net "CE", 0 0, v0x55cbef7365f0_0;  1 drivers
v0x55cbef735900_0 .net "D", 7 0, v0x55cbef7353f0_0;  alias, 1 drivers
v0x55cbef7359f0_0 .var "Q", 7 0;
v0x55cbef735af0_0 .net "clk", 0 0, v0x55cbef736b00_0;  1 drivers
v0x55cbef735b90_0 .net "nReset", 0 0, v0x55cbef736bf0_0;  1 drivers
E_0x55cbef717230 .event posedge, v0x55cbef735af0_0;
S_0x55cbef735d20 .scope module, "Reg_CY_1" "Reg_CY" 2 39, 4 1 0, S_0x55cbef71b3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE"
    .port_info 1 /INPUT 1 "CY_in"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "CY_out"
v0x55cbef735f90_0 .net "CE", 0 0, v0x55cbef736780_0;  1 drivers
v0x55cbef736050_0 .net "CY_in", 0 0, v0x55cbef735200_0;  alias, 1 drivers
v0x55cbef736140_0 .var "CY_out", 0 0;
v0x55cbef736210_0 .net "clk", 0 0, v0x55cbef736b00_0;  alias, 1 drivers
    .scope S_0x55cbef71b570;
T_0 ;
    %wait E_0x55cbef717490;
    %load/vec4 v0x55cbef735080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x55cbef714060_0;
    %pad/u 9;
    %load/vec4 v0x55cbef7352c0_0;
    %pad/u 9;
    %add;
    %load/vec4 v0x55cbef735160_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x55cbef7353f0_0, 0, 8;
    %store/vec4 v0x55cbef735200_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x55cbef714060_0;
    %pad/u 9;
    %load/vec4 v0x55cbef7352c0_0;
    %pad/u 9;
    %sub;
    %load/vec4 v0x55cbef735160_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0x55cbef7353f0_0, 0, 8;
    %store/vec4 v0x55cbef735200_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x55cbef714060_0;
    %load/vec4 v0x55cbef7352c0_0;
    %and;
    %store/vec4 v0x55cbef7353f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbef735200_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x55cbef714060_0;
    %load/vec4 v0x55cbef7352c0_0;
    %or;
    %store/vec4 v0x55cbef7353f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbef735200_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x55cbef714060_0;
    %load/vec4 v0x55cbef7352c0_0;
    %xor;
    %store/vec4 v0x55cbef7353f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbef735200_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x55cbef714060_0;
    %inv;
    %store/vec4 v0x55cbef7353f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbef735200_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55cbef7352c0_0;
    %store/vec4 v0x55cbef7353f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbef735200_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55cbef735d20;
T_1 ;
    %wait E_0x55cbef717230;
    %load/vec4 v0x55cbef735f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55cbef736050_0;
    %assign/vec4 v0x55cbef736140_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55cbef735590;
T_2 ;
    %wait E_0x55cbef717230;
    %load/vec4 v0x55cbef735b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55cbef735820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55cbef735900_0;
    %assign/vec4 v0x55cbef7359f0_0, 0;
T_2.2 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55cbef7359f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55cbef71b3f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbef7365f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbef736780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbef736b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbef736bf0_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x55cbef736690_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x55cbef736990_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbef736820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbef7368f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x55cbef71b3f0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbef7365f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbef736780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbef736b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbef736bf0_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbef736bf0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 2 62 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55cbef71b3f0;
T_5 ;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55cbef736b00_0;
    %inv;
    %store/vec4 v0x55cbef736b00_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x55cbef71b3f0;
T_6 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cbef736330_0, 0, 3;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55cbef736330_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cbef736330_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x55cbef71b3f0;
T_7 ;
    %vpi_call/w 2 79 "$dumpfile", "ALU_tb.vcd" {0 0 0};
    %vpi_call/w 2 80 "$dumpvars" {0 0 0};
    %vpi_call/w 2 81 "$dumpon" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ALU_tb.sv";
    "./ALU.sv";
    "./Regs.sv";
