

================================================================
== Vitis HLS Report for 'compute_Pipeline_36'
================================================================
* Date:           Sun Feb  5 17:02:44 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  3.317 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  1.020 us|  1.020 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       15|       15|         4|          1|          1|    12|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|     217|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       80|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|       80|     294|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_16ns_17ns_33_4_1_U3794  |mul_mul_16ns_17ns_33_4_1  |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |empty_1738_fu_188_p2   |         +|   0|  0|   15|           8|           8|
    |empty_1740_fu_104_p2   |         +|   0|  0|   12|           4|           1|
    |empty_fu_178_p2        |         -|   0|  0|   14|           7|           7|
    |exitcond902_fu_110_p2  |      icmp|   0|  0|    9|           4|           4|
    |empty_1739_fu_198_p2   |       shl|   0|  0|  165|           4|          56|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  217|          28|          78|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i35_i_load  |   9|          2|    4|          8|
    |loop_index_i35_i_fu_62                  |   9|          2|    4|          8|
    |solver_we0                              |   9|          2|   56|        112|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  45|         10|   66|        132|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |loop_index_i35_i_fu_62            |   4|   0|    4|          0|
    |loop_index_i35_i_load_reg_221     |   4|   0|    4|          0|
    |loop_index_i35_i_load_reg_221     |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  80|  32|   20|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------+-----+-----+------------+---------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_36|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_36|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  compute_Pipeline_36|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  compute_Pipeline_36|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  compute_Pipeline_36|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  compute_Pipeline_36|  return value|
|solver_address0  |  out|   10|   ap_memory|               solver|         array|
|solver_ce0       |  out|    1|   ap_memory|               solver|         array|
|solver_we0       |  out|   56|   ap_memory|               solver|         array|
|solver_d0        |  out|  448|   ap_memory|               solver|         array|
+-----------------+-----+-----+------------+---------------------+--------------+

