# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../project_vivado/Submodules/calc_mode_module.v" \
"../../../../../../project_vivado/features/parser/data_parser_accumulator.v" \
"../../../../../../project_vivado/sim/tb_comprehensive.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
