// Seed: 3462662917
macromodule module_0;
  reg id_2, id_3, id_4, id_5, id_6;
  tri0 id_7;
  tri0 id_8 = -1, id_9;
  id_10 :
  assert property (@(posedge -1 + id_1 or posedge id_4) id_1) if ("") id_3 = id_7 - 1;
  wire id_11;
  assign id_2 = 1;
  always id_10 <= id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10 = id_4['b0];
  id_11(
      1
  );
  module_0 modCall_1 ();
  assign modCall_1.id_7 = 0;
  wire id_12;
  assign id_9 = id_12;
endmodule
