Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May  9 14:39:33 2019
| Host         : stefan-hp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Interface_timing_summary_routed.rpt -pb Interface_timing_summary_routed.pb -rpx Interface_timing_summary_routed.rpx -warn_on_violation
| Design       : Interface
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: C[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: C[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: C[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ATM_1/COMMAND_U/FSM_onehot_next_state_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/COMMAND_U/FSM_onehot_next_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ATM_1/ELIBNUM/BNCVERIF/OK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ATM_1/RETREX/DR_2/C4_1/tmp_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ATM_1/RETREX/DR_2/C4_1/tmp_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ATM_1/SCHPIN/DR/C4_1/tmp_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ATM_1/SCHPIN/DR/C4_1/tmp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_1/tmp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_1/tmp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_1/tmp_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_1/tmp_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_2/tmp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_2/tmp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_2/tmp_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_2/tmp_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_3/tmp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_3/tmp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_3/tmp_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_3/tmp_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_4/tmp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_4/tmp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_4/tmp_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C10_4/tmp_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C4_1/tmp_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ATM_1/VERIFPIN/DR_1/C4_1/tmp_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DBC_1/FREQ/CLK0_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DBC_1/Q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DBC_1/Q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DBC_1/Q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DBC_2/FREQ/CLK0_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DBC_2/Q_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DBC_2/Q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DBC_2/Q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DBC_3/FREQ/CLK0_reg/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: DBC_3/Q_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: DBC_3/Q_reg[1]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: DBC_3/Q_reg[2]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: FREQDIV/CLK0_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 503 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.162        0.000                      0                  171        0.252        0.000                      0                  171        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.162        0.000                      0                  171        0.252        0.000                      0                  171        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 DBC_1/FREQ/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_1/FREQ/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.828ns (24.726%)  route 2.521ns (75.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    DBC_1/FREQ/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  DBC_1/FREQ/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  DBC_1/FREQ/count_reg[12]/Q
                         net (fo=2, routed)           0.680     6.223    DBC_1/FREQ/count[12]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.347 f  DBC_1/FREQ/count[18]_i_5/O
                         net (fo=1, routed)           0.806     7.154    DBC_1/FREQ/count[18]_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.278 f  DBC_1/FREQ/count[18]_i_4/O
                         net (fo=1, routed)           0.151     7.429    DBC_1/FREQ/count[18]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  DBC_1/FREQ/count[18]_i_1/O
                         net (fo=19, routed)          0.883     8.436    DBC_1/FREQ/count[18]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  DBC_1/FREQ/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    DBC_1/FREQ/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  DBC_1/FREQ/count_reg[17]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    DBC_1/FREQ/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 DBC_1/FREQ/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_1/FREQ/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.828ns (24.726%)  route 2.521ns (75.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    DBC_1/FREQ/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  DBC_1/FREQ/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  DBC_1/FREQ/count_reg[12]/Q
                         net (fo=2, routed)           0.680     6.223    DBC_1/FREQ/count[12]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.347 f  DBC_1/FREQ/count[18]_i_5/O
                         net (fo=1, routed)           0.806     7.154    DBC_1/FREQ/count[18]_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.278 f  DBC_1/FREQ/count[18]_i_4/O
                         net (fo=1, routed)           0.151     7.429    DBC_1/FREQ/count[18]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  DBC_1/FREQ/count[18]_i_1/O
                         net (fo=19, routed)          0.883     8.436    DBC_1/FREQ/count[18]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  DBC_1/FREQ/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    DBC_1/FREQ/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  DBC_1/FREQ/count_reg[18]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    DBC_1/FREQ/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 DBC_1/FREQ/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_1/FREQ/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.828ns (25.792%)  route 2.382ns (74.208%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    DBC_1/FREQ/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  DBC_1/FREQ/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  DBC_1/FREQ/count_reg[12]/Q
                         net (fo=2, routed)           0.680     6.223    DBC_1/FREQ/count[12]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.347 f  DBC_1/FREQ/count[18]_i_5/O
                         net (fo=1, routed)           0.806     7.154    DBC_1/FREQ/count[18]_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.278 f  DBC_1/FREQ/count[18]_i_4/O
                         net (fo=1, routed)           0.151     7.429    DBC_1/FREQ/count[18]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  DBC_1/FREQ/count[18]_i_1/O
                         net (fo=19, routed)          0.745     8.298    DBC_1/FREQ/count[18]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  DBC_1/FREQ/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    DBC_1/FREQ/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  DBC_1/FREQ/count_reg[13]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    DBC_1/FREQ/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 DBC_1/FREQ/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_1/FREQ/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.828ns (25.792%)  route 2.382ns (74.208%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    DBC_1/FREQ/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  DBC_1/FREQ/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  DBC_1/FREQ/count_reg[12]/Q
                         net (fo=2, routed)           0.680     6.223    DBC_1/FREQ/count[12]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.347 f  DBC_1/FREQ/count[18]_i_5/O
                         net (fo=1, routed)           0.806     7.154    DBC_1/FREQ/count[18]_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.278 f  DBC_1/FREQ/count[18]_i_4/O
                         net (fo=1, routed)           0.151     7.429    DBC_1/FREQ/count[18]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  DBC_1/FREQ/count[18]_i_1/O
                         net (fo=19, routed)          0.745     8.298    DBC_1/FREQ/count[18]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  DBC_1/FREQ/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    DBC_1/FREQ/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  DBC_1/FREQ/count_reg[14]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    DBC_1/FREQ/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 DBC_1/FREQ/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_1/FREQ/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.828ns (25.792%)  route 2.382ns (74.208%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    DBC_1/FREQ/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  DBC_1/FREQ/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  DBC_1/FREQ/count_reg[12]/Q
                         net (fo=2, routed)           0.680     6.223    DBC_1/FREQ/count[12]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.347 f  DBC_1/FREQ/count[18]_i_5/O
                         net (fo=1, routed)           0.806     7.154    DBC_1/FREQ/count[18]_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.278 f  DBC_1/FREQ/count[18]_i_4/O
                         net (fo=1, routed)           0.151     7.429    DBC_1/FREQ/count[18]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  DBC_1/FREQ/count[18]_i_1/O
                         net (fo=19, routed)          0.745     8.298    DBC_1/FREQ/count[18]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  DBC_1/FREQ/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    DBC_1/FREQ/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  DBC_1/FREQ/count_reg[15]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    DBC_1/FREQ/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 DBC_1/FREQ/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_1/FREQ/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.828ns (25.792%)  route 2.382ns (74.208%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    DBC_1/FREQ/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  DBC_1/FREQ/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  DBC_1/FREQ/count_reg[12]/Q
                         net (fo=2, routed)           0.680     6.223    DBC_1/FREQ/count[12]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.347 f  DBC_1/FREQ/count[18]_i_5/O
                         net (fo=1, routed)           0.806     7.154    DBC_1/FREQ/count[18]_i_5_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.278 f  DBC_1/FREQ/count[18]_i_4/O
                         net (fo=1, routed)           0.151     7.429    DBC_1/FREQ/count[18]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  DBC_1/FREQ/count[18]_i_1/O
                         net (fo=19, routed)          0.745     8.298    DBC_1/FREQ/count[18]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  DBC_1/FREQ/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    DBC_1/FREQ/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  DBC_1/FREQ/count_reg[16]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    DBC_1/FREQ/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 DBC_3/FREQ/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_3/FREQ/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.828ns (25.863%)  route 2.374ns (74.137%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    DBC_3/FREQ/CLK_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  DBC_3/FREQ/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  DBC_3/FREQ/count_reg[9]/Q
                         net (fo=2, routed)           0.682     6.220    DBC_3/FREQ/count_reg_n_0_[9]
    SLICE_X41Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.344 f  DBC_3/FREQ/count[18]_i_5__1/O
                         net (fo=1, routed)           0.295     6.639    DBC_3/FREQ/count[18]_i_5__1_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I4_O)        0.124     6.763 f  DBC_3/FREQ/count[18]_i_4__1/O
                         net (fo=1, routed)           0.406     7.170    DBC_3/FREQ/count[18]_i_4__1_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.294 r  DBC_3/FREQ/count[18]_i_1__1/O
                         net (fo=19, routed)          0.990     8.284    DBC_3/FREQ/count[18]_i_1__1_n_0
    SLICE_X40Y37         FDRE                                         r  DBC_3/FREQ/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.443    14.784    DBC_3/FREQ/CLK_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  DBC_3/FREQ/count_reg[17]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.429    14.594    DBC_3/FREQ/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 DBC_3/FREQ/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_3/FREQ/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.828ns (25.863%)  route 2.374ns (74.137%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    DBC_3/FREQ/CLK_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  DBC_3/FREQ/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  DBC_3/FREQ/count_reg[9]/Q
                         net (fo=2, routed)           0.682     6.220    DBC_3/FREQ/count_reg_n_0_[9]
    SLICE_X41Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.344 f  DBC_3/FREQ/count[18]_i_5__1/O
                         net (fo=1, routed)           0.295     6.639    DBC_3/FREQ/count[18]_i_5__1_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I4_O)        0.124     6.763 f  DBC_3/FREQ/count[18]_i_4__1/O
                         net (fo=1, routed)           0.406     7.170    DBC_3/FREQ/count[18]_i_4__1_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.294 r  DBC_3/FREQ/count[18]_i_1__1/O
                         net (fo=19, routed)          0.990     8.284    DBC_3/FREQ/count[18]_i_1__1_n_0
    SLICE_X40Y37         FDRE                                         r  DBC_3/FREQ/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.443    14.784    DBC_3/FREQ/CLK_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  DBC_3/FREQ/count_reg[18]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.429    14.594    DBC_3/FREQ/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 DBC_2/FREQ/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_2/FREQ/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.890ns (29.485%)  route 2.128ns (70.515%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.563     5.084    DBC_2/FREQ/CLK_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  DBC_2/FREQ/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  DBC_2/FREQ/count_reg[12]/Q
                         net (fo=2, routed)           0.679     6.282    DBC_2/FREQ/count_reg_n_0_[12]
    SLICE_X31Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  DBC_2/FREQ/count[18]_i_5__0/O
                         net (fo=1, routed)           0.304     6.709    DBC_2/FREQ/count[18]_i_5__0_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     6.833 f  DBC_2/FREQ/count[18]_i_4__0/O
                         net (fo=1, routed)           0.402     7.236    DBC_2/FREQ/count[18]_i_4__0_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.360 r  DBC_2/FREQ/count[18]_i_1__0/O
                         net (fo=19, routed)          0.743     8.103    DBC_2/FREQ/count[18]_i_1__0_n_0
    SLICE_X30Y38         FDRE                                         r  DBC_2/FREQ/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.783    DBC_2/FREQ/CLK_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  DBC_2/FREQ/count_reg[5]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524    14.499    DBC_2/FREQ/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 DBC_2/FREQ/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_2/FREQ/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.890ns (29.485%)  route 2.128ns (70.515%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.563     5.084    DBC_2/FREQ/CLK_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  DBC_2/FREQ/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  DBC_2/FREQ/count_reg[12]/Q
                         net (fo=2, routed)           0.679     6.282    DBC_2/FREQ/count_reg_n_0_[12]
    SLICE_X31Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  DBC_2/FREQ/count[18]_i_5__0/O
                         net (fo=1, routed)           0.304     6.709    DBC_2/FREQ/count[18]_i_5__0_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     6.833 f  DBC_2/FREQ/count[18]_i_4__0/O
                         net (fo=1, routed)           0.402     7.236    DBC_2/FREQ/count[18]_i_4__0_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.360 r  DBC_2/FREQ/count[18]_i_1__0/O
                         net (fo=19, routed)          0.743     8.103    DBC_2/FREQ/count[18]_i_1__0_n_0
    SLICE_X30Y38         FDRE                                         r  DBC_2/FREQ/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.783    DBC_2/FREQ/CLK_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  DBC_2/FREQ/count_reg[6]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524    14.499    DBC_2/FREQ/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  6.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEGM/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGM/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.556     1.439    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y32         FDCE                                         r  SEGM/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  SEGM/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.688    SEGM/clkdiv_reg_n_0_[11]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  SEGM/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    SEGM/clkdiv_reg[8]_i_1_n_4
    SLICE_X35Y32         FDCE                                         r  SEGM/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.823     1.950    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y32         FDCE                                         r  SEGM/clkdiv_reg[11]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.105     1.544    SEGM/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEGM/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGM/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.557     1.440    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  SEGM/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  SEGM/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.689    SEGM/clkdiv_reg_n_0_[15]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  SEGM/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    SEGM/clkdiv_reg[12]_i_1_n_4
    SLICE_X35Y33         FDCE                                         r  SEGM/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.824     1.951    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  SEGM/clkdiv_reg[15]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.105     1.545    SEGM/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEGM/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGM/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.554     1.437    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y30         FDCE                                         r  SEGM/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  SEGM/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.686    SEGM/clkdiv_reg_n_0_[3]
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  SEGM/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    SEGM/clkdiv_reg[0]_i_1_n_4
    SLICE_X35Y30         FDCE                                         r  SEGM/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.821     1.948    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y30         FDCE                                         r  SEGM/clkdiv_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X35Y30         FDCE (Hold_fdce_C_D)         0.105     1.542    SEGM/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEGM/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGM/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.555     1.438    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y31         FDCE                                         r  SEGM/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  SEGM/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.687    SEGM/clkdiv_reg_n_0_[7]
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  SEGM/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.795    SEGM/clkdiv_reg[4]_i_1_n_4
    SLICE_X35Y31         FDCE                                         r  SEGM/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.822     1.949    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y31         FDCE                                         r  SEGM/clkdiv_reg[7]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X35Y31         FDCE (Hold_fdce_C_D)         0.105     1.543    SEGM/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEGM/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGM/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.557     1.440    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  SEGM/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  SEGM/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.105     1.686    SEGM/clkdiv_reg_n_0_[12]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  SEGM/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    SEGM/clkdiv_reg[12]_i_1_n_7
    SLICE_X35Y33         FDCE                                         r  SEGM/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.824     1.951    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  SEGM/clkdiv_reg[12]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.105     1.545    SEGM/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEGM/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGM/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.555     1.438    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y31         FDCE                                         r  SEGM/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  SEGM/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.105     1.684    SEGM/clkdiv_reg_n_0_[4]
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.799 r  SEGM/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.799    SEGM/clkdiv_reg[4]_i_1_n_7
    SLICE_X35Y31         FDCE                                         r  SEGM/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.822     1.949    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y31         FDCE                                         r  SEGM/clkdiv_reg[4]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X35Y31         FDCE (Hold_fdce_C_D)         0.105     1.543    SEGM/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEGM/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGM/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.556     1.439    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y32         FDCE                                         r  SEGM/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  SEGM/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.105     1.685    SEGM/clkdiv_reg_n_0_[8]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  SEGM/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    SEGM/clkdiv_reg[8]_i_1_n_7
    SLICE_X35Y32         FDCE                                         r  SEGM/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.823     1.950    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y32         FDCE                                         r  SEGM/clkdiv_reg[8]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.105     1.544    SEGM/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEGM/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGM/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.558     1.441    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y34         FDCE                                         r  SEGM/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  SEGM/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.105     1.687    SEGM/clkdiv_reg_n_0_[16]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.802 r  SEGM/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.802    SEGM/clkdiv_reg[16]_i_1_n_7
    SLICE_X35Y34         FDCE                                         r  SEGM/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.825     1.952    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y34         FDCE                                         r  SEGM/clkdiv_reg[16]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X35Y34         FDCE (Hold_fdce_C_D)         0.105     1.546    SEGM/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEGM/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGM/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.557     1.440    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  SEGM/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  SEGM/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.109     1.691    SEGM/clkdiv_reg_n_0_[14]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.802 r  SEGM/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.802    SEGM/clkdiv_reg[12]_i_1_n_5
    SLICE_X35Y33         FDCE                                         r  SEGM/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.824     1.951    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  SEGM/clkdiv_reg[14]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.105     1.545    SEGM/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEGM/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGM/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.554     1.437    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y30         FDCE                                         r  SEGM/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  SEGM/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.109     1.688    SEGM/clkdiv_reg_n_0_[2]
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  SEGM/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.799    SEGM/clkdiv_reg[0]_i_1_n_5
    SLICE_X35Y30         FDCE                                         r  SEGM/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.821     1.948    SEGM/CLK_IBUF_BUFG
    SLICE_X35Y30         FDCE                                         r  SEGM/clkdiv_reg[2]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X35Y30         FDCE (Hold_fdce_C_D)         0.105     1.542    SEGM/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y41   DBC_2/FREQ/CLK0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y38   DBC_2/FREQ/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y38   DBC_2/FREQ/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y38   DBC_2/FREQ/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y39   DBC_2/FREQ/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y36   DBC_3/FREQ/CLK0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y36   DBC_3/FREQ/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y37   DBC_3/FREQ/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y37   DBC_3/FREQ/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   DBC_1/FREQ/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   DBC_1/FREQ/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   DBC_1/FREQ/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   DBC_1/FREQ/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   DBC_1/FREQ/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   DBC_1/FREQ/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   DBC_1/FREQ/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   DBC_1/FREQ/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   DBC_1/FREQ/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   DBC_1/FREQ/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y36   DBC_3/FREQ/CLK0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   DBC_3/FREQ/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   DBC_3/FREQ/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   DBC_3/FREQ/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   DBC_3/FREQ/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   DBC_3/FREQ/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   DBC_3/FREQ/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   DBC_3/FREQ/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y34   DBC_3/FREQ/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y34   DBC_3/FREQ/count_reg[6]/C



