{
  "nodes":
  [
    {
      "name":"0"
      , "id":1
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"4095 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel 0_Width (bits)":"64"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"0"
          , "id":3
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":2
      , "parent":"1"
      , "bw":"0.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":4
      , "parent":"1"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":5
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6
          , "details":
          [
            {
              "type":"table"
              , "Name":"0"
              , "Interconnect Style":"tree"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":7
      , "parent":"1"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":8
          , "kwidth":"32"
          , "mwidth":"64"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"4"
              , "Latency":"3 cycles"
              , "Width":"32 bits"
              , "0_Width":"64 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"PIPELINED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                , "line":36
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":3
      , "to":2
    }
    , {
      "from":2
      , "to":3
    }
    , {
      "from":6
      , "to":5
    }
    , {
      "from":5
      , "to":2
    }
    , {
      "from":8
      , "to":6
    }
  ]
}
