# CS61CPU
- This project implements a **two-stage pipelined RISC-V RV32I CPU** in Logisim-Evolution
- The processor supports the **full RV32I instruction set** and demonstrates a working **two-stage pipeline** that separates *Instruction Fetch* and *Instruction Decode / Execute / Memory / Writeback stages.*
