Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto e55a3592fd974f01bc89986ee7ef75ef --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot WriteBack_stagetb_behav xil_defaultlib.WriteBack_stagetb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.WriteBack_Stage [writeback_stage_default]
Compiling architecture behav of entity xil_defaultlib.writeback_stagetb
Built simulation snapshot WriteBack_stagetb_behav
