{
   ExpandedHierarchyInLayout: "",
   PinnedBlocks: "/axi_bram_ctrl_0|/driver_block_design_0_bram_0|/driver_block_design_0_bram|/driver_block_design_0|/axi_bram_ctrl_1|/driver_block_design_0_bram_1|/axi_bram_ctrl_2|",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port sout_1_0 -pg 1 -y -780 -defaultsOSRD
preplace port UART1_RX_0 -pg 1 -y 40 -defaultsOSRD
preplace port DDR -pg 1 -y -70 -defaultsOSRD
preplace port gsclk_1_0 -pg 1 -y -990 -defaultsOSRD
preplace port sout_0_0 -pg 1 -y -800 -defaultsOSRD
preplace port sclk_1_0 -pg 1 -y -950 -defaultsOSRD
preplace port UART1_TX_0 -pg 1 -y 20 -defaultsOSRD
preplace port latch_1_0 -pg 1 -y -970 -defaultsOSRD
preplace port gsclk_0_0 -pg 1 -y -1090 -defaultsOSRD
preplace port sclk_0_0 -pg 1 -y -1050 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y -50 -defaultsOSRD
preplace port latch_0_0 -pg 1 -y -1070 -defaultsOSRD
preplace portBus gpio2_io_i_0 -pg 1 -y -200 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 4 -y -470 -defaultsOSRD
preplace inst driver_block_design_0_bram_1 -pg 1 -lvl 5 -y -890 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 3 -y -1220 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 3 -y -1120 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 140 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 1 -y -170 -defaultsOSRD
preplace inst driver_block_design_0_bram -pg 1 -lvl 5 -y -1130 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 2 -y -220 -defaultsOSRD
preplace inst driver_block_design_0 -pg 1 -lvl 4 -y -970 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 5 -y -70 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -y -750 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 4 -y 160 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 4 -y -610 -defaultsOSRD
preplace inst driver_block_design_0_bram_0 -pg 1 -lvl 5 -y -1010 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -y 60 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 2 4 NJ -30 N -30 1700 230 2140
preplace netloc driver_block_design_0_gsclk_1 1 4 2 1680J -1210 2090J
preplace netloc axi_smc_M02_AXI 1 3 3 1250J 290 NJ 290 2100
preplace netloc axi_smc_M01_AXI 1 3 3 1240J 280 NJ 280 2110
preplace netloc axi_cdma_0_M_AXI 1 1 4 300J -120 NJ -120 1210 -80 1710
preplace netloc xlslice_1_Dout 1 3 1 1210
preplace netloc processing_system7_0_UART1_TX 1 2 4 NJ 30 NJ 30 1670J 250 2160J
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 1710J
preplace netloc processing_system7_0_M_AXI_GP0 1 2 3 840J -130 N -130 1700
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 0 5 -20 -260 290J -100 NJ -100 1230 -70 1730
preplace netloc driver_block_design_0_data_in_0 1 4 1 1690J
preplace netloc axi_smc_M00_AXI 1 1 5 340 260 NJ 260 NJ 260 NJ 260 2080
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 2 840 140 N
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 4 1 1750
preplace netloc driver_block_design_0_data_in_1 1 4 1 1780J
preplace netloc gpio2_io_i_0_1 1 0 3 -40J -280 310J -110 820
preplace netloc driver_block_design_0_sout_0 1 4 2 1720J -800 NJ
preplace netloc driver_block_design_0_data_in_2 1 4 1 1770
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 5 320 310 NJ 310 NJ 310 NJ 310 2130
preplace netloc driver_block_design_0_sout_1 1 4 2 1660J -780 NJ
preplace netloc rst_ps7_0_100M_peripheral_reset 1 3 2 1260 -1130 1650
preplace netloc axi_gpio_0_gpio_io_o 1 2 1 810
preplace netloc processing_system7_0_FIXED_IO 1 2 4 NJ -10 N -10 1690 240 2150
preplace netloc axi_gpio_0_ip2intc_irpt 1 1 2 330 -90 810
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 -30 -270 280 220 820 110 1220 -120 1770
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 4 1 1730
preplace netloc ps7_0_axi_periph_M00_AXI 1 0 6 -10 270 NJ 270 NJ 270 NJ 270 NJ 270 2120
preplace netloc processing_system7_0_FCLK_CLK1 1 2 2 830 -980 N
preplace netloc driver_block_design_0_latch_0 1 4 2 1670J -1230 2160J
preplace netloc driver_block_design_0_sclk_0 1 4 2 1700J -1200 2080J
preplace netloc axi_smc_M03_AXI 1 3 3 1260 300 NJ 300 2090
preplace netloc driver_block_design_0_latch_1 1 4 2 1760J -820 2090J
preplace netloc driver_block_design_0_sclk_1 1 4 2 1740J -810 2160J
preplace netloc UART1_RX_0_1 1 0 3 NJ 40 270J 210 810
preplace netloc xlslice_0_Dout 1 3 1 1220
preplace netloc driver_block_design_0_gsclk_0 1 4 2 1660J -1220 2150J
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 4 1 1750
levelinfo -pg 1 -60 140 580 1110 1480 1930 2180 -top -1420 -bot 370
",
}
{
   da_axi4_cnt: "6",
   da_bram_cntlr_cnt: "6",
   da_clkrst_cnt: "10",
   da_ps7_cnt: "1",
}
