Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:46:49 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/loop_imperfect_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.247        0.000                      0                 3732        0.082        0.000                      0                 3732        1.220        0.000                       0                  2032  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.247        0.000                      0                 3732        0.082        0.000                      0                 3732        1.220        0.000                       0                  2032  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.884ns (23.669%)  route 2.851ns (76.331%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.407 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.407    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[13]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  0.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (63.987%)  route 0.056ns (36.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/ap_clk
    SLICE_X11Y134        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[12]/Q
                         net (fo=1, routed)           0.056     0.440    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg_n_1_[12]
    SLICE_X10Y134        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/ap_clk
    SLICE_X10Y134        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y134        FDRE (Hold_fdre_C_D)         0.059     0.357    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X1Y48    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK



