{
  "timestamp": "2025-10-09T08:24:47.062815",
  "project_root": "E:\\Nautilus\\workspace\\fpgawork\\AXIUART_",
  "environment_variables": {
    "DSIM_HOME": true,
    "DSIM_ROOT": true,
    "DSIM_LIB_PATH": true,
    "DSIM_LICENSE": null
  },
  "executable_paths": {
    "dsim": true,
    "dcreport": true
  },
  "project_structure": {
    "rtl_dir": true,
    "sim_dir": true,
    "scripts_dir": true,
    "waveform_dir": true,
    "coverage_dir": true
  },
  "systemverilog_compliance": {
    "timescale_violations": [
      "E:\\Nautilus\\workspace\\fpgawork\\AXIUART_\\sim\\uvm\\sequences\\test_register_sequences_pkg.sv",
      "E:\\Nautilus\\workspace\\fpgawork\\AXIUART_\\sim\\uvm\\sequences\\uart_axi4_register_simple_sequence.sv",
      "E:\\Nautilus\\workspace\\fpgawork\\AXIUART_\\sim\\uvm\\sequences\\uart_axi4_reg_test_sequence.sv",
      "E:\\Nautilus\\workspace\\fpgawork\\AXIUART_\\sim\\uvm\\tests\\axi_master_unit_test.sv",
      "E:\\Nautilus\\workspace\\fpgawork\\AXIUART_\\sim\\uvm\\tests\\uart_axi4_reg_test_verification_test.sv",
      "E:\\Nautilus\\workspace\\fpgawork\\AXIUART_\\sim\\uvm\\tests\\uart_axi4_test_register_test.sv"
    ],
    "naming_violations": []
  },
  "powershell_script": true,
  "dsim_execution": false,
  "overall_status": false
}