{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650406963408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650406963412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 17:22:43 2022 " "Processing started: Tue Apr 19 17:22:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650406963412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406963412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart2usb -c uart2usb " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart2usb -c uart2usb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406963412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650406964120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650406964121 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unsaved.qsys " "Elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406971674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:54 Progress: Loading uart_usb_test/unsaved.qsys " "2022.04.19.17:22:54 Progress: Loading uart_usb_test/unsaved.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406974704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:54 Progress: Reading input file " "2022.04.19.17:22:54 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406974986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:55 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.04.19.17:22:55 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406975059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:55 Progress: Parameterizing module clk_0 " "2022.04.19.17:22:55 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406975714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:55 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.04.19.17:22:55 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406975715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:56 Progress: Parameterizing module nios2_gen2_0 " "2022.04.19.17:22:56 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406976057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:56 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.04.19.17:22:56 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406976066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:56 Progress: Parameterizing module onchip_memory2_0 " "2022.04.19.17:22:56 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406976128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:56 Progress: Adding uart_0 \[altera_avalon_uart 18.1\] " "2022.04.19.17:22:56 Progress: Adding uart_0 \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406976129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:56 Progress: Parameterizing module uart_0 " "2022.04.19.17:22:56 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406976157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:56 Progress: Building connections " "2022.04.19.17:22:56 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406976157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:56 Progress: Parameterizing connections " "2022.04.19.17:22:56 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406976202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:56 Progress: Validating " "2022.04.19.17:22:56 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406976203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.19.17:22:56 Progress: Done reading input file " "2022.04.19.17:22:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406976914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH " "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406977784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"unsaved\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"unsaved\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406979970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'unsaved_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'unsaved_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406979997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory2_0 --dir=C:/Users/Usuario/AppData/Local/Temp/alt9101_3515995284310924899.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Usuario/AppData/Local/Temp/alt9101_3515995284310924899.dir/0002_onchip_memory2_0_gen//unsaved_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory2_0 --dir=C:/Users/Usuario/AppData/Local/Temp/alt9101_3515995284310924899.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Usuario/AppData/Local/Temp/alt9101_3515995284310924899.dir/0002_onchip_memory2_0_gen//unsaved_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406979997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'unsaved_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'unsaved_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406980189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406980197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'unsaved_uart_0' " "Uart_0: Starting RTL generation for module 'unsaved_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406980201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=unsaved_uart_0 --dir=C:/Users/Usuario/AppData/Local/Temp/alt9101_3515995284310924899.dir/0003_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Usuario/AppData/Local/Temp/alt9101_3515995284310924899.dir/0003_uart_0_gen//unsaved_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=unsaved_uart_0 --dir=C:/Users/Usuario/AppData/Local/Temp/alt9101_3515995284310924899.dir/0003_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Usuario/AppData/Local/Temp/alt9101_3515995284310924899.dir/0003_uart_0_gen//unsaved_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406980201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'unsaved_uart_0' " "Uart_0: Done RTL generation for module 'unsaved_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406980556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"unsaved\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"unsaved\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406980563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406981329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406981425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406981522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406981957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406981963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406981966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'unsaved_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'unsaved_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406981979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_nios2_gen2_0_cpu --dir=C:/Users/Usuario/AppData/Local/Temp/alt9101_3515995284310924899.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Usuario/AppData/Local/Temp/alt9101_3515995284310924899.dir/0006_cpu_gen//unsaved_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_nios2_gen2_0_cpu --dir=C:/Users/Usuario/AppData/Local/Temp/alt9101_3515995284310924899.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Usuario/AppData/Local/Temp/alt9101_3515995284310924899.dir/0006_cpu_gen//unsaved_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406981979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.19 17:23:02 (*) Starting Nios II generation " "Cpu: # 2022.04.19 17:23:02 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.19 17:23:02 (*)   Checking for plaintext license. " "Cpu: # 2022.04.19 17:23:02 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.19 17:23:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.04.19 17:23:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.19 17:23:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.04.19 17:23:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.19 17:23:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.04.19 17:23:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.19 17:23:02 (*)   Plaintext license not found. " "Cpu: # 2022.04.19 17:23:02 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.19 17:23:02 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.04.19 17:23:02 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.19 17:23:02 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.04.19 17:23:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.19 17:23:02 (*)   Creating all objects for CPU " "Cpu: # 2022.04.19 17:23:02 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.19 17:23:03 (*)   Generating RTL from CPU objects " "Cpu: # 2022.04.19 17:23:03 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.19 17:23:03 (*)   Creating plain-text RTL " "Cpu: # 2022.04.19 17:23:03 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.19 17:23:04 (*) Done Nios II generation " "Cpu: # 2022.04.19 17:23:04 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'unsaved_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'unsaved_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\" " "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\" " "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\" " "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Done \"unsaved\" with 26 modules, 38 files " "Unsaved: Done \"unsaved\" with 26 modules, 38 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406984758 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "unsaved.qsys " "Finished elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406985574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "unsaved/synthesis/unsaved.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "unsaved/synthesis/submodules/unsaved_irq_mapper.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux_001" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985898 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux_002 " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux_002 " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux_001" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650406985922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650406985922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_004_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_004_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985924 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_004 " "Found entity 2: unsaved_mm_interconnect_0_router_004" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650406985926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650406985926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985928 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_002 " "Found entity 2: unsaved_mm_interconnect_0_router_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650406985931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650406985931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985933 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_001 " "Found entity 2: unsaved_mm_interconnect_0_router_001" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650406985935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650406985935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985937 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file unsaved/synthesis/submodules/unsaved_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_uart_0_tx " "Found entity 1: unsaved_uart_0_tx" {  } { { "unsaved/synthesis/submodules/unsaved_uart_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985971 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_uart_0_rx_stimulus_source " "Found entity 2: unsaved_uart_0_rx_stimulus_source" {  } { { "unsaved/synthesis/submodules/unsaved_uart_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985971 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_uart_0_rx " "Found entity 3: unsaved_uart_0_rx" {  } { { "unsaved/synthesis/submodules/unsaved_uart_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985971 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_uart_0_regs " "Found entity 4: unsaved_uart_0_regs" {  } { { "unsaved/synthesis/submodules/unsaved_uart_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985971 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_uart_0 " "Found entity 5: unsaved_uart_0" {  } { { "unsaved/synthesis/submodules/unsaved_uart_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_onchip_memory2_0 " "Found entity 1: unsaved_onchip_memory2_0" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0 " "Found entity 1: unsaved_nios2_gen2_0" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406985980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406985980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: unsaved_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: unsaved_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: unsaved_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: unsaved_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: unsaved_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: unsaved_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: unsaved_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: unsaved_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: unsaved_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: unsaved_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: unsaved_nios2_gen2_0_cpu_nios2_oci" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_nios2_gen2_0_cpu " "Found entity 21: unsaved_nios2_gen2_0_cpu" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_test_bench " "Found entity 1: unsaved_nios2_gen2_0_cpu_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986029 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986041 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986043 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986050 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_master_agent.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986058 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_master_translator.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986066 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986072 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_slave_translator.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986079 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_reset_controller.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986086 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_reset_synchronizer.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986092 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_irq_mapper.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_irq_mapper.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986098 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986109 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986115 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986122 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986125 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986132 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986139 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986146 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986153 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986156 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986158 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986160 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986163 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986171 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986178 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986184 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986191 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986194 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986201 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986208 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986217 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_onchip_memory2_0.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986220 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_uart_0.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/submodules/unsaved_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986226 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/unsaved.v C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/unsaved.v " "File \"c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/unsaved.v\" is a duplicate of already analyzed file \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/unsaved.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1650406986235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/unsaved.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unsaved/unsaved.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unsaved " "Elaborating entity \"unsaved\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650406986317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0 unsaved_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"unsaved_nios2_gen2_0\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\"" {  } { { "unsaved/synthesis/unsaved.v" "nios2_gen2_0" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/unsaved.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu " "Elaborating entity \"unsaved_nios2_gen2_0_cpu\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" "cpu" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_test_bench unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_test_bench:the_unsaved_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_test_bench\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_test_bench:the_unsaved_nios2_gen2_0_cpu_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_register_bank_a_module unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986597 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650406986597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406986660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406986660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_register_bank_b_module unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_debug unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406986817 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650406986817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_break unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_itrace unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406986995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_pib unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_im unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_avalon_reg unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_ocimem unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987108 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650406987108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406987169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406987169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_debug_slave_wrapper unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_debug_slave_tck unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_debug_slave_sysclk unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "unsaved_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406987355 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650406987355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987363 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406987870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406988025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_onchip_memory2_0 unsaved_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"unsaved_onchip_memory2_0\" for hierarchy \"unsaved_onchip_memory2_0:onchip_memory2_0\"" {  } { { "unsaved/synthesis/unsaved.v" "onchip_memory2_0" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/unsaved.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406988076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406988093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406988104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406988104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex " "Parameter \"init_file\" = \"C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406988104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406988104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 102400 " "Parameter \"maximum_depth\" = \"102400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406988104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 102400 " "Parameter \"numwords_a\" = \"102400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406988104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406988104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406988104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406988104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406988104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406988104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406988104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406988104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650406988104 ""}  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650406988104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27s1 " "Found entity 1: altsyncram_27s1" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406988208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406988208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27s1 unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated " "Elaborating entity \"altsyncram_27s1\" for hierarchy \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406988211 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "unsaved_onchip_memory2_0.hex 12800 10 " "Width of data items in \"unsaved_onchip_memory2_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 12800 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 unsaved_onchip_memory2_0.hex " "Data at line (2) of memory initialization file \"unsaved_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1650406988428 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 unsaved_onchip_memory2_0.hex " "Data at line (3) of memory initialization file \"unsaved_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1650406988428 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 unsaved_onchip_memory2_0.hex " "Data at line (4) of memory initialization file \"unsaved_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1650406988428 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 unsaved_onchip_memory2_0.hex " "Data at line (5) of memory initialization file \"unsaved_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1650406988428 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 unsaved_onchip_memory2_0.hex " "Data at line (6) of memory initialization file \"unsaved_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1650406988428 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 unsaved_onchip_memory2_0.hex " "Data at line (7) of memory initialization file \"unsaved_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1650406988428 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 unsaved_onchip_memory2_0.hex " "Data at line (8) of memory initialization file \"unsaved_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1650406988428 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 unsaved_onchip_memory2_0.hex " "Data at line (9) of memory initialization file \"unsaved_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1650406988428 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 unsaved_onchip_memory2_0.hex " "Data at line (10) of memory initialization file \"unsaved_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1650406988428 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 unsaved_onchip_memory2_0.hex " "Data at line (11) of memory initialization file \"unsaved_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1650406988428 ""}  } { { "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/software/uart2usb/mem_init/unsaved_onchip_memory2_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1650406988428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u8a " "Found entity 1: decode_u8a" {  } { { "db/decode_u8a.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/decode_u8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406990489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406990489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u8a unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|decode_u8a:decode3 " "Elaborating entity \"decode_u8a\" for hierarchy \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|decode_u8a:decode3\"" {  } { { "db/altsyncram_27s1.tdf" "decode3" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406990494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r4b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r4b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r4b " "Found entity 1: mux_r4b" {  } { { "db/mux_r4b.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/mux_r4b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406990557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406990557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_r4b unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|mux_r4b:mux2 " "Elaborating entity \"mux_r4b\" for hierarchy \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|mux_r4b:mux2\"" {  } { { "db/altsyncram_27s1.tdf" "mux2" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406990562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_uart_0 unsaved_uart_0:uart_0 " "Elaborating entity \"unsaved_uart_0\" for hierarchy \"unsaved_uart_0:uart_0\"" {  } { { "unsaved/synthesis/unsaved.v" "uart_0" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/unsaved.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_uart_0_tx unsaved_uart_0:uart_0\|unsaved_uart_0_tx:the_unsaved_uart_0_tx " "Elaborating entity \"unsaved_uart_0_tx\" for hierarchy \"unsaved_uart_0:uart_0\|unsaved_uart_0_tx:the_unsaved_uart_0_tx\"" {  } { { "unsaved/synthesis/submodules/unsaved_uart_0.v" "the_unsaved_uart_0_tx" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_uart_0_rx unsaved_uart_0:uart_0\|unsaved_uart_0_rx:the_unsaved_uart_0_rx " "Elaborating entity \"unsaved_uart_0_rx\" for hierarchy \"unsaved_uart_0:uart_0\|unsaved_uart_0_rx:the_unsaved_uart_0_rx\"" {  } { { "unsaved/synthesis/submodules/unsaved_uart_0.v" "the_unsaved_uart_0_rx" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_uart_0_rx_stimulus_source unsaved_uart_0:uart_0\|unsaved_uart_0_rx:the_unsaved_uart_0_rx\|unsaved_uart_0_rx_stimulus_source:the_unsaved_uart_0_rx_stimulus_source " "Elaborating entity \"unsaved_uart_0_rx_stimulus_source\" for hierarchy \"unsaved_uart_0:uart_0\|unsaved_uart_0_rx:the_unsaved_uart_0_rx\|unsaved_uart_0_rx_stimulus_source:the_unsaved_uart_0_rx_stimulus_source\"" {  } { { "unsaved/synthesis/submodules/unsaved_uart_0.v" "the_unsaved_uart_0_rx_stimulus_source" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_uart_0_regs unsaved_uart_0:uart_0\|unsaved_uart_0_regs:the_unsaved_uart_0_regs " "Elaborating entity \"unsaved_uart_0_regs\" for hierarchy \"unsaved_uart_0:uart_0\|unsaved_uart_0_regs:the_unsaved_uart_0_regs\"" {  } { { "unsaved/synthesis/submodules/unsaved_uart_0.v" "the_unsaved_uart_0_regs" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0 unsaved_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_mm_interconnect_0\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\"" {  } { { "unsaved/synthesis/unsaved.v" "mm_interconnect_0" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/unsaved.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406991992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_mm_interconnect_0_router\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"unsaved_mm_interconnect_0_router_001\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_001" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_001_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_mm_interconnect_0_router_002\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_002" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_004 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"unsaved_mm_interconnect_0_router_004\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_004" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_004_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_004_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux_001 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux_001\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux_002 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux_002\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_demux_002 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_demux_002\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux_001 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux_001\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_irq_mapper unsaved_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_irq_mapper\" for hierarchy \"unsaved_irq_mapper:irq_mapper\"" {  } { { "unsaved/synthesis/unsaved.v" "irq_mapper" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/unsaved.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "unsaved/synthesis/unsaved.v" "rst_controller" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/unsaved.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650406992411 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1650406993066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.19.17:23:16 Progress: Loading sld10d04569/alt_sld_fab_wrapper_hw.tcl " "2022.04.19.17:23:16 Progress: Loading sld10d04569/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406996048 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406997653 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406997762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406998688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406998780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406998877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406998976 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406998980 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406998980 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1650406999664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld10d04569/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld10d04569/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld10d04569/alt_sld_fab.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/ip/sld10d04569/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406999896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406999896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406999980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406999980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650406999999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650406999999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650407000069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650407000069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650407000148 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650407000148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650407000148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/ip/sld10d04569/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650407000211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650407000211 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650407003001 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "unsaved/synthesis/submodules/unsaved_uart_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v" 44 -1 0 } } { "unsaved/synthesis/submodules/unsaved_uart_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v" 61 -1 0 } } { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "unsaved/synthesis/submodules/unsaved_uart_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v" 42 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "unsaved/synthesis/submodules/unsaved_uart_0.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_uart_0.v" 43 -1 0 } } { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1650407003101 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1650407003101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650407003937 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650407005977 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/output_files/uart2usb.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/output_files/uart2usb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650407006423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650407007711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650407007711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2490 " "Implemented 2490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650407007960 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650407007960 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1969 " "Implemented 1969 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650407007960 ""} { "Info" "ICUT_CUT_TM_RAMS" "512 " "Implemented 512 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1650407007960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650407007960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650407008007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 17:23:28 2022 " "Processing ended: Tue Apr 19 17:23:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650407008007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650407008007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650407008007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650407008007 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650407009548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650407009554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 17:23:28 2022 " "Processing started: Tue Apr 19 17:23:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650407009554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650407009554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart2usb -c uart2usb " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart2usb -c uart2usb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650407009554 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650407010365 ""}
{ "Info" "0" "" "Project  = uart2usb" {  } {  } 0 0 "Project  = uart2usb" 0 0 "Fitter" 0 0 1650407010366 ""}
{ "Info" "0" "" "Revision = uart2usb" {  } {  } 0 0 "Revision = uart2usb" 0 0 "Fitter" 0 0 1650407010367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650407010531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650407010531 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart2usb 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"uart2usb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650407010574 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650407010614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650407010614 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650407010910 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650407010934 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650407011458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650407011458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650407011458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650407011458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650407011458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650407011458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650407011458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650407011458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650407011458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650407011458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650407011458 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650407011458 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/" { { 0 { 0 ""} 0 13167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650407011483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/" { { 0 { 0 ""} 0 13169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650407011483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/" { { 0 { 0 ""} 0 13171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650407011483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/" { { 0 { 0 ""} 0 13173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650407011483 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650407011483 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650407011485 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650407011485 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650407011485 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650407011485 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650407011492 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1650407011644 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650407012550 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650407012550 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650407012550 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650407012550 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650407012550 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1650407012550 ""}
{ "Info" "ISTA_SDC_FOUND" "unsaved/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'unsaved/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650407012565 ""}
{ "Info" "ISTA_SDC_FOUND" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650407012570 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650407012590 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/usuario/desktop/nixon/hardware_dev/fpga/proyectos/quartus_projects/uart_usb_test/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650407012592 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650407012611 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1650407012611 "|unsaved|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650407012614 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1650407012614 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1650407012648 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1650407012648 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1650407012648 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1650407012648 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650407012649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650407012649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650407012649 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1650407012649 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk_clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650407012908 ""}  } { { "unsaved/synthesis/unsaved.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/unsaved.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/" { { 0 { 0 ""} 0 13156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650407012908 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650407012908 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/" { { 0 { 0 ""} 0 12800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650407012908 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650407012909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/" { { 0 { 0 ""} 0 2499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650407012909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/" { { 0 { 0 ""} 0 2011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650407012909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/" { { 0 { 0 ""} 0 1250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650407012909 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650407012909 ""}  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650407012909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650407012909 ""}  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/unsaved/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/" { { 0 { 0 ""} 0 3748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650407012909 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650407013522 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650407013525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650407013525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650407013529 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650407013533 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650407013538 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650407013538 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650407013540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650407013616 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1650407013619 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650407013619 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650407013830 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650407013880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650407015077 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "182 M9K " "Selected device has 182 RAM location(s) of type M9K.  However, the current design needs more than 182 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[9\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[1\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[2\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[0\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[3\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[4\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[20\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[19\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[18\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[17\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[16\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[15\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[14\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[13\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[12\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[11\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[10\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[8\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[7\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[6\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[5\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[22\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[23\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[24\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[25\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[26\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[31\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[30\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[29\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[28\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[27\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[21\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[0\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[1\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[2\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[3\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[4\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[9\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[22\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[23\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[24\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[25\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[26\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[8\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[11\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[13\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[16\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[12\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[5\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[14\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[15\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[6\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[7\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[10\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[21\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[20\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[19\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[18\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[17\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[27\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[28\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[29\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[30\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[31\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_0n61.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a160 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3565 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a161 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3587 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a162 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3609 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a163 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3631 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a164 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3653 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a169 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3763 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a182 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4049 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a183 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4071 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a184 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4093 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a185 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4115 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a186 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4137 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a168 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3741 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a171 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3807 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a173 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3851 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a176 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3917 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a172 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3829 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a165 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3675 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a174 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3873 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a175 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3895 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a166 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3697 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a167 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3719 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a170 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3785 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a181 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4027 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a180 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4005 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a179 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3983 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a178 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3961 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a177 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3939 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a187 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4159 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a188 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4181 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a189 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4203 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a190 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4225 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a191 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4247 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a192 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4269 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a193 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4291 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a194 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4313 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a195 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4335 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a196 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4357 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a201 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4467 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a214 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4753 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a215 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4775 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a216 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4797 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a217 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4819 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a218 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4841 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a200 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4445 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a203 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4511 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a205 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4555 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a208 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4621 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a204 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4533 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a197 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4379 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a206 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4577 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a207 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4599 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a198 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4401 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a199 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4423 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a202 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4489 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a213 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4731 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a212 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4709 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a211 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4687 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a210 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4665 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a209 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4643 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a219 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4863 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a220 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4885 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a221 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4907 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a222 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4929 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a223 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4951 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a128 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2861 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a129 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2883 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a130 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2905 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a131 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2927 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a132 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2949 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a137 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3059 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a150 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3345 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a151 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3367 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a152 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3389 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a153 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3411 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a154 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3433 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a136 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3037 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a139 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3103 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a141 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3147 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a144 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3213 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a140 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3125 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a133 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2971 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a142 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3169 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a143 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3191 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a134 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2993 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a135 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3015 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a138 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3081 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a149 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3323 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a148 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3301 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a147 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3279 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a146 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3257 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a145 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3235 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a155 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3455 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a156 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3477 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a157 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3499 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a158 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3521 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a159 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 3543 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a224 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4973 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a225 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 4995 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a226 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5017 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a227 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5039 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a228 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5061 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a233 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5171 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a246 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5457 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a247 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5479 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a248 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5501 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a249 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5523 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a250 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5545 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a232 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5149 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a235 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5215 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a237 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5259 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a240 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5325 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a236 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5237 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a229 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5083 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a238 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5281 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a239 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5303 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a230 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5105 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a231 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5127 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a234 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5193 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a245 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5435 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a244 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5413 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a243 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5391 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a242 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5369 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a241 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5347 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a251 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5567 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a252 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5589 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a253 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5611 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a254 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5633 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a255 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5655 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a32 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 749 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a33 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 771 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a34 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 793 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a35 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 815 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a36 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 837 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a41 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 947 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a54 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1233 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a55 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1255 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a56 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1277 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a57 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1299 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a58 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1321 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a40 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 925 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a43 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 991 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a45 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1035 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a48 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1101 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a44 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1013 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a37 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 859 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a46 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1057 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a47 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1079 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a38 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 881 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a39 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 903 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a42 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 969 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a53 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1211 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a52 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1189 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a51 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1167 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a50 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1145 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a49 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1123 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a59 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1343 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a60 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1365 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a61 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1387 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a62 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1409 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a63 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1431 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a64 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1453 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a65 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1475 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a66 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1497 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a67 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1519 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a68 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1541 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a73 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1651 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a86 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1937 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a87 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1959 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a88 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1981 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a89 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2003 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a90 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2025 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a72 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1629 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a75 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1695 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a77 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1739 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a80 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1805 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a76 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1717 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a69 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1563 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a78 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1761 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a79 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1783 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a70 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1585 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a71 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1607 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a74 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1673 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a85 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1915 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a84 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1893 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a83 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1871 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a82 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1849 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a81 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 1827 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a91 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2047 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a92 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2069 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a93 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2091 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a94 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2113 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a95 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2135 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a0 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 45 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a1 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 67 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a2 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 89 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a3 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 111 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a4 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 133 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a9 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 243 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a22 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 529 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a23 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 551 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a24 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 573 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a25 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 595 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a26 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 617 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a8 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 221 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a11 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 287 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a13 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 331 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a16 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 397 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a12 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 309 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a5 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 155 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a14 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 353 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a15 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 375 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a6 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 177 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a7 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 199 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a10 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 265 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a21 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 507 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a20 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 485 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a19 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 463 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a18 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 441 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a17 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 419 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a27 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 639 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a28 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 661 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a29 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 683 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a30 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 705 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a31 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 727 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a96 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2157 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a97 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2179 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a98 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2201 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a99 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2223 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a100 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2245 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a105 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2355 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a118 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2641 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a119 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2663 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a120 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2685 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a121 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2707 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a122 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2729 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a104 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2333 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a107 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2399 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a109 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2443 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a112 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2509 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a108 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2421 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a101 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2267 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a110 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2465 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a111 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2487 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a102 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2289 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a103 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2311 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a106 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2377 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a117 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2619 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a116 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2597 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a115 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2575 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a114 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2553 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a113 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2531 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a123 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2751 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a124 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2773 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a125 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2795 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a126 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2817 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a127 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 2839 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a384 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8493 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a385 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8515 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a386 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8537 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a387 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8559 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a388 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8581 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a393 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8691 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a406 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8977 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a407 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8999 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a408 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 9021 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a409 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 9043 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a410 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 9065 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a392 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8669 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a395 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8735 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a397 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8779 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a400 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8845 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a396 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8757 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a389 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8603 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a398 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8801 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a399 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8823 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a390 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8625 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a391 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8647 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a394 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8713 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a405 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8955 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a404 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8933 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a403 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8911 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a402 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8889 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a401 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8867 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a411 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 9087 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a412 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 9109 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a413 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 9131 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a414 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 9153 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a415 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 9175 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a352 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7789 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a353 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7811 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a354 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7833 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a355 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7855 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a356 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7877 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a361 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7987 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a374 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8273 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a375 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8295 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a376 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8317 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a377 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8339 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a378 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8361 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a360 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7965 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a363 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8031 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a365 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8075 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a368 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8141 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a364 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8053 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a357 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7899 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a366 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8097 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a367 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8119 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a358 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7921 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a359 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7943 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a362 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8009 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a373 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8251 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a372 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8229 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a371 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8207 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a370 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8185 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a369 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8163 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a379 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8383 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a380 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8405 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a381 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8427 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a382 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8449 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a383 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 8471 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a288 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6381 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a289 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6403 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a290 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6425 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a291 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6447 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a292 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6469 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a297 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6579 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a310 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6865 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a311 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6887 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a312 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6909 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a313 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6931 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a314 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6953 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a296 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6557 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a299 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6623 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a301 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6667 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a304 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6733 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a300 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6645 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a293 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6491 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a302 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6689 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a303 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6711 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a294 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6513 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a295 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6535 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a298 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6601 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a309 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6843 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a308 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6821 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a307 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6799 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a306 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6777 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a305 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6755 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a315 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6975 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a316 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6997 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a317 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7019 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a318 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7041 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a319 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7063 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a320 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7085 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a321 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7107 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a322 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7129 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a323 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7151 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a324 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7173 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a329 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7283 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a342 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7569 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a343 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7591 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a344 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7613 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a345 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7635 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a346 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7657 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a328 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7261 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a331 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7327 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a333 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7371 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a336 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7437 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a332 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7349 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a325 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7195 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a334 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7393 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a335 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7415 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a326 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7217 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a327 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7239 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a330 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7305 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a341 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7547 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a340 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7525 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a339 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7503 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a338 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7481 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a337 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7459 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a347 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7679 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a348 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7701 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a349 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7723 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a350 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7745 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a351 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 7767 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a256 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5677 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a257 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5699 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a258 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5721 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a259 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5743 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a260 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5765 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a265 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5875 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a278 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6161 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a279 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6183 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a280 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6205 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a281 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6227 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a282 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6249 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a264 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5853 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a267 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5919 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a269 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5963 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a272 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6029 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a268 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5941 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a261 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5787 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a270 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5985 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a271 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6007 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a262 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5809 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a263 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5831 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a266 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 5897 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a277 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6139 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a276 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6117 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a275 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6095 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a274 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6073 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a273 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6051 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a283 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6271 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a284 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6293 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a285 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6315 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a286 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6337 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a287 " "Node \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_27s1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_27s1.tdf" 6359 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27s1:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[2\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[1\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[0\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[3\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[4\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[20\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[19\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[18\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[17\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[16\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[15\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[14\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[13\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[12\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[11\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[10\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[9\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[8\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[7\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[6\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[5\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[21\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[31\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[30\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[29\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[28\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[27\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[26\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[25\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[24\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[23\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[22\] " "Node \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/db/altsyncram_s0c1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650407015145 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1650407015145 ""}  } { { "c:/intelfpga_lite/18.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1650407015145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650407015176 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650407015177 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1650407018330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/output_files/uart2usb.fit.smsg " "Generated suppressed messages file C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/quartus_projects/uart_usb_test/output_files/uart2usb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650407018727 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5574 " "Peak virtual memory: 5574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650407019994 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 19 17:23:39 2022 " "Processing ended: Tue Apr 19 17:23:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650407019994 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650407019994 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650407019994 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650407019994 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650407020787 ""}
