-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Wed Dec 30 01:05:12 2020
-- Host        : betu-nb-p1 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_embVision_vga_timing_controller_0_0_stub.vhdl
-- Design      : bd_embVision_vga_timing_controller_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    H_SYNC_O : out STD_LOGIC;
    V_SYNC_O : out STD_LOGIC;
    RED_O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GREEN_O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLUE_O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DEBUG_XCOUNT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DEBUG_YCOUNT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    RUYACIK_ADDR_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RUYACIK_DATA_RED_I : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RUYACIK_DATA_GREEN_I : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RUYACIK_DATA_BLUE_I : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "H_SYNC_O,V_SYNC_O,RED_O[3:0],GREEN_O[3:0],BLUE_O[3:0],DEBUG_XCOUNT[11:0],DEBUG_YCOUNT[11:0],RUYACIK_ADDR_O[15:0],RUYACIK_DATA_RED_I[7:0],RUYACIK_DATA_GREEN_I[7:0],RUYACIK_DATA_BLUE_I[7:0],s00_axi_aclk,s00_axi_aresetn,s00_axi_awaddr[3:0],s00_axi_awprot[2:0],s00_axi_awvalid,s00_axi_awready,s00_axi_wdata[31:0],s00_axi_wstrb[3:0],s00_axi_wvalid,s00_axi_wready,s00_axi_bresp[1:0],s00_axi_bvalid,s00_axi_bready,s00_axi_araddr[3:0],s00_axi_arprot[2:0],s00_axi_arvalid,s00_axi_arready,s00_axi_rdata[31:0],s00_axi_rresp[1:0],s00_axi_rvalid,s00_axi_rready";
attribute x_core_info : string;
attribute x_core_info of stub : architecture is "vga_timing_controller_v1_0,Vivado 2018.2";
begin
end;
