{
    "csr_bases": {
        "ctrl": 4026531840,
        "identifier_mem": 4026533888,
        "timer0": 4026535936,
        "uart": 4026537984
    },
    "csr_registers": {
        "ctrl_reset": {
            "addr": 4026531840,
            "size": 1,
            "type": "rw"
        },
        "ctrl_scratch": {
            "addr": 4026531844,
            "size": 1,
            "type": "rw"
        },
        "ctrl_bus_errors": {
            "addr": 4026531848,
            "size": 1,
            "type": "ro"
        },
        "timer0_load": {
            "addr": 4026535936,
            "size": 1,
            "type": "rw"
        },
        "timer0_reload": {
            "addr": 4026535940,
            "size": 1,
            "type": "rw"
        },
        "timer0_en": {
            "addr": 4026535944,
            "size": 1,
            "type": "rw"
        },
        "timer0_update_value": {
            "addr": 4026535948,
            "size": 1,
            "type": "rw"
        },
        "timer0_value": {
            "addr": 4026535952,
            "size": 1,
            "type": "ro"
        },
        "timer0_ev_status": {
            "addr": 4026535956,
            "size": 1,
            "type": "ro"
        },
        "timer0_ev_pending": {
            "addr": 4026535960,
            "size": 1,
            "type": "rw"
        },
        "timer0_ev_enable": {
            "addr": 4026535964,
            "size": 1,
            "type": "rw"
        },
        "uart_rxtx": {
            "addr": 4026537984,
            "size": 1,
            "type": "rw"
        },
        "uart_txfull": {
            "addr": 4026537988,
            "size": 1,
            "type": "ro"
        },
        "uart_rxempty": {
            "addr": 4026537992,
            "size": 1,
            "type": "ro"
        },
        "uart_ev_status": {
            "addr": 4026537996,
            "size": 1,
            "type": "ro"
        },
        "uart_ev_pending": {
            "addr": 4026538000,
            "size": 1,
            "type": "rw"
        },
        "uart_ev_enable": {
            "addr": 4026538004,
            "size": 1,
            "type": "rw"
        },
        "uart_txempty": {
            "addr": 4026538008,
            "size": 1,
            "type": "ro"
        },
        "uart_rxfull": {
            "addr": 4026538012,
            "size": 1,
            "type": "ro"
        }
    },
    "constants": {
        "config_platform_name": "sim",
        "config_clock_frequency": 1000000,
        "config_cpu_has_interrupt": null,
        "config_cpu_reset_addr": 0,
        "config_cpu_has_dcache": null,
        "config_cpu_has_icache": null,
        "config_cpu_type_vexriscv": null,
        "config_cpu_variant_standard": null,
        "config_cpu_family": "riscv",
        "config_cpu_name": "vexriscv",
        "config_cpu_human_name": "vexriscv",
        "config_cpu_nop": "nop",
        "config_main_ram_init": 1,
        "config_identifier": "litex simulation 2025-04-15 21:57:45",
        "rom_boot_address": 1073741824,
        "config_csr_data_width": 32,
        "config_csr_alignment": 32,
        "config_bus_standard": "wishbone",
        "config_bus_data_width": 32,
        "config_bus_address_width": 32,
        "config_bus_bursting": 0,
        "config_cpu_interrupts": 2,
        "timer0_interrupt": 1,
        "uart_interrupt": 0
    },
    "memories": {
        "rom": {
            "base": 0,
            "size": 131072,
            "type": "cached"
        },
        "sram": {
            "base": 268435456,
            "size": 8192,
            "type": "cached"
        },
        "main_ram": {
            "base": 1073741824,
            "size": 65536,
            "type": "cached"
        },
        "csr": {
            "base": 4026531840,
            "size": 65536,
            "type": "io"
        }
    }
}