$date
	Mon Feb  5 16:03:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_clock_divider $end
$scope module clock_divider_0 $end
$var wire 1 ! clk_in $end
$var wire 1 " nrst $end
$var wire 8 # scale [7:0] $end
$var wire 1 $ clk_out $end
$var parameter 32 % WIDTH $end
$var reg 1 & signal_clk_out $end
$var reg 32 ' true_scale [31:0] $end
$var integer 32 ( CONST [31:0] $end
$var integer 32 ) count [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 %
$end
#0
$dumpvars
b0 )
b10 (
bx '
0&
0$
b11 #
1"
0!
$end
#5
b1 )
x$
1!
#10
0$
0!
#11
b110 '
b0 )
0"
#13
1"
#14
b110 #
#15
b1 )
1!
#20
0!
#25
b10 )
1!
#30
0!
#35
1$
b0 )
1&
1!
#40
0!
#45
b1 )
1!
#50
0!
#55
b10 )
1!
#60
0!
#65
0$
b0 )
0&
1!
#70
0!
#75
b1 )
1!
#80
0!
#85
b10 )
1!
#90
0!
#95
1$
b0 )
1&
1!
#100
0!
#105
b1 )
1!
#110
0!
#115
b10 )
1!
#120
0!
#125
0$
b0 )
0&
1!
#130
0!
#135
b1 )
1!
#140
0!
#145
b10 )
1!
#150
0!
#155
1$
b0 )
1&
1!
#160
0!
#164
0$
b1100 '
0&
0"
#165
b1 )
1"
1!
#170
0!
#175
b10 )
1!
#180
0!
#185
b11 )
1!
#190
0!
#195
b100 )
1!
#200
0!
#205
b101 )
1!
#210
0!
#215
1$
b0 )
1&
1!
#220
0!
#225
b1 )
1!
#230
0!
#235
b10 )
1!
#240
0!
#245
b11 )
1!
#250
0!
#255
b100 )
1!
#260
0!
#265
b101 )
1!
#270
0!
#275
0$
b0 )
0&
1!
#280
0!
#285
b1 )
1!
#290
0!
#295
b10 )
1!
#300
0!
#305
b11 )
1!
#310
0!
#315
b100 )
1!
#320
0!
#325
b101 )
1!
#330
0!
#335
1$
b0 )
1&
1!
#340
0!
#345
b1 )
1!
#350
0!
#355
b10 )
1!
#360
0!
#365
b11 )
1!
#370
0!
#375
b100 )
1!
#380
0!
#385
b101 )
1!
#390
0!
#395
0$
b0 )
0&
1!
#400
0!
