
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980517 heartbeat IPC: 3.35512 cumulative IPC: 3.35512 (Simulation time: 0 hr 0 min 48 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362476 heartbeat IPC: 2.95687 cumulative IPC: 3.14343 (Simulation time: 0 hr 1 min 42 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8127058 (Simulation time: 0 hr 2 min 14 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 26271178 heartbeat IPC: 0.502293 cumulative IPC: 0.275571 (Simulation time: 0 hr 2 min 54 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 63625120 heartbeat IPC: 0.267709 cumulative IPC: 0.27028 (Simulation time: 0 hr 4 min 15 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 100213139 heartbeat IPC: 0.273314 cumulative IPC: 0.271485 (Simulation time: 0 hr 5 min 33 sec) 
Finished CPU 0 instructions: 25000000 cycles: 92086099 cumulative IPC: 0.271485 (Simulation time: 0 hr 5 min 33 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.271485 instructions: 25000000 cycles: 92086099
cpu0_DTLB TOTAL     ACCESS:    6314673  HIT:    5877096  MISS:     437577
cpu0_DTLB LOAD      ACCESS:    5889840  HIT:    5609559  MISS:     280281
cpu0_DTLB RFO       ACCESS:     424833  HIT:     267537  MISS:     157296
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3467 cycles
cpu0_ITLB TOTAL     ACCESS:    2383361  HIT:    2383361  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383361  HIT:    2383361  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I LOAD      ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437577  HIT:     432147  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280281  HIT:     275596  MISS:       4685
cpu0_STLB RFO       ACCESS:     157296  HIT:     156551  MISS:        745
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 181.983 cycles
cpu0_L1D TOTAL     ACCESS:    6194600  HIT:    4952415  MISS:    1242185
cpu0_L1D LOAD      ACCESS:    5559100  HIT:    4433310  MISS:    1125790
cpu0_L1D RFO       ACCESS:     630097  HIT:     515652  MISS:     114445
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5403  HIT:       3453  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 132.908 cycles
cpu0_L2C TOTAL     ACCESS:    4337840  HIT:    2884778  MISS:    1453062
cpu0_L2C LOAD      ACCESS:    1125785  HIT:     118361  MISS:    1007424
cpu0_L2C RFO       ACCESS:     114437  HIT:      71878  MISS:      42559
cpu0_L2C PREFETCH  ACCESS:    2747593  HIT:    2348083  MISS:     399510
cpu0_L2C WRITEBACK ACCESS:     348075  HIT:     345088  MISS:       2987
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1368  MISS:        582
cpu0_L2C PREFETCH  REQUESTED:    3301991  ISSUED:    2769554  USEFUL:     330636  USELESS:      68874
cpu0_L2C AVERAGE MISS LATENCY: 116.413 cycles
LLC TOTAL     ACCESS:    1697738  HIT:    1047330  MISS:     650408
LLC LOAD      ACCESS:    1007424  HIT:     417586  MISS:     589838
LLC RFO       ACCESS:      42558  HIT:      16518  MISS:      26040
LLC PREFETCH  ACCESS:     400681  HIT:     367981  MISS:      32700
LLC WRITEBACK ACCESS:     246493  HIT:     244912  MISS:       1581
LLC TRANSLATION ACCESS:        582  HIT:        333  MISS:        249
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 214.337 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      62031  ROW_BUFFER_MISS:     586409
 DBUS AVG_CONGESTED_CYCLE:    3.95484
 WQ ROW_BUFFER_HIT:      37650  ROW_BUFFER_MISS:     170274  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.185
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

