// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "03/05/2025 03:29:03"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module riscv (
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	VGA_BLANK_N,
	VGA_B,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
input 	CLOCK_50;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[3:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	VGA_BLANK_N;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[0]~input_o ;
wire \KEY[3]~input_o ;
wire \KEY[3]~inputCLKENA0_outclk ;
wire \S.START_RENDER~q ;
wire \Selector4~0_combout ;
wire \S.WAIT_RENDER~q ;
wire \Selector5~0_combout ;
wire \Selector6~0_combout ;
wire \rr_start~q ;
wire \rr|S.START~0_combout ;
wire \reset_renderer~q ;
wire \Selector5~1_combout ;
wire \reset_renderer~DUPLICATE_q ;
wire \rr_rst~combout ;
wire \rr|S.START~q ;
wire \rr|Add1~13_sumout ;
wire \rr|Selector63~0_combout ;
wire \rr|WideOr17~combout ;
wire \rr|Add3~5_sumout ;
wire \rr|Selector71~0_combout ;
wire \rr|Add3~6 ;
wire \rr|Add3~13_sumout ;
wire \rr|Selector70~0_combout ;
wire \rr|Add3~14 ;
wire \rr|Add3~9_sumout ;
wire \rr|Selector69~0_combout ;
wire \rr|num_count[2]~DUPLICATE_q ;
wire \rr|Add3~10 ;
wire \rr|Add3~1_sumout ;
wire \rr|Selector68~0_combout ;
wire \rr|Add3~2 ;
wire \rr|Add3~29_sumout ;
wire \rr|Selector67~0_combout ;
wire \rr|Add3~30 ;
wire \rr|Add3~25_sumout ;
wire \rr|Selector66~0_combout ;
wire \rr|Add3~26 ;
wire \rr|Add3~21_sumout ;
wire \rr|Selector65~0_combout ;
wire \rr|Add3~22 ;
wire \rr|Add3~17_sumout ;
wire \rr|Selector64~0_combout ;
wire \rr|LessThan2~0_combout ;
wire \rr|LessThan2~1_combout ;
wire \rr|NS.REG_UPDATE~0_combout ;
wire \rr|S.REG_UPDATE~q ;
wire \rr|WideOr18~0_combout ;
wire \rr|WideOr18~combout ;
wire \rr|Add4~29_sumout ;
wire \rr|Selector79~0_combout ;
wire \rr|Add4~30 ;
wire \rr|Add4~25_sumout ;
wire \rr|Selector78~0_combout ;
wire \rr|Add4~26 ;
wire \rr|Add4~21_sumout ;
wire \rr|Selector77~0_combout ;
wire \rr|Add4~22 ;
wire \rr|Add4~17_sumout ;
wire \rr|Selector76~0_combout ;
wire \rr|Add4~18 ;
wire \rr|Add4~13_sumout ;
wire \rr|Selector75~0_combout ;
wire \rr|reg_count[4]~DUPLICATE_q ;
wire \rr|Add4~14 ;
wire \rr|Add4~9_sumout ;
wire \rr|Selector74~0_combout ;
wire \rr|Add4~10 ;
wire \rr|Add4~5_sumout ;
wire \rr|Selector73~0_combout ;
wire \rr|Add4~6 ;
wire \rr|Add4~1_sumout ;
wire \rr|Selector72~0_combout ;
wire \rr|Selector2~0_combout ;
wire \rr|Selector2~1_combout ;
wire \rr|S.READ_NUM~q ;
wire \rr|S.WRITE_REG~DUPLICATE_q ;
wire \rr|NS.INCR_REG_COUNT~0_combout ;
wire \rr|S.INCR_REG_COUNT~q ;
wire \rr|Selector1~0_combout ;
wire \rr|S.INIT_REG~q ;
wire \rr|S.DONE~0_combout ;
wire \rr|S.DONE~q ;
wire \rr|WideOr13~0_combout ;
wire \rr|WideOr16~combout ;
wire \rr|bg_str_count[0]~DUPLICATE_q ;
wire \rr|Add1~14 ;
wire \rr|Add1~25_sumout ;
wire \rr|Selector62~0_combout ;
wire \rr|Add1~26 ;
wire \rr|Add1~21_sumout ;
wire \rr|Selector61~0_combout ;
wire \rr|bg_str_count[2]~DUPLICATE_q ;
wire \rr|Add1~22 ;
wire \rr|Add1~17_sumout ;
wire \rr|Selector60~0_combout ;
wire \rr|Add1~18 ;
wire \rr|Add1~9_sumout ;
wire \rr|Selector59~0_combout ;
wire \rr|bg_str_count[4]~DUPLICATE_q ;
wire \rr|S.WRITE_BG~q ;
wire \rr|Add1~10 ;
wire \rr|Add1~41_sumout ;
wire \rr|Selector58~0_combout ;
wire \rr|Add1~42 ;
wire \rr|Add1~33_sumout ;
wire \rr|Selector57~0_combout ;
wire \rr|Add1~34 ;
wire \rr|Add1~49_sumout ;
wire \rr|Selector56~0_combout ;
wire \rr|bg_str_count[7]~DUPLICATE_q ;
wire \rr|Add1~50 ;
wire \rr|Add1~5_sumout ;
wire \rr|Selector55~0_combout ;
wire \rr|Add1~6 ;
wire \rr|Add1~37_sumout ;
wire \rr|Selector54~0_combout ;
wire \rr|bg_str_count[9]~DUPLICATE_q ;
wire \rr|Add1~38 ;
wire \rr|Add1~1_sumout ;
wire \rr|Selector53~0_combout ;
wire \rr|bg_str_count[10]~DUPLICATE_q ;
wire \rr|bg_str_count[8]~DUPLICATE_q ;
wire \rr|WideOr5~0_combout ;
wire \rr|bg_str_count[6]~DUPLICATE_q ;
wire \rr|Add1~2 ;
wire \rr|Add1~45_sumout ;
wire \rr|Selector52~0_combout ;
wire \rr|bg_str_count[11]~DUPLICATE_q ;
wire \rr|Add1~46 ;
wire \rr|Add1~29_sumout ;
wire \rr|Selector51~0_combout ;
wire \rr|LessThan0~0_combout ;
wire \rr|LessThan0~1_combout ;
wire \rr|NS.BG_UPDATE~0_combout ;
wire \rr|S.BG_UPDATE~q ;
wire \rr|Selector0~0_combout ;
wire \rr|S.WRITE_BG~DUPLICATE_q ;
wire \rr|WideOr14~0_combout ;
wire \rr|Selector50~0_combout ;
wire \rr|done~q ;
wire \NS.RENDER_DONE~0_combout ;
wire \S.RENDER_DONE~q ;
wire \Selector0~0_combout ;
wire \S.WAIT_ADDR~q ;
wire \Selector1~0_combout ;
wire \S.READ_ADDR~q ;
wire \Selector2~0_combout ;
wire \S.WAIT_DATA~q ;
wire \Selector3~0_combout ;
wire \S.READ_DATA~q ;
wire \NS.WRITE_DATA~0_combout ;
wire \S.WRITE_DATA~q ;
wire \WideOr2~combout ;
wire \WideOr1~combout ;
wire \WideOr0~combout ;
wire \controller|controller|clock|clk_25~0_combout ;
wire \controller|controller|clock|clk_25~q ;
wire \controller|controller|driver|Add0~25_sumout ;
wire \controller|controller|driver|Equal0~0_combout ;
wire \controller|controller|driver|Equal0~1_combout ;
wire \controller|controller|driver|Selector1~0_combout ;
wire \controller|controller|driver|hs.HFRONT~q ;
wire \controller|controller|driver|hcount[7]~1_combout ;
wire \controller|controller|driver|hcount[6]~DUPLICATE_q ;
wire \controller|controller|driver|hcount[7]~0_combout ;
wire \controller|controller|driver|Add0~26 ;
wire \controller|controller|driver|Add0~5_sumout ;
wire \controller|controller|driver|Add0~6 ;
wire \controller|controller|driver|Add0~1_sumout ;
wire \controller|controller|driver|Add0~2 ;
wire \controller|controller|driver|Add0~33_sumout ;
wire \controller|controller|driver|hcount[3]~DUPLICATE_q ;
wire \controller|controller|driver|Add0~34 ;
wire \controller|controller|driver|Add0~17_sumout ;
wire \controller|controller|driver|hcount[4]~DUPLICATE_q ;
wire \controller|controller|driver|Add0~18 ;
wire \controller|controller|driver|Add0~9_sumout ;
wire \controller|controller|driver|Add0~10 ;
wire \controller|controller|driver|Add0~13_sumout ;
wire \controller|controller|driver|Add0~14 ;
wire \controller|controller|driver|Add0~29_sumout ;
wire \controller|controller|driver|hcount[7]~DUPLICATE_q ;
wire \controller|controller|driver|Add0~30 ;
wire \controller|controller|driver|Add0~37_sumout ;
wire \controller|controller|driver|Add0~38 ;
wire \controller|controller|driver|Add0~21_sumout ;
wire \controller|controller|driver|hcount[9]~DUPLICATE_q ;
wire \controller|controller|driver|Equal1~0_combout ;
wire \controller|controller|driver|Equal2~0_combout ;
wire \controller|controller|driver|Selector2~0_combout ;
wire \controller|controller|driver|hs.HSYNC~q ;
wire \controller|controller|driver|Selector3~0_combout ;
wire \controller|controller|driver|hs.HBACK~q ;
wire \controller|controller|driver|Selector0~0_combout ;
wire \controller|controller|driver|hs.HDISP~q ;
wire \controller|controller|driver|hblank~DUPLICATE_q ;
wire \controller|controller|driver|Add1~5_sumout ;
wire \controller|controller|driver|vs.VDISP~DUPLICATE_q ;
wire \controller|controller|driver|Add1~6 ;
wire \controller|controller|driver|Add1~9_sumout ;
wire \controller|controller|driver|Add1~10 ;
wire \controller|controller|driver|Add1~33_sumout ;
wire \controller|controller|driver|vcount[2]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~34 ;
wire \controller|controller|driver|Add1~38 ;
wire \controller|controller|driver|Add1~13_sumout ;
wire \controller|controller|driver|Add1~14 ;
wire \controller|controller|driver|Add1~1_sumout ;
wire \controller|controller|driver|vcount[5]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~2 ;
wire \controller|controller|driver|Add1~17_sumout ;
wire \controller|controller|driver|vcount[6]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~18 ;
wire \controller|controller|driver|Add1~21_sumout ;
wire \controller|controller|driver|vcount[8]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~22 ;
wire \controller|controller|driver|Add1~29_sumout ;
wire \controller|controller|driver|Add1~30 ;
wire \controller|controller|driver|Add1~25_sumout ;
wire \controller|controller|driver|vcount[4]~DUPLICATE_q ;
wire \controller|controller|driver|Equal5~0_combout ;
wire \controller|controller|driver|Equal4~0_combout ;
wire \controller|controller|driver|Selector5~0_combout ;
wire \controller|controller|driver|vs.VFRONT~q ;
wire \controller|controller|driver|Equal7~0_combout ;
wire \controller|controller|driver|vcount[0]~DUPLICATE_q ;
wire \controller|controller|driver|Selector6~0_combout ;
wire \controller|controller|driver|vs.VSYNC~q ;
wire \controller|controller|driver|Selector7~0_combout ;
wire \controller|controller|driver|vs.VBACK~DUPLICATE_q ;
wire \controller|controller|driver|vcount[3]~0_combout ;
wire \controller|controller|driver|Selector0~1_combout ;
wire \controller|controller|driver|Equal4~2_combout ;
wire \controller|controller|driver|vcount[3]~2_combout ;
wire \controller|controller|driver|vcount[3]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~37_sumout ;
wire \controller|controller|driver|Equal4~1_combout ;
wire \controller|controller|driver|Equal5~1_combout ;
wire \controller|controller|driver|vcount[3]~1_combout ;
wire \controller|controller|driver|vs.VBACK~q ;
wire \controller|controller|driver|Selector4~0_combout ;
wire \controller|controller|driver|vs.VDISP~q ;
wire \controller|controller|driver|vblank~q ;
wire \controller|controller|driver|vga_blank~combout ;
wire \controller|controller|driver|y[0]~0_combout ;
wire \controller|controller|driver|y[1]~1_combout ;
wire \controller|controller|driver|y[2]~2_combout ;
wire \controller|WRITE_S.START~feeder_combout ;
wire \controller|WRITE_S.START~q ;
wire \controller|WRITE_S.CHECK~DUPLICATE_q ;
wire \controller|WRITE_S.ITERATE~q ;
wire \controller|WRITE_S.START~DUPLICATE_q ;
wire \controller|Selector0~0_combout ;
wire \controller|WRITE_S.WRITE_DONE~q ;
wire \controller|controller|switch_buffer~DUPLICATE_q ;
wire \controller|Selector1~0_combout ;
wire \controller|WRITE_S.WAIT_SWITCH~q ;
wire \controller|WRITE_NS.WRITE_START~0_combout ;
wire \controller|WRITE_S.WRITE_START~q ;
wire \controller|WideOr4~combout ;
wire \controller|Add1~1_sumout ;
wire \controller|Selector16~0_combout ;
wire \controller|address_count[0]~DUPLICATE_q ;
wire \controller|Add1~2 ;
wire \controller|Add1~5_sumout ;
wire \controller|Selector15~0_combout ;
wire \controller|Add1~6 ;
wire \controller|Add1~9_sumout ;
wire \controller|Selector14~0_combout ;
wire \controller|Add1~10 ;
wire \controller|Add1~13_sumout ;
wire \controller|Selector13~0_combout ;
wire \controller|Add1~14 ;
wire \controller|Add1~17_sumout ;
wire \controller|Selector12~0_combout ;
wire \controller|Add1~18 ;
wire \controller|Add1~21_sumout ;
wire \controller|Selector11~0_combout ;
wire \controller|Add1~22 ;
wire \controller|Add1~25_sumout ;
wire \controller|Selector10~0_combout ;
wire \controller|Equal0~1_combout ;
wire \controller|address_count[7]~DUPLICATE_q ;
wire \controller|Add1~26 ;
wire \controller|Add1~29_sumout ;
wire \controller|Selector9~0_combout ;
wire \controller|Add1~30 ;
wire \controller|Add1~33_sumout ;
wire \controller|Selector8~0_combout ;
wire \controller|Add1~34 ;
wire \controller|Add1~37_sumout ;
wire \controller|Selector7~0_combout ;
wire \controller|Add1~38 ;
wire \controller|Add1~41_sumout ;
wire \controller|Selector6~0_combout ;
wire \controller|Add1~42 ;
wire \controller|Add1~45_sumout ;
wire \controller|Selector5~0_combout ;
wire \controller|Add1~46 ;
wire \controller|Add1~49_sumout ;
wire \controller|Selector4~0_combout ;
wire \controller|address_count[12]~DUPLICATE_q ;
wire \controller|Equal0~0_combout ;
wire \controller|Equal0~2_combout ;
wire \controller|WideOr5~combout ;
wire \controller|Selector20~0_combout ;
wire \controller|delay_count[0]~DUPLICATE_q ;
wire \controller|Selector19~0_combout ;
wire \controller|Selector18~0_combout ;
wire \controller|Selector17~0_combout ;
wire \controller|WRITE_NS.ITERATE~0_combout ;
wire \controller|Selector2~0_combout ;
wire \controller|WRITE_S.DELAY~q ;
wire \controller|WRITE_NS.ITERATE~1_combout ;
wire \controller|WRITE_S.ITERATE~DUPLICATE_q ;
wire \controller|WRITE_NS~0_combout ;
wire \controller|WRITE_S.CHECK~q ;
wire \controller|Selector3~0_combout ;
wire \controller|Selector3~1_combout ;
wire \controller|vga_write_done~q ;
wire \controller|controller|driver|disp_done~0_combout ;
wire \controller|controller|driver|disp_done~q ;
wire \controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout ;
wire \controller|controller|SWITCH_S.SWITCH_BUFFER~q ;
wire \controller|controller|SWITCH_S.RESET~q ;
wire \controller|controller|Selector5~0_combout ;
wire \controller|controller|Selector4~0_combout ;
wire \controller|controller|Selector3~0_combout ;
wire \controller|controller|Selector0~0_combout ;
wire \controller|controller|Selector2~0_combout ;
wire \controller|controller|Selector1~0_combout ;
wire \controller|controller|SWITCH_S.DELAY~q ;
wire \controller|controller|Selector0~1_combout ;
wire \controller|controller|SWITCH_S.WAIT_SIGNAL~q ;
wire \controller|controller|Selector6~0_combout ;
wire \controller|controller|switch_buffer~q ;
wire \controller|controller|buffer|Selector0~0_combout ;
wire \controller|controller|buffer|S.B1_DISP_B2_WRITE~q ;
wire \controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout ;
wire \controller|controller|buffer|S.B2_DISP_B1_WRITE~q ;
wire \controller|controller|buffer|Selector61~0_combout ;
wire \controller|controller|buffer|wren_2~q ;
wire \rr|Selector4~0_combout ;
wire \rr|ascii_write_en~q ;
wire \rr|reg_count[2]~DUPLICATE_q ;
wire \WideOr11~0_combout ;
wire \SW[6]~input_o ;
wire \Selector15~0_combout ;
wire \SW[4]~input_o ;
wire \Selector7~0_combout ;
wire \SW[1]~input_o ;
wire \Selector10~0_combout ;
wire \SW[3]~input_o ;
wire \Selector8~0_combout ;
wire \WideOr0~0_combout ;
wire \Selector22~0_combout ;
wire \rf_w_en~q ;
wire \SW[0]~input_o ;
wire \Selector11~0_combout ;
wire \SW[2]~input_o ;
wire \Selector9~0_combout ;
wire \rf|Decoder0~16_combout ;
wire \rf|data[20][6]~q ;
wire \rf|Decoder0~23_combout ;
wire \rf|data[24][6]~q ;
wire \rf|Decoder0~25_combout ;
wire \rf|data[28][6]~q ;
wire \rf_w_en~DUPLICATE_q ;
wire \rf|Decoder0~15_combout ;
wire \rf|data[16][6]~q ;
wire \rr|Mux2~5_combout ;
wire \rf|Decoder0~18_combout ;
wire \rf|data[21][6]~q ;
wire \rf|Decoder0~24_combout ;
wire \rf|data[25][6]~q ;
wire \rf|data[17][6]~feeder_combout ;
wire \rf|Decoder0~17_combout ;
wire \rf|data[17][6]~q ;
wire \rf|Decoder0~26_combout ;
wire \rf|data[29][6]~q ;
wire \rr|Mux2~6_combout ;
wire \rr|reg_count[1]~DUPLICATE_q ;
wire \rf|Decoder0~19_combout ;
wire \rf|data[18][6]~q ;
wire \rf|Decoder0~27_combout ;
wire \rf|data[26][6]~q ;
wire \rf|Decoder0~20_combout ;
wire \rf|data[22][6]~q ;
wire \rf|Decoder0~29_combout ;
wire \rf|data[30][6]~q ;
wire \rr|Mux2~7_combout ;
wire \rf|Decoder0~21_combout ;
wire \rf|data[19][6]~q ;
wire \rf|Decoder0~22_combout ;
wire \rf|data[23][6]~q ;
wire \rf|Decoder0~28_combout ;
wire \rf|data[27][6]~q ;
wire \rf|Decoder0~30_combout ;
wire \rf|data[31][6]~q ;
wire \rr|Mux2~8_combout ;
wire \rr|Mux2~9_combout ;
wire \Selector19~0_combout ;
wire \rf|data[24][2]~q ;
wire \rf|data[26][2]~q ;
wire \rf|data[25][2]~q ;
wire \rf|data[27][2]~q ;
wire \rr|Mux2~16_combout ;
wire \rf|data[30][2]~q ;
wire \rf|data[28][2]~q ;
wire \rf|data[29][2]~q ;
wire \rf|data[31][2]~q ;
wire \rr|Mux2~18_combout ;
wire \rf|data[21][2]~q ;
wire \rf|data[20][2]~q ;
wire \rf|data[22][2]~q ;
wire \rf|data[23][2]~q ;
wire \rr|Mux2~17_combout ;
wire \rf|data[18][2]~q ;
wire \rf|data[16][2]~q ;
wire \rf|data[19][2]~q ;
wire \rf|data[17][2]~q ;
wire \rr|Mux2~15_combout ;
wire \rr|Mux2~19_combout ;
wire \rf|data[3][2]~feeder_combout ;
wire \rf|Decoder0~11_combout ;
wire \rf|data[3][2]~q ;
wire \rf|Decoder0~7_combout ;
wire \rf|data[1][2]~q ;
wire \rf|Decoder0~3_combout ;
wire \rf|data[2][2]~q ;
wire \rr|Mux2~10_combout ;
wire \rf|Decoder0~8_combout ;
wire \rf|data[9][2]~q ;
wire \rf|data[8][2]~feeder_combout ;
wire \rf|Decoder0~1_combout ;
wire \rf|data[8][2]~q ;
wire \rf|Decoder0~4_combout ;
wire \rf|data[10][2]~q ;
wire \rf|Decoder0~12_combout ;
wire \rf|data[11][2]~q ;
wire \rr|Mux2~11_combout ;
wire \rf|Decoder0~0_combout ;
wire \rf|data[4][2]~q ;
wire \rf|Decoder0~5_combout ;
wire \rf|data[6][2]~q ;
wire \rf|Decoder0~9_combout ;
wire \rf|data[5][2]~q ;
wire \rf|Decoder0~13_combout ;
wire \rf|data[7][2]~q ;
wire \rr|Mux2~12_combout ;
wire \rf|data[13][2]~feeder_combout ;
wire \rf|Decoder0~10_combout ;
wire \rf|data[13][2]~q ;
wire \rf|data[14][2]~feeder_combout ;
wire \rf|Decoder0~6_combout ;
wire \rf|data[14][2]~q ;
wire \rf|Decoder0~2_combout ;
wire \rf|data[12][2]~q ;
wire \rf|Decoder0~14_combout ;
wire \rf|data[15][2]~q ;
wire \rr|Mux2~13_combout ;
wire \rr|Mux2~14_combout ;
wire \rf|data[14][6]~q ;
wire \rf|data[10][6]~q ;
wire \rf|data[6][6]~q ;
wire \rf|data[2][6]~feeder_combout ;
wire \rf|data[2][6]~q ;
wire \rr|Mux2~2_combout ;
wire \rf|data[8][6]~q ;
wire \rf|data[4][6]~feeder_combout ;
wire \rf|data[4][6]~q ;
wire \rf|data[12][6]~q ;
wire \rr|Mux2~0_combout ;
wire \rf|data[9][6]~feeder_combout ;
wire \rf|data[9][6]~q ;
wire \rf|data[5][6]~q ;
wire \rf|data[1][6]~feeder_combout ;
wire \rf|data[1][6]~q ;
wire \rf|data[13][6]~q ;
wire \rr|Mux2~1_combout ;
wire \rf|data[3][6]~feeder_combout ;
wire \rf|data[3][6]~q ;
wire \rf|data[7][6]~q ;
wire \rf|data[11][6]~feeder_combout ;
wire \rf|data[11][6]~q ;
wire \rf|data[15][6]~feeder_combout ;
wire \rf|data[15][6]~q ;
wire \rr|Mux2~3_combout ;
wire \rr|Mux2~4_combout ;
wire \rr|Mux2~20_combout ;
wire \rr|Mux2~21_combout ;
wire \rr|reg_num[0]~2_combout ;
wire \rr|reg_num[1]~0_combout ;
wire \SW[9]~input_o ;
wire \Selector12~0_combout ;
wire \rf|data[4][9]~q ;
wire \rf|data[12][9]~q ;
wire \rf|data[8][9]~q ;
wire \rr|Mux1~0_combout ;
wire \rf|data[1][9]~q ;
wire \rf|data[5][9]~q ;
wire \rf|data[9][9]~q ;
wire \rf|data[13][9]~q ;
wire \rr|Mux1~2_combout ;
wire \rf|data[2][9]~q ;
wire \rf|data[10][9]~feeder_combout ;
wire \rf|data[10][9]~q ;
wire \rf|data[14][9]~q ;
wire \rf|data[6][9]~feeder_combout ;
wire \rf|data[6][9]~q ;
wire \rr|Mux1~1_combout ;
wire \rf|data[7][9]~feeder_combout ;
wire \rf|data[7][9]~q ;
wire \rf|data[11][9]~q ;
wire \rf|data[3][9]~feeder_combout ;
wire \rf|data[3][9]~q ;
wire \rf|data[15][9]~q ;
wire \rr|Mux1~3_combout ;
wire \rr|Mux1~4_combout ;
wire \rr|reg_num[1]~1_combout ;
wire \rf|data[26][9]~q ;
wire \rf|data[18][9]~feeder_combout ;
wire \rf|data[18][9]~q ;
wire \rf|data[24][9]~q ;
wire \rf|data[16][9]~feeder_combout ;
wire \rf|data[16][9]~q ;
wire \rr|Mux1~26_combout ;
wire \rf|data[25][9]~feeder_combout ;
wire \rf|data[25][9]~q ;
wire \rf|data[17][9]~q ;
wire \rf|data[27][9]~q ;
wire \rf|data[19][9]~q ;
wire \rr|Mux1~28_combout ;
wire \rf|data[21][9]~q ;
wire \rf|data[29][9]~q ;
wire \rf|data[31][9]~q ;
wire \rf|data[23][9]~q ;
wire \rr|Mux1~29_combout ;
wire \rf|data[20][9]~q ;
wire \rf|data[22][9]~q ;
wire \rf|data[30][9]~q ;
wire \rf|data[28][9]~q ;
wire \rr|Mux1~27_combout ;
wire \rr|Mux1~30_combout ;
wire \SW[5]~input_o ;
wire \Selector16~0_combout ;
wire \rf|data[1][5]~q ;
wire \Selector20~0_combout ;
wire \rf|data[1][1]~q ;
wire \rr|Mux1~5_combout ;
wire \rf|data[2][5]~feeder_combout ;
wire \rf|data[2][5]~q ;
wire \rf|data[2][1]~q ;
wire \rf|data[3][1]~q ;
wire \rf|data[3][5]~q ;
wire \rr|Mux1~6_combout ;
wire \rf|data[4][5]~feeder_combout ;
wire \rf|data[4][5]~q ;
wire \rf|data[5][1]~feeder_combout ;
wire \rf|data[5][1]~q ;
wire \rf|data[4][1]~q ;
wire \rf|data[5][5]~q ;
wire \rr|Mux1~7_combout ;
wire \rf|data[7][1]~q ;
wire \rf|data[6][1]~feeder_combout ;
wire \rf|data[6][1]~q ;
wire \rf|data[6][5]~q ;
wire \rf|data[7][5]~q ;
wire \rr|Mux1~8_combout ;
wire \rr|Mux1~9_combout ;
wire \rf|data[30][1]~q ;
wire \rf|data[30][5]~q ;
wire \rf|data[31][1]~q ;
wire \rf|data[31][5]~q ;
wire \rr|Mux1~23_combout ;
wire \rf|data[24][5]~feeder_combout ;
wire \rf|data[24][5]~q ;
wire \rf|data[24][1]~feeder_combout ;
wire \rf|data[24][1]~q ;
wire \rf|data[25][1]~feeder_combout ;
wire \rf|data[25][1]~q ;
wire \rf|data[25][5]~q ;
wire \rr|Mux1~20_combout ;
wire \rf|data[26][5]~feeder_combout ;
wire \rf|data[26][5]~q ;
wire \rf|data[27][1]~q ;
wire \rf|data[27][5]~q ;
wire \rf|data[26][1]~q ;
wire \rr|Mux1~22_combout ;
wire \rf|data[29][1]~q ;
wire \rf|data[28][5]~q ;
wire \rf|data[28][1]~q ;
wire \rf|data[29][5]~q ;
wire \rr|Mux1~21_combout ;
wire \rr|Mux1~24_combout ;
wire \rf|data[13][5]~q ;
wire \rf|data[15][1]~q ;
wire \rf|data[13][1]~q ;
wire \rf|data[15][5]~q ;
wire \rr|Mux1~18_combout ;
wire \rf|data[11][1]~q ;
wire \rf|data[9][5]~q ;
wire \rf|data[11][5]~q ;
wire \rf|data[9][1]~q ;
wire \rr|Mux1~17_combout ;
wire \rf|data[10][1]~q ;
wire \rf|data[8][1]~q ;
wire \rf|data[10][5]~q ;
wire \rf|data[8][5]~feeder_combout ;
wire \rf|data[8][5]~q ;
wire \rr|Mux1~15_combout ;
wire \rf|data[14][1]~q ;
wire \rf|data[12][1]~q ;
wire \rf|data[12][5]~feeder_combout ;
wire \rf|data[12][5]~q ;
wire \rf|data[14][5]~q ;
wire \rr|Mux1~16_combout ;
wire \rr|Mux1~19_combout ;
wire \rf|data[16][1]~q ;
wire \rf|data[16][5]~q ;
wire \rf|data[20][5]~q ;
wire \rf|data[20][1]~feeder_combout ;
wire \rf|data[20][1]~q ;
wire \rr|Mux1~10_combout ;
wire \rf|data[18][5]~feeder_combout ;
wire \rf|data[18][5]~q ;
wire \rf|data[18][1]~feeder_combout ;
wire \rf|data[18][1]~q ;
wire \rf|data[22][1]~q ;
wire \rf|data[22][5]~q ;
wire \rr|Mux1~12_combout ;
wire \rf|data[23][1]~q ;
wire \rf|data[19][1]~feeder_combout ;
wire \rf|data[19][1]~q ;
wire \rf|data[19][5]~feeder_combout ;
wire \rf|data[19][5]~q ;
wire \rf|data[23][5]~q ;
wire \rr|Mux1~13_combout ;
wire \rf|data[21][1]~q ;
wire \rf|data[17][5]~feeder_combout ;
wire \rf|data[17][5]~q ;
wire \rf|data[17][1]~feeder_combout ;
wire \rf|data[17][1]~q ;
wire \rf|data[21][5]~q ;
wire \rr|Mux1~11_combout ;
wire \rr|Mux1~14_combout ;
wire \rr|Mux1~25_combout ;
wire \rr|Mux1~31_combout ;
wire \SW[7]~input_o ;
wire \Selector14~0_combout ;
wire \rf|data[23][7]~feeder_combout ;
wire \rf|data[23][7]~q ;
wire \rf|data[19][7]~q ;
wire \rf|data[27][7]~q ;
wire \rf|data[31][7]~q ;
wire \rr|Mux3~13_combout ;
wire \rf|data[16][7]~q ;
wire \rf|data[24][7]~feeder_combout ;
wire \rf|data[24][7]~q ;
wire \rf|data[20][7]~q ;
wire \rf|data[28][7]~q ;
wire \rr|Mux3~10_combout ;
wire \rf|data[25][7]~q ;
wire \rf|data[21][7]~q ;
wire \rf|data[17][7]~q ;
wire \rf|data[29][7]~q ;
wire \rr|Mux3~11_combout ;
wire \rf|data[26][7]~feeder_combout ;
wire \rf|data[26][7]~q ;
wire \rf|data[18][7]~feeder_combout ;
wire \rf|data[18][7]~q ;
wire \rf|data[30][7]~q ;
wire \rf|data[22][7]~q ;
wire \rr|Mux3~12_combout ;
wire \rr|Mux3~14_combout ;
wire \Selector18~0_combout ;
wire \rf|data[21][3]~feeder_combout ;
wire \rf|data[21][3]~q ;
wire \rf|data[20][3]~q ;
wire \rf|data[22][3]~feeder_combout ;
wire \rf|data[22][3]~q ;
wire \rf|data[23][3]~q ;
wire \rr|Mux3~17_combout ;
wire \rf|data[27][3]~q ;
wire \rf|data[24][3]~q ;
wire \rf|data[26][3]~feeder_combout ;
wire \rf|data[26][3]~q ;
wire \rf|data[25][3]~q ;
wire \rr|Mux3~16_combout ;
wire \rf|data[29][3]~q ;
wire \rf|data[28][3]~q ;
wire \rf|data[30][3]~q ;
wire \rf|data[31][3]~q ;
wire \rr|Mux3~18_combout ;
wire \rf|data[18][3]~feeder_combout ;
wire \rf|data[18][3]~q ;
wire \rf|data[16][3]~q ;
wire \rf|data[19][3]~q ;
wire \rf|data[17][3]~feeder_combout ;
wire \rf|data[17][3]~q ;
wire \rr|Mux3~15_combout ;
wire \rr|Mux3~19_combout ;
wire \rf|data[8][3]~q ;
wire \rf|data[9][3]~q ;
wire \rf|data[10][3]~feeder_combout ;
wire \rf|data[10][3]~q ;
wire \rf|data[11][3]~q ;
wire \rr|Mux3~6_combout ;
wire \rf|data[1][3]~q ;
wire \rf|data[3][3]~feeder_combout ;
wire \rf|data[3][3]~q ;
wire \rf|data[2][3]~q ;
wire \rr|Mux3~5_combout ;
wire \rf|data[13][3]~q ;
wire \rf|data[15][3]~feeder_combout ;
wire \rf|data[15][3]~q ;
wire \rf|data[12][3]~feeder_combout ;
wire \rf|data[12][3]~q ;
wire \rf|data[14][3]~feeder_combout ;
wire \rf|data[14][3]~q ;
wire \rr|Mux3~8_combout ;
wire \rf|data[5][3]~q ;
wire \rf|data[6][3]~feeder_combout ;
wire \rf|data[6][3]~q ;
wire \rf|data[4][3]~feeder_combout ;
wire \rf|data[4][3]~q ;
wire \rf|data[7][3]~q ;
wire \rr|Mux3~7_combout ;
wire \rr|Mux3~9_combout ;
wire \rf|data[1][7]~q ;
wire \rf|data[9][7]~q ;
wire \rf|data[13][7]~q ;
wire \rf|data[5][7]~q ;
wire \rr|Mux3~1_combout ;
wire \rf|data[4][7]~q ;
wire \rf|data[12][7]~q ;
wire \rf|data[8][7]~q ;
wire \rr|Mux3~0_combout ;
wire \rf|data[3][7]~q ;
wire \rf|data[11][7]~q ;
wire \rf|data[7][7]~q ;
wire \rf|data[15][7]~q ;
wire \rr|Mux3~3_combout ;
wire \rf|data[10][7]~q ;
wire \rf|data[2][7]~q ;
wire \rf|data[6][7]~q ;
wire \rf|data[14][7]~q ;
wire \rr|Mux3~2_combout ;
wire \rr|Mux3~4_combout ;
wire \rr|Mux3~20_combout ;
wire \rr|Mux3~21_combout ;
wire \SW[8]~input_o ;
wire \Selector13~0_combout ;
wire \rf|data[23][8]~feeder_combout ;
wire \rf|data[23][8]~q ;
wire \rf|data[21][8]~q ;
wire \rf|data[31][8]~q ;
wire \rf|data[29][8]~feeder_combout ;
wire \rf|data[29][8]~q ;
wire \rr|Mux0~29_combout ;
wire \rf|data[16][8]~feeder_combout ;
wire \rf|data[16][8]~q ;
wire \rf|data[26][8]~q ;
wire \rf|data[18][8]~q ;
wire \rf|data[24][8]~q ;
wire \rr|Mux0~26_combout ;
wire \rf|data[22][8]~q ;
wire \rf|data[28][8]~q ;
wire \rf|data[20][8]~feeder_combout ;
wire \rf|data[20][8]~q ;
wire \rf|data[30][8]~q ;
wire \rr|Mux0~27_combout ;
wire \rf|data[25][8]~q ;
wire \rf|data[17][8]~q ;
wire \rf|data[19][8]~feeder_combout ;
wire \rf|data[19][8]~q ;
wire \rf|data[27][8]~q ;
wire \rr|Mux0~28_combout ;
wire \rr|Mux0~30_combout ;
wire \rf|data[2][8]~q ;
wire \rf|data[6][8]~q ;
wire \rf|data[14][8]~q ;
wire \rf|data[10][8]~q ;
wire \rr|Mux0~1_combout ;
wire \rf|data[5][8]~q ;
wire \rf|data[1][8]~q ;
wire \rf|data[13][8]~q ;
wire \rf|data[9][8]~q ;
wire \rr|Mux0~2_combout ;
wire \rf|data[7][8]~q ;
wire \rf|data[3][8]~q ;
wire \rf|data[15][8]~q ;
wire \rf|data[11][8]~q ;
wire \rr|Mux0~3_combout ;
wire \rf|data[8][8]~q ;
wire \rf|data[4][8]~q ;
wire \rf|data[12][8]~q ;
wire \rr|Mux0~0_combout ;
wire \rr|Mux0~4_combout ;
wire \Selector17~0_combout ;
wire \rf|data[26][4]~q ;
wire \Selector21~0_combout ;
wire \rf|data[26][0]~q ;
wire \rf|data[27][0]~q ;
wire \rf|data[27][4]~q ;
wire \rr|Mux0~22_combout ;
wire \rf|data[30][4]~q ;
wire \rf|data[31][0]~q ;
wire \rf|data[30][0]~q ;
wire \rf|data[31][4]~q ;
wire \rr|Mux0~23_combout ;
wire \rf|data[25][0]~feeder_combout ;
wire \rf|data[25][0]~q ;
wire \rf|data[25][4]~feeder_combout ;
wire \rf|data[25][4]~q ;
wire \rf|data[24][4]~feeder_combout ;
wire \rf|data[24][4]~q ;
wire \rf|data[24][0]~feeder_combout ;
wire \rf|data[24][0]~q ;
wire \rr|Mux0~20_combout ;
wire \rf|data[28][4]~q ;
wire \rf|data[28][0]~q ;
wire \rf|data[29][0]~q ;
wire \rf|data[29][4]~q ;
wire \rr|Mux0~21_combout ;
wire \rr|Mux0~24_combout ;
wire \rf|data[1][0]~q ;
wire \rf|data[1][4]~q ;
wire \rr|Mux0~5_combout ;
wire \rf|data[6][4]~feeder_combout ;
wire \rf|data[6][4]~q ;
wire \rf|data[7][0]~feeder_combout ;
wire \rf|data[7][0]~q ;
wire \rf|data[7][4]~q ;
wire \rf|data[6][0]~feeder_combout ;
wire \rf|data[6][0]~q ;
wire \rr|Mux0~8_combout ;
wire \rf|data[5][0]~feeder_combout ;
wire \rf|data[5][0]~q ;
wire \rf|data[4][4]~feeder_combout ;
wire \rf|data[4][4]~q ;
wire \rf|data[5][4]~feeder_combout ;
wire \rf|data[5][4]~q ;
wire \rf|data[4][0]~feeder_combout ;
wire \rf|data[4][0]~q ;
wire \rr|Mux0~7_combout ;
wire \rf|data[2][0]~q ;
wire \rf|data[3][0]~feeder_combout ;
wire \rf|data[3][0]~q ;
wire \rf|data[3][4]~q ;
wire \rf|data[2][4]~q ;
wire \rr|Mux0~6_combout ;
wire \rr|Mux0~9_combout ;
wire \rf|data[12][4]~q ;
wire \rf|data[12][0]~feeder_combout ;
wire \rf|data[12][0]~q ;
wire \rf|data[14][4]~q ;
wire \rf|data[14][0]~feeder_combout ;
wire \rf|data[14][0]~q ;
wire \rr|Mux0~16_combout ;
wire \rf|data[10][0]~q ;
wire \rf|data[8][0]~feeder_combout ;
wire \rf|data[8][0]~q ;
wire \rf|data[10][4]~q ;
wire \rf|data[8][4]~feeder_combout ;
wire \rf|data[8][4]~q ;
wire \rr|Mux0~15_combout ;
wire \rf|data[13][0]~q ;
wire \rf|data[13][4]~q ;
wire \rf|data[15][0]~feeder_combout ;
wire \rf|data[15][0]~q ;
wire \rf|data[15][4]~q ;
wire \rr|Mux0~18_combout ;
wire \rf|data[11][0]~q ;
wire \rf|data[9][0]~q ;
wire \rf|data[11][4]~q ;
wire \rf|data[9][4]~q ;
wire \rr|Mux0~17_combout ;
wire \rr|Mux0~19_combout ;
wire \rf|data[18][4]~q ;
wire \rf|data[18][0]~q ;
wire \rf|data[22][0]~q ;
wire \rf|data[22][4]~q ;
wire \rr|Mux0~12_combout ;
wire \rf|data[19][0]~feeder_combout ;
wire \rf|data[19][0]~q ;
wire \rf|data[19][4]~feeder_combout ;
wire \rf|data[19][4]~q ;
wire \rf|data[23][0]~q ;
wire \rf|data[23][4]~q ;
wire \rr|Mux0~13_combout ;
wire \rf|data[16][4]~q ;
wire \rf|data[16][0]~q ;
wire \rf|data[20][4]~q ;
wire \rf|data[20][0]~feeder_combout ;
wire \rf|data[20][0]~q ;
wire \rr|Mux0~10_combout ;
wire \rf|data[17][0]~feeder_combout ;
wire \rf|data[17][0]~q ;
wire \rf|data[21][0]~q ;
wire \rf|data[17][4]~q ;
wire \rf|data[21][4]~q ;
wire \rr|Mux0~11_combout ;
wire \rr|Mux0~14_combout ;
wire \rr|Mux0~25_combout ;
wire \rr|Mux0~31_combout ;
wire \rr|hex|WideOr3~0_combout ;
wire \rr|S.WRITE_REG~q ;
wire \rr|bg_str_count[5]~DUPLICATE_q ;
wire \rr|WideOr4~7_combout ;
wire \rr|WideOr4~6_combout ;
wire \rr|WideOr4~54_combout ;
wire \rr|WideOr4~8_combout ;
wire \rr|WideOr4~43_combout ;
wire \rr|WideOr5~8_combout ;
wire \rr|bg_str_count[3]~DUPLICATE_q ;
wire \rr|WideOr4~45_combout ;
wire \rr|WideOr4~46_combout ;
wire \rr|bg_str_count[1]~DUPLICATE_q ;
wire \rr|WideOr4~22_combout ;
wire \rr|WideOr4~52_combout ;
wire \rr|WideOr4~51_combout ;
wire \rr|WideOr4~40_combout ;
wire \rr|WideOr4~42_combout ;
wire \rr|WideOr4~41_combout ;
wire \rr|WideOr4~44_combout ;
wire \rr|WideOr4~47_combout ;
wire \rr|WideOr4~18_combout ;
wire \rr|WideOr4~16_combout ;
wire \rr|WideOr4~14_combout ;
wire \rr|WideOr4~13_combout ;
wire \rr|WideOr4~15_combout ;
wire \rr|WideOr4~17_combout ;
wire \rr|WideOr4~33_combout ;
wire \rr|WideOr4~32_combout ;
wire \rr|WideOr4~34_combout ;
wire \rr|WideOr4~48_combout ;
wire \rr|WideOr4~31_combout ;
wire \rr|WideOr4~29_combout ;
wire \rr|WideOr4~49_combout ;
wire \rr|WideOr4~30_combout ;
wire \rr|WideOr4~5_combout ;
wire \rr|WideOr4~50_combout ;
wire \rr|WideOr4~35_combout ;
wire \rr|WideOr4~39_combout ;
wire \rr|WideOr4~9_combout ;
wire \rr|WideOr4~27_combout ;
wire \rr|WideOr4~24_combout ;
wire \rr|WideOr4~23_combout ;
wire \rr|WideOr4~53_combout ;
wire \rr|WideOr4~25_combout ;
wire \rr|WideOr4~26_combout ;
wire \rr|WideOr4~28_combout ;
wire \rr|WideOr4~0_combout ;
wire \rr|Selector12~0_combout ;
wire \rr|Selector12~1_combout ;
wire \rr|Add0~1_sumout ;
wire \rr|Equal0~0_combout ;
wire \rr|Equal0~1_combout ;
wire \rr|Selector49~0_combout ;
wire \rr|ascii_write_address[2]~0_combout ;
wire \rr|ascii_write_address[1]~DUPLICATE_q ;
wire \rr|Add0~2 ;
wire \rr|Add0~5_sumout ;
wire \rr|Selector48~0_combout ;
wire \rr|Add0~6 ;
wire \rr|Add0~9_sumout ;
wire \rr|Selector47~0_combout ;
wire \rr|Add0~10 ;
wire \rr|Add0~13_sumout ;
wire \rr|Add2~1_sumout ;
wire \rr|Selector46~0_combout ;
wire \rr|ascii_write_address[4]~DUPLICATE_q ;
wire \rr|Add2~2 ;
wire \rr|Add2~5_sumout ;
wire \rr|Add0~14 ;
wire \rr|Add0~17_sumout ;
wire \rr|Selector45~0_combout ;
wire \rr|ascii_write_address[5]~DUPLICATE_q ;
wire \rr|Add0~18 ;
wire \rr|Add0~21_sumout ;
wire \rr|Add2~6 ;
wire \rr|Add2~9_sumout ;
wire \rr|Selector44~0_combout ;
wire \rr|ascii_write_address[6]~DUPLICATE_q ;
wire \rr|Add0~22 ;
wire \rr|Add0~25_sumout ;
wire \rr|Add2~10 ;
wire \rr|Add2~13_sumout ;
wire \rr|Selector43~0_combout ;
wire \rr|Add2~14 ;
wire \rr|Add2~17_sumout ;
wire \rr|Add0~26 ;
wire \rr|Add0~29_sumout ;
wire \rr|Selector42~0_combout ;
wire \rr|Add2~18 ;
wire \rr|Add2~21_sumout ;
wire \rr|ascii_write_address[8]~DUPLICATE_q ;
wire \rr|Add0~30 ;
wire \rr|Add0~33_sumout ;
wire \rr|Selector41~0_combout ;
wire \rr|Add2~22 ;
wire \rr|Add2~25_sumout ;
wire \rr|Add0~34 ;
wire \rr|Add0~37_sumout ;
wire \rr|Selector40~0_combout ;
wire \rr|ascii_write_address[10]~DUPLICATE_q ;
wire \rr|Add2~26 ;
wire \rr|Add2~29_sumout ;
wire \rr|Add0~38 ;
wire \rr|Add0~41_sumout ;
wire \rr|Selector39~0_combout ;
wire \rr|Add2~30 ;
wire \rr|Add2~33_sumout ;
wire \rr|Add0~42 ;
wire \rr|Add0~45_sumout ;
wire \rr|Selector38~0_combout ;
wire \rr|Add2~34 ;
wire \rr|Add2~37_sumout ;
wire \rr|Add0~46 ;
wire \rr|Add0~49_sumout ;
wire \rr|Selector37~0_combout ;
wire \controller|controller|buffer|data_in_2[24]~feeder_combout ;
wire \controller|controller|buffer|data_in_2[0]~0_combout ;
wire \controller|controller|driver|x[3]~2_combout ;
wire \controller|controller|buffer|address_2[0]~feeder_combout ;
wire \controller|controller|buffer|read_data[0]~0_combout ;
wire \controller|controller|driver|x[4]~3_combout ;
wire \controller|controller|buffer|address_2[1]~feeder_combout ;
wire \controller|controller|driver|x[5]~4_combout ;
wire \controller|controller|buffer|address_2[2]~feeder_combout ;
wire \controller|controller|driver|x[6]~5_combout ;
wire \controller|controller|buffer|address_2[3]~feeder_combout ;
wire \controller|controller|Add0~1_sumout ;
wire \controller|controller|Add0~2 ;
wire \controller|controller|Add0~5_sumout ;
wire \controller|controller|Add1~1_sumout ;
wire \controller|controller|Add0~6 ;
wire \controller|controller|Add0~9_sumout ;
wire \controller|controller|Add1~2 ;
wire \controller|controller|Add1~5_sumout ;
wire \controller|controller|Add0~10 ;
wire \controller|controller|Add0~13_sumout ;
wire \controller|controller|Add1~6 ;
wire \controller|controller|Add1~9_sumout ;
wire \controller|controller|Add0~14 ;
wire \controller|controller|Add0~17_sumout ;
wire \controller|controller|Add1~10 ;
wire \controller|controller|Add1~13_sumout ;
wire \controller|controller|Add0~18 ;
wire \controller|controller|Add0~21_sumout ;
wire \controller|controller|Add1~14 ;
wire \controller|controller|Add1~17_sumout ;
wire \controller|controller|Add0~22 ;
wire \controller|controller|Add0~25_sumout ;
wire \controller|controller|Add1~18 ;
wire \controller|controller|Add1~21_sumout ;
wire \controller|controller|Add0~26 ;
wire \controller|controller|Add0~29_sumout ;
wire \controller|controller|Add0~30 ;
wire \controller|controller|Add0~33_sumout ;
wire \controller|controller|buffer|read_data[24]~feeder_combout ;
wire \controller|controller|buffer|wren_1~feeder_combout ;
wire \controller|controller|buffer|wren_1~q ;
wire \controller|controller|buffer|Selector47~0_combout ;
wire \controller|controller|buffer|wren_1~DUPLICATE_q ;
wire \controller|controller|buffer|data_in_1[24]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[0]~0_combout ;
wire \controller|controller|buffer|address_1[0]~feeder_combout ;
wire \controller|controller|buffer|address_1[1]~feeder_combout ;
wire \controller|controller|buffer|address_1[2]~feeder_combout ;
wire \controller|controller|buffer|address_1[3]~feeder_combout ;
wire \controller|controller|buffer|address_1[4]~feeder_combout ;
wire \controller|controller|buffer|address_1[5]~feeder_combout ;
wire \controller|controller|buffer|address_1[6]~feeder_combout ;
wire \controller|controller|buffer|address_1[7]~feeder_combout ;
wire \controller|controller|buffer|address_1[8]~feeder_combout ;
wire \controller|controller|buffer|address_1[9]~feeder_combout ;
wire \controller|controller|buffer|address_1[10]~feeder_combout ;
wire \controller|controller|buffer|address_1[11]~feeder_combout ;
wire \controller|controller|buffer|address_1[12]~feeder_combout ;
wire \rr|hex|WideOr2~0_combout ;
wire \rr|WideOr4~4_combout ;
wire \rr|WideOr5~27_combout ;
wire \rr|WideOr5~26_combout ;
wire \rr|WideOr5~28_combout ;
wire \rr|WideOr5~54_combout ;
wire \rr|WideOr5~55_combout ;
wire \rr|WideOr5~111_combout ;
wire \rr|WideOr5~35_combout ;
wire \rr|WideOr5~34_combout ;
wire \rr|WideOr5~36_combout ;
wire \rr|WideOr5~33_combout ;
wire \rr|WideOr5~37_combout ;
wire \rr|WideOr5~38_combout ;
wire \rr|WideOr5~31_combout ;
wire \rr|WideOr5~30_combout ;
wire \rr|WideOr5~29_combout ;
wire \rr|WideOr5~32_combout ;
wire \rr|WideOr5~84_combout ;
wire \rr|WideOr5~85_combout ;
wire \rr|WideOr5~83_combout ;
wire \rr|WideOr5~105_combout ;
wire \rr|WideOr5~104_combout ;
wire \rr|WideOr5~103_combout ;
wire \rr|WideOr5~106_combout ;
wire \rr|WideOr5~86_combout ;
wire \rr|WideOr5~90_combout ;
wire \rr|WideOr5~49_combout ;
wire \rr|WideOr5~43_combout ;
wire \rr|WideOr10~0_combout ;
wire \rr|WideOr5~47_combout ;
wire \rr|WideOr5~46_combout ;
wire \rr|WideOr5~39_combout ;
wire \rr|WideOr5~40_combout ;
wire \rr|WideOr5~41_combout ;
wire \rr|WideOr5~42_combout ;
wire \rr|WideOr5~4_combout ;
wire \rr|WideOr5~44_combout ;
wire \rr|WideOr5~45_combout ;
wire \rr|WideOr5~48_combout ;
wire \rr|WideOr5~53_combout ;
wire \rr|WideOr5~75_combout ;
wire \rr|WideOr5~82_combout ;
wire \rr|WideOr5~76_combout ;
wire \rr|WideOr5~99_combout ;
wire \rr|WideOr5~102_combout ;
wire \rr|WideOr5~100_combout ;
wire \rr|WideOr5~101_combout ;
wire \rr|WideOr5~78_combout ;
wire \rr|WideOr5~77_combout ;
wire \rr|WideOr5~21_combout ;
wire \rr|WideOr5~67_combout ;
wire \rr|WideOr5~68_combout ;
wire \rr|WideOr5~74_combout ;
wire \rr|WideOr5~95_combout ;
wire \rr|WideOr5~98_combout ;
wire \rr|WideOr5~96_combout ;
wire \rr|WideOr5~97_combout ;
wire \rr|WideOr5~70_combout ;
wire \rr|WideOr5~69_combout ;
wire \rr|WideOr5~17_combout ;
wire \rr|WideOr5~59_combout ;
wire \rr|WideOr5~61_combout ;
wire \rr|WideOr5~60_combout ;
wire \rr|WideOr5~92_combout ;
wire \rr|WideOr5~93_combout ;
wire \rr|WideOr5~91_combout ;
wire \rr|WideOr5~94_combout ;
wire \rr|WideOr5~62_combout ;
wire \rr|WideOr5~66_combout ;
wire \rr|WideOr5~13_combout ;
wire \rr|WideOr5~1_combout ;
wire \rr|WideOr5~6_combout ;
wire \rr|WideOr5~7_combout ;
wire \rr|WideOr5~2_combout ;
wire \rr|WideOr5~3_combout ;
wire \rr|WideOr5~5_combout ;
wire \rr|WideOr5~10_combout ;
wire \rr|WideOr5~9_combout ;
wire \rr|WideOr5~11_combout ;
wire \rr|WideOr5~12_combout ;
wire \rr|WideOr5~25_combout ;
wire \rr|WideOr5~56_combout ;
wire \rr|Selector11~0_combout ;
wire \controller|controller|buffer|read_data[25]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[25]~feeder_combout ;
wire \rr|Selector10~0_combout ;
wire \rr|WideOr6~30_combout ;
wire \rr|WideOr6~32_combout ;
wire \rr|WideOr6~6_combout ;
wire \rr|WideOr6~31_combout ;
wire \rr|WideOr6~33_combout ;
wire \rr|WideOr6~34_combout ;
wire \rr|WideOr6~21_combout ;
wire \rr|WideOr6~27_combout ;
wire \rr|WideOr6~28_combout ;
wire \rr|WideOr6~36_combout ;
wire \rr|WideOr6~5_combout ;
wire \rr|WideOr6~37_combout ;
wire \rr|WideOr6~38_combout ;
wire \rr|WideOr6~39_combout ;
wire \rr|WideOr6~35_combout ;
wire \rr|WideOr6~40_combout ;
wire \rr|WideOr6~23_combout ;
wire \rr|WideOr6~29_combout ;
wire \rr|WideOr6~53_combout ;
wire \rr|WideOr6~41_combout ;
wire \rr|WideOr6~10_combout ;
wire \rr|WideOr6~11_combout ;
wire \rr|WideOr6~12_combout ;
wire \rr|WideOr6~9_combout ;
wire \rr|WideOr6~13_combout ;
wire \rr|WideOr6~14_combout ;
wire \rr|WideOr6~15_combout ;
wire \rr|WideOr6~7_combout ;
wire \rr|WideOr6~0_combout ;
wire \rr|WideOr6~1_combout ;
wire \rr|WideOr6~2_combout ;
wire \rr|WideOr5~57_combout ;
wire \rr|WideOr6~3_combout ;
wire \rr|WideOr6~4_combout ;
wire \rr|WideOr6~8_combout ;
wire \rr|WideOr6~47_combout ;
wire \rr|WideOr6~50_combout ;
wire \rr|WideOr6~48_combout ;
wire \rr|WideOr6~49_combout ;
wire \rr|WideOr6~43_combout ;
wire \rr|WideOr6~52_combout ;
wire \rr|WideOr5~58_combout ;
wire \rr|WideOr6~42_combout ;
wire \rr|WideOr6~51_combout ;
wire \rr|WideOr6~16_combout ;
wire \rr|WideOr6~22_combout ;
wire \rr|WideOr6~24_combout ;
wire \rr|WideOr6~61_combout ;
wire \rr|WideOr6~20_combout ;
wire \rr|WideOr6~57_combout ;
wire \rr|WideOr6~25_combout ;
wire \rr|WideOr6~26_combout ;
wire \rr|Selector10~1_combout ;
wire \controller|controller|buffer|read_data[26]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[26]~feeder_combout ;
wire \rr|Selector9~1_combout ;
wire \rr|Selector9~2_combout ;
wire \rr|WideOr7~19_combout ;
wire \rr|WideOr7~30_combout ;
wire \rr|WideOr7~46_combout ;
wire \rr|WideOr7~83_combout ;
wire \rr|WideOr7~84_combout ;
wire \rr|WideOr7~85_combout ;
wire \rr|WideOr7~47_combout ;
wire \rr|WideOr7~51_combout ;
wire \rr|WideOr7~0_combout ;
wire \rr|WideOr7~52_combout ;
wire \rr|WideOr7~100_combout ;
wire \rr|WideOr7~53_combout ;
wire \rr|WideOr7~86_combout ;
wire \rr|WideOr7~88_combout ;
wire \rr|WideOr7~87_combout ;
wire \rr|WideOr7~89_combout ;
wire \rr|WideOr7~54_combout ;
wire \rr|WideOr7~58_combout ;
wire \rr|WideOr7~4_combout ;
wire \rr|WideOr7~12_combout ;
wire \rr|WideOr7~64_combout ;
wire \rr|WideOr7~14_combout ;
wire \rr|WideOr5~109_combout ;
wire \rr|WideOr5~107_combout ;
wire \rr|WideOr5~108_combout ;
wire \rr|WideOr7~60_combout ;
wire \rr|WideOr7~59_combout ;
wire \rr|WideOr7~8_combout ;
wire \rr|WideOr7~15_combout ;
wire \rr|WideOr7~16_combout ;
wire \rr|WideOr7~17_combout ;
wire \rr|WideOr7~13_combout ;
wire \rr|WideOr7~105_combout ;
wire \rr|WideOr7~18_combout ;
wire \rr|WideOr7~75_combout ;
wire \rr|WideOr7~82_combout ;
wire \rr|WideOr7~94_combout ;
wire \rr|WideOr7~97_combout ;
wire \rr|WideOr7~95_combout ;
wire \rr|WideOr7~96_combout ;
wire \rr|WideOr7~78_combout ;
wire \rr|WideOr7~76_combout ;
wire \rr|WideOr7~77_combout ;
wire \rr|WideOr7~39_combout ;
wire \rr|WideOr7~65_combout ;
wire \rr|WideOr7~66_combout ;
wire \rr|WideOr7~98_combout ;
wire \rr|WideOr7~93_combout ;
wire \rr|WideOr7~91_combout ;
wire \rr|WideOr7~90_combout ;
wire \rr|WideOr7~92_combout ;
wire \rr|WideOr7~67_combout ;
wire \rr|WideOr7~99_combout ;
wire \rr|WideOr7~31_combout ;
wire \rr|WideOr5~110_combout ;
wire \rr|WideOr7~71_combout ;
wire \rr|WideOr7~35_combout ;
wire \rr|WideOr7~28_combout ;
wire \rr|WideOr7~27_combout ;
wire \rr|WideOr7~29_combout ;
wire \rr|WideOr7~20_combout ;
wire \rr|WideOr7~21_combout ;
wire \rr|WideOr7~22_combout ;
wire \rr|WideOr7~25_combout ;
wire \rr|WideOr7~23_combout ;
wire \rr|WideOr7~24_combout ;
wire \rr|WideOr7~26_combout ;
wire \rr|WideOr7~101_combout ;
wire \rr|WideOr7~43_combout ;
wire \rr|Selector9~0_combout ;
wire \controller|controller|buffer|data_in_2[27]~feeder_combout ;
wire \controller|controller|buffer|read_data[27]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[27]~feeder_combout ;
wire \rr|Selector7~0_combout ;
wire \rr|WideOr8~18_combout ;
wire \rr|WideOr8~19_combout ;
wire \rr|WideOr8~14_combout ;
wire \rr|WideOr8~16_combout ;
wire \rr|WideOr8~15_combout ;
wire \rr|WideOr8~17_combout ;
wire \rr|WideOr8~20_combout ;
wire \rr|WideOr8~33_combout ;
wire \rr|WideOr8~36_combout ;
wire \rr|WideOr8~29_combout ;
wire \rr|WideOr8~34_combout ;
wire \rr|WideOr8~30_combout ;
wire \rr|WideOr8~31_combout ;
wire \rr|WideOr8~32_combout ;
wire \rr|WideOr8~35_combout ;
wire \rr|WideOr8~37_combout ;
wire \rr|WideOr8~24_combout ;
wire \rr|WideOr8~25_combout ;
wire \rr|WideOr8~26_combout ;
wire \rr|WideOr8~27_combout ;
wire \rr|WideOr8~21_combout ;
wire \rr|WideOr8~22_combout ;
wire \rr|WideOr8~23_combout ;
wire \rr|WideOr8~28_combout ;
wire \rr|WideOr8~6_combout ;
wire \rr|WideOr8~7_combout ;
wire \rr|WideOr8~8_combout ;
wire \rr|WideOr8~9_combout ;
wire \rr|WideOr8~11_combout ;
wire \rr|WideOr8~10_combout ;
wire \rr|WideOr8~12_combout ;
wire \rr|WideOr7~45_combout ;
wire \rr|WideOr7~44_combout ;
wire \rr|WideOr8~2_combout ;
wire \rr|WideOr8~0_combout ;
wire \rr|WideOr8~3_combout ;
wire \rr|WideOr8~4_combout ;
wire \rr|WideOr8~1_combout ;
wire \rr|WideOr8~5_combout ;
wire \rr|WideOr8~13_combout ;
wire \rr|WideOr8~38_combout ;
wire \rr|Selector8~0_combout ;
wire \rr|WideOr8~45_combout ;
wire \rr|WideOr8~47_combout ;
wire \rr|WideOr8~48_combout ;
wire \rr|WideOr8~46_combout ;
wire \rr|WideOr8~39_combout ;
wire \rr|WideOr8~40_combout ;
wire \rr|WideOr8~43_combout ;
wire \rr|WideOr8~41_combout ;
wire \rr|WideOr8~42_combout ;
wire \rr|WideOr8~44_combout ;
wire \rr|WideOr8~49_combout ;
wire \rr|Selector8~1_combout ;
wire \controller|controller|buffer|read_data[28]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[28]~feeder_combout ;
wire \rr|WideOr9~0_combout ;
wire \rr|WideOr9~1_combout ;
wire \rr|WideOr9~2_combout ;
wire \rr|WideOr9~3_combout ;
wire \rr|WideOr9~40_combout ;
wire \rr|WideOr9~14_combout ;
wire \rr|WideOr9~15_combout ;
wire \rr|WideOr9~12_combout ;
wire \rr|WideOr9~13_combout ;
wire \rr|WideOr9~10_combout ;
wire \rr|WideOr9~9_combout ;
wire \rr|WideOr9~11_combout ;
wire \rr|WideOr9~36_combout ;
wire \rr|WideOr9~16_combout ;
wire \rr|WideOr9~4_combout ;
wire \rr|WideOr9~5_combout ;
wire \rr|WideOr9~6_combout ;
wire \rr|WideOr9~7_combout ;
wire \rr|WideOr9~8_combout ;
wire \rr|WideOr9~17_combout ;
wire \rr|WideOr9~31_combout ;
wire \rr|WideOr9~18_combout ;
wire \rr|WideOr9~19_combout ;
wire \rr|WideOr9~21_combout ;
wire \rr|WideOr9~22_combout ;
wire \rr|WideOr9~20_combout ;
wire \rr|WideOr9~25_combout ;
wire \rr|WideOr9~26_combout ;
wire \rr|WideOr9~24_combout ;
wire \rr|WideOr9~27_combout ;
wire \rr|WideOr9~28_combout ;
wire \rr|WideOr9~23_combout ;
wire \rr|WideOr9~29_combout ;
wire \rr|WideOr9~30_combout ;
wire \rr|WideOr9~32_combout ;
wire \rr|Selector7~1_combout ;
wire \rr|Selector7~2_combout ;
wire \controller|controller|buffer|read_data[29]~feeder_combout ;
wire \rr|WideOr10~54_combout ;
wire \rr|WideOr10~55_combout ;
wire \rr|WideOr10~44_combout ;
wire \rr|WideOr10~45_combout ;
wire \rr|WideOr10~22_combout ;
wire \rr|WideOr10~28_combout ;
wire \rr|WideOr10~26_combout ;
wire \rr|WideOr10~11_combout ;
wire \rr|WideOr10~27_combout ;
wire \rr|WideOr10~12_combout ;
wire \rr|WideOr10~29_combout ;
wire \rr|WideOr10~23_combout ;
wire \rr|WideOr10~24_combout ;
wire \rr|WideOr10~25_combout ;
wire \rr|WideOr10~46_combout ;
wire \rr|WideOr10~20_combout ;
wire \rr|WideOr10~21_combout ;
wire \rr|WideOr10~30_combout ;
wire \rr|Selector6~0_combout ;
wire \rr|WideOr10~56_combout ;
wire \rr|WideOr10~57_combout ;
wire \rr|WideOr10~58_combout ;
wire \rr|WideOr10~1_combout ;
wire \rr|WideOr10~2_combout ;
wire \rr|WideOr10~53_combout ;
wire \rr|WideOr10~3_combout ;
wire \rr|WideOr10~4_combout ;
wire \rr|WideOr10~5_combout ;
wire \rr|WideOr10~6_combout ;
wire \rr|WideOr10~7_combout ;
wire \rr|WideOr10~8_combout ;
wire \rr|WideOr10~9_combout ;
wire \rr|WideOr10~10_combout ;
wire \rr|WideOr10~31_combout ;
wire \rr|WideOr10~33_combout ;
wire \rr|WideOr10~34_combout ;
wire \rr|WideOr10~32_combout ;
wire \rr|WideOr10~40_combout ;
wire \rr|WideOr10~42_combout ;
wire \rr|WideOr10~41_combout ;
wire \rr|WideOr10~43_combout ;
wire \rr|WideOr10~35_combout ;
wire \rr|WideOr10~39_combout ;
wire \rr|WideOr10~15_combout ;
wire \rr|WideOr10~51_combout ;
wire \rr|WideOr10~50_combout ;
wire \rr|WideOr10~52_combout ;
wire \rr|WideOr10~48_combout ;
wire \rr|WideOr10~47_combout ;
wire \rr|WideOr10~49_combout ;
wire \rr|WideOr10~13_combout ;
wire \rr|WideOr10~14_combout ;
wire \rr|WideOr10~19_combout ;
wire \rr|Selector6~1_combout ;
wire \controller|controller|buffer|data_in_2[30]~feeder_combout ;
wire \controller|controller|buffer|read_data[30]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[30]~feeder_combout ;
wire \controller|controller|driver|hblank~q ;
wire \controller|controller|driver|x[0]~1_combout ;
wire \controller|controller|Add2~0_combout ;
wire \controller|controller|driver|x[1]~0_combout ;
wire \controller|controller|ShiftRight0~4_combout ;
wire \controller|controller|ShiftRight0~0_combout ;
wire \rr|Selector36~0_combout ;
wire \controller|controller|buffer|data_in_2[0]~feeder_combout ;
wire \controller|controller|buffer|read_data[0]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[0]~feeder_combout ;
wire \controller|controller|blue[0]~0_combout ;
wire \controller|controller|buffer|data_in_2[1]~feeder_combout ;
wire \controller|controller|buffer|read_data[1]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[1]~feeder_combout ;
wire \controller|controller|blue[1]~1_combout ;
wire \controller|controller|buffer|data_in_2[2]~feeder_combout ;
wire \controller|controller|buffer|read_data[2]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[2]~feeder_combout ;
wire \controller|controller|blue[2]~2_combout ;
wire \controller|controller|buffer|read_data[3]~feeder_combout ;
wire \controller|controller|blue[3]~3_combout ;
wire \controller|controller|buffer|data_in_2[4]~feeder_combout ;
wire \controller|controller|buffer|read_data[4]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[4]~feeder_combout ;
wire \controller|controller|blue[4]~4_combout ;
wire \controller|controller|buffer|data_in_2[5]~feeder_combout ;
wire \controller|controller|buffer|read_data[5]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[5]~feeder_combout ;
wire \controller|controller|blue[5]~5_combout ;
wire \controller|controller|buffer|data_in_2[6]~feeder_combout ;
wire \controller|controller|buffer|read_data[6]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[6]~feeder_combout ;
wire \controller|controller|blue[6]~6_combout ;
wire \controller|controller|buffer|read_data[7]~feeder_combout ;
wire \controller|controller|blue[7]~7_combout ;
wire \controller|controller|buffer|read_data[8]~feeder_combout ;
wire \controller|controller|green[0]~0_combout ;
wire \controller|controller|buffer|data_in_2[9]~feeder_combout ;
wire \controller|controller|buffer|read_data[9]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[9]~feeder_combout ;
wire \controller|controller|green[1]~1_combout ;
wire \controller|controller|buffer|data_in_2[10]~feeder_combout ;
wire \controller|controller|buffer|read_data[10]~feeder_combout ;
wire \controller|controller|green[2]~2_combout ;
wire \controller|controller|buffer|data_in_2[11]~feeder_combout ;
wire \controller|controller|buffer|read_data[11]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[11]~feeder_combout ;
wire \controller|controller|green[3]~3_combout ;
wire \controller|controller|buffer|data_in_2[12]~feeder_combout ;
wire \controller|controller|buffer|read_data[12]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[12]~feeder_combout ;
wire \controller|controller|green[4]~4_combout ;
wire \controller|controller|buffer|data_in_2[13]~feeder_combout ;
wire \controller|controller|buffer|read_data[13]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[13]~feeder_combout ;
wire \controller|controller|green[5]~5_combout ;
wire \controller|controller|buffer|data_in_2[14]~feeder_combout ;
wire \controller|controller|buffer|read_data[14]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[14]~feeder_combout ;
wire \controller|controller|green[6]~6_combout ;
wire \controller|controller|buffer|data_in_2[15]~feeder_combout ;
wire \controller|controller|buffer|read_data[15]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[15]~feeder_combout ;
wire \controller|controller|green[7]~7_combout ;
wire \controller|controller|driver|vga_hs~q ;
wire \controller|controller|buffer|data_in_2[16]~feeder_combout ;
wire \controller|controller|buffer|read_data[16]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[16]~feeder_combout ;
wire \controller|controller|red[0]~0_combout ;
wire \controller|controller|buffer|data_in_2[17]~feeder_combout ;
wire \controller|controller|buffer|read_data[17]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[17]~feeder_combout ;
wire \controller|controller|red[1]~1_combout ;
wire \controller|controller|buffer|data_in_2[18]~feeder_combout ;
wire \controller|controller|buffer|read_data[18]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[18]~feeder_combout ;
wire \controller|controller|red[2]~2_combout ;
wire \controller|controller|buffer|data_in_2[19]~feeder_combout ;
wire \controller|controller|buffer|read_data[19]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[19]~feeder_combout ;
wire \controller|controller|red[3]~3_combout ;
wire \controller|controller|buffer|read_data[20]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[20]~feeder_combout ;
wire \controller|controller|red[4]~4_combout ;
wire \controller|controller|buffer|data_in_2[21]~feeder_combout ;
wire \controller|controller|buffer|read_data[21]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[21]~feeder_combout ;
wire \controller|controller|red[5]~5_combout ;
wire \controller|controller|buffer|data_in_2[22]~feeder_combout ;
wire \controller|controller|buffer|read_data[22]~feeder_combout ;
wire \controller|controller|red[6]~6_combout ;
wire \controller|controller|buffer|data_in_2[23]~feeder_combout ;
wire \controller|controller|buffer|read_data[23]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[23]~feeder_combout ;
wire \controller|controller|red[7]~7_combout ;
wire \controller|controller|driver|vga_vs~q ;
wire [31:0] \controller|controller|buffer|read_data ;
wire [9:0] \controller|controller|driver|hcount ;
wire [7:0] \controller|controller|rom1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a ;
wire [31:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a ;
wire [12:0] \controller|controller|buffer|address_1 ;
wire [9:0] \controller|controller|driver|vcount ;
wire [12:0] \controller|controller|buffer|address_2 ;
wire [31:0] \controller|master|altsyncram_component|auto_generated|q_b ;
wire [12:0] \rr|ascii_write_address ;
wire [31:0] \controller|controller|buffer|data_in_2 ;
wire [31:0] \controller|controller|buffer|data_in_1 ;
wire [7:0] \rr|reg_count ;
wire [12:0] \rr|bg_str_count ;
wire [7:0] \rr|num_count ;
wire [12:0] \controller|address_count ;
wire [31:0] \rr|ascii_input ;
wire [3:0] \controller|controller|count ;
wire [3:0] \controller|delay_count ;
wire [3:0] \rr|reg_num ;
wire [31:0] rf_w_data;
wire [4:0] rf_w_addr;

wire [9:0] \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;

assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [0] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [1] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [2] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [3] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [4] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [5] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [6] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [7] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [0] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [0] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [1] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [1] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [2] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [2] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [3] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [3] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [4] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [4] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [5] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [5] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [6] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [6] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [7] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [7] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [8] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [8] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [9] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [9] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [10] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [10] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [11] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [11] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [12] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [12] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [13] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [13] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [14] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [14] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [15] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [15] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [16] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [16] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [17] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [17] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [18] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [18] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [19] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [19] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [20] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [20] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [21] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [21] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [22] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [22] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [23] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [23] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [24] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [24] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [25] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [25] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [26] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [26] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [27] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [27] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [28] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [28] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [29] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [29] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [30] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [30] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [0] = \controller|master|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [1] = \controller|master|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [2] = \controller|master|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [3] = \controller|master|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [4] = \controller|master|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [5] = \controller|master|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [6] = \controller|master|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [7] = \controller|master|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [8] = \controller|master|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [9] = \controller|master|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [10] = \controller|master|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [11] = \controller|master|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [12] = \controller|master|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [13] = \controller|master|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [14] = \controller|master|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [15] = \controller|master|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [16] = \controller|master|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [17] = \controller|master|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [18] = \controller|master|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [19] = \controller|master|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [20] = \controller|master|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [21] = \controller|master|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [22] = \controller|master|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [23] = \controller|master|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [24] = \controller|master|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [25] = \controller|master|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [26] = \controller|master|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [27] = \controller|master|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [28] = \controller|master|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [29] = \controller|master|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [30] = \controller|master|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(!\WideOr2~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(!\WideOr1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(!\WideOr0~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(!\controller|controller|driver|vga_blank~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\controller|controller|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\controller|controller|blue[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\controller|controller|blue[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\controller|controller|blue[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\controller|controller|blue[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\controller|controller|blue[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\controller|controller|blue[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\controller|controller|blue[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\controller|controller|clock|clk_25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\controller|controller|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\controller|controller|green[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\controller|controller|green[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\controller|controller|green[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\controller|controller|green[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\controller|controller|green[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\controller|controller|green[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\controller|controller|green[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(!\controller|controller|driver|vga_hs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\controller|controller|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\controller|controller|red[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\controller|controller|red[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\controller|controller|red[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\controller|controller|red[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\controller|controller|red[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\controller|controller|red[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\controller|controller|red[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(!\controller|controller|driver|vga_vs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \KEY[3]~inputCLKENA0 (
	.inclk(\KEY[3]~input_o ),
	.ena(vcc),
	.outclk(\KEY[3]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[3]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[3]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[3]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[3]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[3]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X25_Y70_N41
dffeas \S.START_RENDER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\S.WRITE_DATA~q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.START_RENDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.START_RENDER .is_wysiwyg = "true";
defparam \S.START_RENDER .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N15
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ((!\rr|done~q  & \S.WAIT_RENDER~q )) # (\S.START_RENDER~q )

	.dataa(gnd),
	.datab(!\S.START_RENDER~q ),
	.datac(!\rr|done~q ),
	.datad(!\S.WAIT_RENDER~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h33F333F333F333F3;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N16
dffeas \S.WAIT_RENDER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WAIT_RENDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WAIT_RENDER .is_wysiwyg = "true";
defparam \S.WAIT_RENDER .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N24
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( !\S.WAIT_RENDER~q  & ( (!\S.WRITE_DATA~q  & (!\S.READ_DATA~q  & (!\S.READ_ADDR~q  & !\S.WAIT_DATA~q ))) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!\S.READ_DATA~q ),
	.datac(!\S.READ_ADDR~q ),
	.datad(!\S.WAIT_DATA~q ),
	.datae(gnd),
	.dataf(!\S.WAIT_RENDER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h8000800000000000;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N9
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \S.RENDER_DONE~q  & ( (\rr_start~q ) # (\S.START_RENDER~q ) ) ) # ( !\S.RENDER_DONE~q  & ( ((!\Selector5~0_combout  & \rr_start~q )) # (\S.START_RENDER~q ) ) )

	.dataa(!\Selector5~0_combout ),
	.datab(!\S.START_RENDER~q ),
	.datac(gnd),
	.datad(!\rr_start~q ),
	.datae(gnd),
	.dataf(!\S.RENDER_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h33BB33BB33FF33FF;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N10
dffeas rr_start(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam rr_start.is_wysiwyg = "true";
defparam rr_start.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N42
cyclonev_lcell_comb \rr|S.START~0 (
// Equation(s):
// \rr|S.START~0_combout  = (\rr|S.START~q ) # (\rr_start~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_start~q ),
	.datad(!\rr|S.START~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|S.START~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|S.START~0 .extended_lut = "off";
defparam \rr|S.START~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \rr|S.START~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N7
dffeas reset_renderer(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_renderer~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_renderer.is_wysiwyg = "true";
defparam reset_renderer.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N6
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( \Selector5~0_combout  & ( (\S.WAIT_ADDR~q  & ((!\S.START_RENDER~q ) # (\reset_renderer~q ))) ) ) # ( !\Selector5~0_combout  & ( (\S.WAIT_ADDR~q  & \reset_renderer~q ) ) )

	.dataa(gnd),
	.datab(!\S.START_RENDER~q ),
	.datac(!\S.WAIT_ADDR~q ),
	.datad(!\reset_renderer~q ),
	.datae(gnd),
	.dataf(!\Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h000F000F0C0F0C0F;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N8
dffeas \reset_renderer~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_renderer~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reset_renderer~DUPLICATE .is_wysiwyg = "true";
defparam \reset_renderer~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N30
cyclonev_lcell_comb rr_rst(
// Equation(s):
// \rr_rst~combout  = ( \reset_renderer~DUPLICATE_q  ) # ( !\reset_renderer~DUPLICATE_q  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_renderer~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr_rst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam rr_rst.extended_lut = "off";
defparam rr_rst.lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam rr_rst.shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N43
dffeas \rr|S.START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|S.START~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.START .is_wysiwyg = "true";
defparam \rr|S.START .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N0
cyclonev_lcell_comb \rr|Add1~13 (
// Equation(s):
// \rr|Add1~13_sumout  = SUM(( !\rr|bg_str_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \rr|Add1~14  = CARRY(( !\rr|bg_str_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~13_sumout ),
	.cout(\rr|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~13 .extended_lut = "off";
defparam \rr|Add1~13 .lut_mask = 64'h000000000000FF00;
defparam \rr|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N18
cyclonev_lcell_comb \rr|Selector63~0 (
// Equation(s):
// \rr|Selector63~0_combout  = ( !\rr|Add1~13_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector63~0 .extended_lut = "off";
defparam \rr|Selector63~0 .lut_mask = 64'h3333333300000000;
defparam \rr|Selector63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N24
cyclonev_lcell_comb \rr|WideOr17 (
// Equation(s):
// \rr|WideOr17~combout  = ( !\rr|S.WRITE_BG~DUPLICATE_q  & ( !\rr|S.DONE~q  & ( (!\rr|S.REG_UPDATE~q  & (!\rr|S.INCR_REG_COUNT~q  & (!\rr|S.BG_UPDATE~q  & !\rr|S.READ_NUM~q ))) ) ) )

	.dataa(!\rr|S.REG_UPDATE~q ),
	.datab(!\rr|S.INCR_REG_COUNT~q ),
	.datac(!\rr|S.BG_UPDATE~q ),
	.datad(!\rr|S.READ_NUM~q ),
	.datae(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.dataf(!\rr|S.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr17~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr17 .extended_lut = "off";
defparam \rr|WideOr17 .lut_mask = 64'h8000000000000000;
defparam \rr|WideOr17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N0
cyclonev_lcell_comb \rr|Add3~5 (
// Equation(s):
// \rr|Add3~5_sumout  = SUM(( !\rr|num_count [0] ) + ( VCC ) + ( !VCC ))
// \rr|Add3~6  = CARRY(( !\rr|num_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|num_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~5_sumout ),
	.cout(\rr|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~5 .extended_lut = "off";
defparam \rr|Add3~5 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N54
cyclonev_lcell_comb \rr|Selector71~0 (
// Equation(s):
// \rr|Selector71~0_combout  = (\rr|S.WRITE_REG~DUPLICATE_q  & !\rr|Add3~5_sumout )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datac(!\rr|Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector71~0 .extended_lut = "off";
defparam \rr|Selector71~0 .lut_mask = 64'h3030303030303030;
defparam \rr|Selector71~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N56
dffeas \rr|num_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[0] .is_wysiwyg = "true";
defparam \rr|num_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N3
cyclonev_lcell_comb \rr|Add3~13 (
// Equation(s):
// \rr|Add3~13_sumout  = SUM(( !\rr|num_count [1] ) + ( VCC ) + ( \rr|Add3~6  ))
// \rr|Add3~14  = CARRY(( !\rr|num_count [1] ) + ( VCC ) + ( \rr|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|num_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~13_sumout ),
	.cout(\rr|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~13 .extended_lut = "off";
defparam \rr|Add3~13 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N24
cyclonev_lcell_comb \rr|Selector70~0 (
// Equation(s):
// \rr|Selector70~0_combout  = ( !\rr|Add3~13_sumout  & ( \rr|S.WRITE_REG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector70~0 .extended_lut = "off";
defparam \rr|Selector70~0 .lut_mask = 64'h3333333300000000;
defparam \rr|Selector70~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N26
dffeas \rr|num_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[1] .is_wysiwyg = "true";
defparam \rr|num_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N6
cyclonev_lcell_comb \rr|Add3~9 (
// Equation(s):
// \rr|Add3~9_sumout  = SUM(( !\rr|num_count[2]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add3~14  ))
// \rr|Add3~10  = CARRY(( !\rr|num_count[2]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|num_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~9_sumout ),
	.cout(\rr|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~9 .extended_lut = "off";
defparam \rr|Add3~9 .lut_mask = 64'h000000000000FF00;
defparam \rr|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N57
cyclonev_lcell_comb \rr|Selector69~0 (
// Equation(s):
// \rr|Selector69~0_combout  = ( !\rr|Add3~9_sumout  & ( \rr|S.WRITE_REG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector69~0 .extended_lut = "off";
defparam \rr|Selector69~0 .lut_mask = 64'h3333333300000000;
defparam \rr|Selector69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N59
dffeas \rr|num_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|num_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N9
cyclonev_lcell_comb \rr|Add3~1 (
// Equation(s):
// \rr|Add3~1_sumout  = SUM(( \rr|num_count [3] ) + ( VCC ) + ( \rr|Add3~10  ))
// \rr|Add3~2  = CARRY(( \rr|num_count [3] ) + ( VCC ) + ( \rr|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|num_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~1_sumout ),
	.cout(\rr|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~1 .extended_lut = "off";
defparam \rr|Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N39
cyclonev_lcell_comb \rr|Selector68~0 (
// Equation(s):
// \rr|Selector68~0_combout  = ( \rr|num_count [3] & ( \rr|Add3~1_sumout  & ( (!\rr|WideOr17~combout ) # (\rr|S.WRITE_REG~DUPLICATE_q ) ) ) ) # ( !\rr|num_count [3] & ( \rr|Add3~1_sumout  & ( \rr|S.WRITE_REG~DUPLICATE_q  ) ) ) # ( \rr|num_count [3] & ( 
// !\rr|Add3~1_sumout  & ( !\rr|WideOr17~combout  ) ) )

	.dataa(!\rr|WideOr17~combout ),
	.datab(gnd),
	.datac(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|num_count [3]),
	.dataf(!\rr|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector68~0 .extended_lut = "off";
defparam \rr|Selector68~0 .lut_mask = 64'h0000AAAA0F0FAFAF;
defparam \rr|Selector68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N41
dffeas \rr|num_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[3] .is_wysiwyg = "true";
defparam \rr|num_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N12
cyclonev_lcell_comb \rr|Add3~29 (
// Equation(s):
// \rr|Add3~29_sumout  = SUM(( \rr|num_count [4] ) + ( VCC ) + ( \rr|Add3~2  ))
// \rr|Add3~30  = CARRY(( \rr|num_count [4] ) + ( VCC ) + ( \rr|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|num_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~29_sumout ),
	.cout(\rr|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~29 .extended_lut = "off";
defparam \rr|Add3~29 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N0
cyclonev_lcell_comb \rr|Selector67~0 (
// Equation(s):
// \rr|Selector67~0_combout  = ( \rr|num_count [4] & ( \rr|Add3~29_sumout  & ( (!\rr|WideOr17~combout ) # (\rr|S.WRITE_REG~DUPLICATE_q ) ) ) ) # ( !\rr|num_count [4] & ( \rr|Add3~29_sumout  & ( \rr|S.WRITE_REG~DUPLICATE_q  ) ) ) # ( \rr|num_count [4] & ( 
// !\rr|Add3~29_sumout  & ( !\rr|WideOr17~combout  ) ) )

	.dataa(gnd),
	.datab(!\rr|WideOr17~combout ),
	.datac(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|num_count [4]),
	.dataf(!\rr|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector67~0 .extended_lut = "off";
defparam \rr|Selector67~0 .lut_mask = 64'h0000CCCC0F0FCFCF;
defparam \rr|Selector67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y72_N1
dffeas \rr|num_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[4] .is_wysiwyg = "true";
defparam \rr|num_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N15
cyclonev_lcell_comb \rr|Add3~25 (
// Equation(s):
// \rr|Add3~25_sumout  = SUM(( \rr|num_count [5] ) + ( VCC ) + ( \rr|Add3~30  ))
// \rr|Add3~26  = CARRY(( \rr|num_count [5] ) + ( VCC ) + ( \rr|Add3~30  ))

	.dataa(!\rr|num_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~25_sumout ),
	.cout(\rr|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~25 .extended_lut = "off";
defparam \rr|Add3~25 .lut_mask = 64'h0000000000005555;
defparam \rr|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N24
cyclonev_lcell_comb \rr|Selector66~0 (
// Equation(s):
// \rr|Selector66~0_combout  = ( \rr|Add3~25_sumout  & ( ((!\rr|WideOr17~combout  & \rr|num_count [5])) # (\rr|S.WRITE_REG~DUPLICATE_q ) ) ) # ( !\rr|Add3~25_sumout  & ( (!\rr|WideOr17~combout  & \rr|num_count [5]) ) )

	.dataa(!\rr|WideOr17~combout ),
	.datab(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|num_count [5]),
	.datae(gnd),
	.dataf(!\rr|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector66~0 .extended_lut = "off";
defparam \rr|Selector66~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \rr|Selector66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N26
dffeas \rr|num_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[5] .is_wysiwyg = "true";
defparam \rr|num_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N18
cyclonev_lcell_comb \rr|Add3~21 (
// Equation(s):
// \rr|Add3~21_sumout  = SUM(( \rr|num_count [6] ) + ( VCC ) + ( \rr|Add3~26  ))
// \rr|Add3~22  = CARRY(( \rr|num_count [6] ) + ( VCC ) + ( \rr|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|num_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~21_sumout ),
	.cout(\rr|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~21 .extended_lut = "off";
defparam \rr|Add3~21 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N27
cyclonev_lcell_comb \rr|Selector65~0 (
// Equation(s):
// \rr|Selector65~0_combout  = ( \rr|Add3~21_sumout  & ( ((!\rr|WideOr17~combout  & \rr|num_count [6])) # (\rr|S.WRITE_REG~DUPLICATE_q ) ) ) # ( !\rr|Add3~21_sumout  & ( (!\rr|WideOr17~combout  & \rr|num_count [6]) ) )

	.dataa(!\rr|WideOr17~combout ),
	.datab(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|num_count [6]),
	.datae(gnd),
	.dataf(!\rr|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector65~0 .extended_lut = "off";
defparam \rr|Selector65~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \rr|Selector65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y72_N29
dffeas \rr|num_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[6] .is_wysiwyg = "true";
defparam \rr|num_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N21
cyclonev_lcell_comb \rr|Add3~17 (
// Equation(s):
// \rr|Add3~17_sumout  = SUM(( \rr|num_count [7] ) + ( VCC ) + ( \rr|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|num_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~17 .extended_lut = "off";
defparam \rr|Add3~17 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N6
cyclonev_lcell_comb \rr|Selector64~0 (
// Equation(s):
// \rr|Selector64~0_combout  = ( \rr|Add3~17_sumout  & ( ((!\rr|WideOr17~combout  & \rr|num_count [7])) # (\rr|S.WRITE_REG~DUPLICATE_q ) ) ) # ( !\rr|Add3~17_sumout  & ( (!\rr|WideOr17~combout  & \rr|num_count [7]) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datac(!\rr|WideOr17~combout ),
	.datad(!\rr|num_count [7]),
	.datae(gnd),
	.dataf(!\rr|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector64~0 .extended_lut = "off";
defparam \rr|Selector64~0 .lut_mask = 64'h00F000F033F333F3;
defparam \rr|Selector64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N7
dffeas \rr|num_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[7] .is_wysiwyg = "true";
defparam \rr|num_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N33
cyclonev_lcell_comb \rr|LessThan2~0 (
// Equation(s):
// \rr|LessThan2~0_combout  = ( !\rr|num_count [4] & ( !\rr|num_count [7] & ( (!\rr|num_count [5] & !\rr|num_count [6]) ) ) )

	.dataa(!\rr|num_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|num_count [6]),
	.datae(!\rr|num_count [4]),
	.dataf(!\rr|num_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan2~0 .extended_lut = "off";
defparam \rr|LessThan2~0 .lut_mask = 64'hAA00000000000000;
defparam \rr|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y72_N48
cyclonev_lcell_comb \rr|LessThan2~1 (
// Equation(s):
// \rr|LessThan2~1_combout  = ( \rr|num_count[2]~DUPLICATE_q  & ( \rr|LessThan2~0_combout  & ( (!\rr|num_count [3] & (\rr|num_count [0] & \rr|num_count [1])) ) ) )

	.dataa(gnd),
	.datab(!\rr|num_count [3]),
	.datac(!\rr|num_count [0]),
	.datad(!\rr|num_count [1]),
	.datae(!\rr|num_count[2]~DUPLICATE_q ),
	.dataf(!\rr|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan2~1 .extended_lut = "off";
defparam \rr|LessThan2~1 .lut_mask = 64'h000000000000000C;
defparam \rr|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N33
cyclonev_lcell_comb \rr|NS.REG_UPDATE~0 (
// Equation(s):
// \rr|NS.REG_UPDATE~0_combout  = ( !\rr|LessThan2~1_combout  & ( \rr|S.WRITE_REG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|NS.REG_UPDATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|NS.REG_UPDATE~0 .extended_lut = "off";
defparam \rr|NS.REG_UPDATE~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rr|NS.REG_UPDATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N34
dffeas \rr|S.REG_UPDATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.REG_UPDATE~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.REG_UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.REG_UPDATE .is_wysiwyg = "true";
defparam \rr|S.REG_UPDATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N21
cyclonev_lcell_comb \rr|WideOr18~0 (
// Equation(s):
// \rr|WideOr18~0_combout  = ( !\rr|S.REG_UPDATE~q  & ( (!\rr|S.BG_UPDATE~q  & (!\rr|S.READ_NUM~q  & !\rr|S.WRITE_BG~DUPLICATE_q )) ) )

	.dataa(!\rr|S.BG_UPDATE~q ),
	.datab(gnd),
	.datac(!\rr|S.READ_NUM~q ),
	.datad(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|S.REG_UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr18~0 .extended_lut = "off";
defparam \rr|WideOr18~0 .lut_mask = 64'hA000A00000000000;
defparam \rr|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N18
cyclonev_lcell_comb \rr|WideOr18 (
// Equation(s):
// \rr|WideOr18~combout  = ( !\rr|S.DONE~q  & ( (!\rr|S.WRITE_REG~DUPLICATE_q  & (\rr|WideOr18~0_combout  & !\rr|S.INIT_REG~q )) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datac(!\rr|WideOr18~0_combout ),
	.datad(!\rr|S.INIT_REG~q ),
	.datae(gnd),
	.dataf(!\rr|S.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr18~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr18 .extended_lut = "off";
defparam \rr|WideOr18 .lut_mask = 64'h0C000C0000000000;
defparam \rr|WideOr18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N1
dffeas \rr|reg_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector75~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[4] .is_wysiwyg = "true";
defparam \rr|reg_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N30
cyclonev_lcell_comb \rr|Add4~29 (
// Equation(s):
// \rr|Add4~29_sumout  = SUM(( \rr|reg_count [0] ) + ( VCC ) + ( !VCC ))
// \rr|Add4~30  = CARRY(( \rr|reg_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|reg_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~29_sumout ),
	.cout(\rr|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~29 .extended_lut = "off";
defparam \rr|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N9
cyclonev_lcell_comb \rr|Selector79~0 (
// Equation(s):
// \rr|Selector79~0_combout  = ( \rr|S.INCR_REG_COUNT~q  & ( ((!\rr|WideOr18~combout  & \rr|reg_count [0])) # (\rr|Add4~29_sumout ) ) ) # ( !\rr|S.INCR_REG_COUNT~q  & ( (!\rr|WideOr18~combout  & \rr|reg_count [0]) ) )

	.dataa(!\rr|WideOr18~combout ),
	.datab(gnd),
	.datac(!\rr|Add4~29_sumout ),
	.datad(!\rr|reg_count [0]),
	.datae(gnd),
	.dataf(!\rr|S.INCR_REG_COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector79~0 .extended_lut = "off";
defparam \rr|Selector79~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \rr|Selector79~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N10
dffeas \rr|reg_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[0] .is_wysiwyg = "true";
defparam \rr|reg_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N33
cyclonev_lcell_comb \rr|Add4~25 (
// Equation(s):
// \rr|Add4~25_sumout  = SUM(( \rr|reg_count [1] ) + ( GND ) + ( \rr|Add4~30  ))
// \rr|Add4~26  = CARRY(( \rr|reg_count [1] ) + ( GND ) + ( \rr|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|reg_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~25_sumout ),
	.cout(\rr|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~25 .extended_lut = "off";
defparam \rr|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N3
cyclonev_lcell_comb \rr|Selector78~0 (
// Equation(s):
// \rr|Selector78~0_combout  = ( \rr|Add4~25_sumout  & ( ((!\rr|WideOr18~combout  & \rr|reg_count [1])) # (\rr|S.INCR_REG_COUNT~q ) ) ) # ( !\rr|Add4~25_sumout  & ( (!\rr|WideOr18~combout  & \rr|reg_count [1]) ) )

	.dataa(!\rr|WideOr18~combout ),
	.datab(!\rr|S.INCR_REG_COUNT~q ),
	.datac(gnd),
	.datad(!\rr|reg_count [1]),
	.datae(gnd),
	.dataf(!\rr|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector78~0 .extended_lut = "off";
defparam \rr|Selector78~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \rr|Selector78~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N5
dffeas \rr|reg_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector78~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[1] .is_wysiwyg = "true";
defparam \rr|reg_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N36
cyclonev_lcell_comb \rr|Add4~21 (
// Equation(s):
// \rr|Add4~21_sumout  = SUM(( \rr|reg_count [2] ) + ( GND ) + ( \rr|Add4~26  ))
// \rr|Add4~22  = CARRY(( \rr|reg_count [2] ) + ( GND ) + ( \rr|Add4~26  ))

	.dataa(gnd),
	.datab(!\rr|reg_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~21_sumout ),
	.cout(\rr|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~21 .extended_lut = "off";
defparam \rr|Add4~21 .lut_mask = 64'h0000FFFF00003333;
defparam \rr|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N15
cyclonev_lcell_comb \rr|Selector77~0 (
// Equation(s):
// \rr|Selector77~0_combout  = ( \rr|Add4~21_sumout  & ( ((!\rr|WideOr18~combout  & \rr|reg_count [2])) # (\rr|S.INCR_REG_COUNT~q ) ) ) # ( !\rr|Add4~21_sumout  & ( (!\rr|WideOr18~combout  & \rr|reg_count [2]) ) )

	.dataa(!\rr|WideOr18~combout ),
	.datab(!\rr|S.INCR_REG_COUNT~q ),
	.datac(gnd),
	.datad(!\rr|reg_count [2]),
	.datae(gnd),
	.dataf(!\rr|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector77~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector77~0 .extended_lut = "off";
defparam \rr|Selector77~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \rr|Selector77~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N17
dffeas \rr|reg_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[2] .is_wysiwyg = "true";
defparam \rr|reg_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N39
cyclonev_lcell_comb \rr|Add4~17 (
// Equation(s):
// \rr|Add4~17_sumout  = SUM(( \rr|reg_count [3] ) + ( GND ) + ( \rr|Add4~22  ))
// \rr|Add4~18  = CARRY(( \rr|reg_count [3] ) + ( GND ) + ( \rr|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|reg_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~17_sumout ),
	.cout(\rr|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~17 .extended_lut = "off";
defparam \rr|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N54
cyclonev_lcell_comb \rr|Selector76~0 (
// Equation(s):
// \rr|Selector76~0_combout  = ( \rr|reg_count [3] & ( \rr|Add4~17_sumout  & ( (!\rr|WideOr18~combout ) # (\rr|S.INCR_REG_COUNT~q ) ) ) ) # ( !\rr|reg_count [3] & ( \rr|Add4~17_sumout  & ( \rr|S.INCR_REG_COUNT~q  ) ) ) # ( \rr|reg_count [3] & ( 
// !\rr|Add4~17_sumout  & ( !\rr|WideOr18~combout  ) ) )

	.dataa(gnd),
	.datab(!\rr|S.INCR_REG_COUNT~q ),
	.datac(!\rr|WideOr18~combout ),
	.datad(gnd),
	.datae(!\rr|reg_count [3]),
	.dataf(!\rr|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector76~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector76~0 .extended_lut = "off";
defparam \rr|Selector76~0 .lut_mask = 64'h0000F0F03333F3F3;
defparam \rr|Selector76~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N55
dffeas \rr|reg_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector76~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[3] .is_wysiwyg = "true";
defparam \rr|reg_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N42
cyclonev_lcell_comb \rr|Add4~13 (
// Equation(s):
// \rr|Add4~13_sumout  = SUM(( \rr|reg_count[4]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add4~18  ))
// \rr|Add4~14  = CARRY(( \rr|reg_count[4]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|reg_count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~13_sumout ),
	.cout(\rr|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~13 .extended_lut = "off";
defparam \rr|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N0
cyclonev_lcell_comb \rr|Selector75~0 (
// Equation(s):
// \rr|Selector75~0_combout  = ( \rr|Add4~13_sumout  & ( ((!\rr|WideOr18~combout  & \rr|reg_count [4])) # (\rr|S.INCR_REG_COUNT~q ) ) ) # ( !\rr|Add4~13_sumout  & ( (!\rr|WideOr18~combout  & \rr|reg_count [4]) ) )

	.dataa(!\rr|WideOr18~combout ),
	.datab(!\rr|S.INCR_REG_COUNT~q ),
	.datac(gnd),
	.datad(!\rr|reg_count [4]),
	.datae(gnd),
	.dataf(!\rr|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector75~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector75~0 .extended_lut = "off";
defparam \rr|Selector75~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \rr|Selector75~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N2
dffeas \rr|reg_count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector75~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|reg_count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N45
cyclonev_lcell_comb \rr|Add4~9 (
// Equation(s):
// \rr|Add4~9_sumout  = SUM(( \rr|reg_count [5] ) + ( GND ) + ( \rr|Add4~14  ))
// \rr|Add4~10  = CARRY(( \rr|reg_count [5] ) + ( GND ) + ( \rr|Add4~14  ))

	.dataa(!\rr|reg_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~9_sumout ),
	.cout(\rr|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~9 .extended_lut = "off";
defparam \rr|Add4~9 .lut_mask = 64'h0000FFFF00005555;
defparam \rr|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N18
cyclonev_lcell_comb \rr|Selector74~0 (
// Equation(s):
// \rr|Selector74~0_combout  = (!\rr|WideOr18~combout  & (((\rr|S.INCR_REG_COUNT~q  & \rr|Add4~9_sumout )) # (\rr|reg_count [5]))) # (\rr|WideOr18~combout  & (\rr|S.INCR_REG_COUNT~q  & (\rr|Add4~9_sumout )))

	.dataa(!\rr|WideOr18~combout ),
	.datab(!\rr|S.INCR_REG_COUNT~q ),
	.datac(!\rr|Add4~9_sumout ),
	.datad(!\rr|reg_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector74~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector74~0 .extended_lut = "off";
defparam \rr|Selector74~0 .lut_mask = 64'h03AB03AB03AB03AB;
defparam \rr|Selector74~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N20
dffeas \rr|reg_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector74~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[5] .is_wysiwyg = "true";
defparam \rr|reg_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N48
cyclonev_lcell_comb \rr|Add4~5 (
// Equation(s):
// \rr|Add4~5_sumout  = SUM(( \rr|reg_count [6] ) + ( GND ) + ( \rr|Add4~10  ))
// \rr|Add4~6  = CARRY(( \rr|reg_count [6] ) + ( GND ) + ( \rr|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|reg_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~5_sumout ),
	.cout(\rr|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~5 .extended_lut = "off";
defparam \rr|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N21
cyclonev_lcell_comb \rr|Selector73~0 (
// Equation(s):
// \rr|Selector73~0_combout  = ( \rr|Add4~5_sumout  & ( ((!\rr|WideOr18~combout  & \rr|reg_count [6])) # (\rr|S.INCR_REG_COUNT~q ) ) ) # ( !\rr|Add4~5_sumout  & ( (!\rr|WideOr18~combout  & \rr|reg_count [6]) ) )

	.dataa(!\rr|WideOr18~combout ),
	.datab(!\rr|S.INCR_REG_COUNT~q ),
	.datac(gnd),
	.datad(!\rr|reg_count [6]),
	.datae(gnd),
	.dataf(!\rr|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector73~0 .extended_lut = "off";
defparam \rr|Selector73~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \rr|Selector73~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N23
dffeas \rr|reg_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[6] .is_wysiwyg = "true";
defparam \rr|reg_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N51
cyclonev_lcell_comb \rr|Add4~1 (
// Equation(s):
// \rr|Add4~1_sumout  = SUM(( \rr|reg_count [7] ) + ( GND ) + ( \rr|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|reg_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~1 .extended_lut = "off";
defparam \rr|Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N12
cyclonev_lcell_comb \rr|Selector72~0 (
// Equation(s):
// \rr|Selector72~0_combout  = ( \rr|Add4~1_sumout  & ( ((!\rr|WideOr18~combout  & \rr|reg_count [7])) # (\rr|S.INCR_REG_COUNT~q ) ) ) # ( !\rr|Add4~1_sumout  & ( (!\rr|WideOr18~combout  & \rr|reg_count [7]) ) )

	.dataa(gnd),
	.datab(!\rr|S.INCR_REG_COUNT~q ),
	.datac(!\rr|WideOr18~combout ),
	.datad(!\rr|reg_count [7]),
	.datae(gnd),
	.dataf(!\rr|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector72~0 .extended_lut = "off";
defparam \rr|Selector72~0 .lut_mask = 64'h00F000F033F333F3;
defparam \rr|Selector72~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N14
dffeas \rr|reg_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[7] .is_wysiwyg = "true";
defparam \rr|reg_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N27
cyclonev_lcell_comb \rr|Selector2~0 (
// Equation(s):
// \rr|Selector2~0_combout  = ( !\rr|reg_count [5] & ( (!\rr|reg_count [6] & !\rr|reg_count [7]) ) )

	.dataa(!\rr|reg_count [6]),
	.datab(gnd),
	.datac(!\rr|reg_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|reg_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector2~0 .extended_lut = "off";
defparam \rr|Selector2~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \rr|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N42
cyclonev_lcell_comb \rr|Selector2~1 (
// Equation(s):
// \rr|Selector2~1_combout  = ( \rr|S.REG_UPDATE~q  ) # ( !\rr|S.REG_UPDATE~q  & ( (\rr|S.INIT_REG~q  & \rr|Selector2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\rr|S.INIT_REG~q ),
	.datac(gnd),
	.datad(!\rr|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\rr|S.REG_UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector2~1 .extended_lut = "off";
defparam \rr|Selector2~1 .lut_mask = 64'h00330033FFFFFFFF;
defparam \rr|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y70_N44
dffeas \rr|S.READ_NUM (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.READ_NUM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.READ_NUM .is_wysiwyg = "true";
defparam \rr|S.READ_NUM .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y71_N28
dffeas \rr|S.WRITE_REG~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|S.READ_NUM~q ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.WRITE_REG~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.WRITE_REG~DUPLICATE .is_wysiwyg = "true";
defparam \rr|S.WRITE_REG~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N6
cyclonev_lcell_comb \rr|NS.INCR_REG_COUNT~0 (
// Equation(s):
// \rr|NS.INCR_REG_COUNT~0_combout  = ( \rr|LessThan2~1_combout  & ( \rr|S.WRITE_REG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|NS.INCR_REG_COUNT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|NS.INCR_REG_COUNT~0 .extended_lut = "off";
defparam \rr|NS.INCR_REG_COUNT~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \rr|NS.INCR_REG_COUNT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N7
dffeas \rr|S.INCR_REG_COUNT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.INCR_REG_COUNT~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.INCR_REG_COUNT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.INCR_REG_COUNT .is_wysiwyg = "true";
defparam \rr|S.INCR_REG_COUNT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N9
cyclonev_lcell_comb \rr|Selector1~0 (
// Equation(s):
// \rr|Selector1~0_combout  = ( \rr|S.INCR_REG_COUNT~q  ) # ( !\rr|S.INCR_REG_COUNT~q  & ( (\rr|S.WRITE_BG~DUPLICATE_q  & \rr|LessThan0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(!\rr|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\rr|S.INCR_REG_COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector1~0 .extended_lut = "off";
defparam \rr|Selector1~0 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \rr|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N10
dffeas \rr|S.INIT_REG (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.INIT_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.INIT_REG .is_wysiwyg = "true";
defparam \rr|S.INIT_REG .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N9
cyclonev_lcell_comb \rr|S.DONE~0 (
// Equation(s):
// \rr|S.DONE~0_combout  = ( \rr|Selector2~0_combout  & ( \rr|S.DONE~q  ) ) # ( !\rr|Selector2~0_combout  & ( \rr|S.DONE~q  ) ) # ( !\rr|Selector2~0_combout  & ( !\rr|S.DONE~q  & ( \rr|S.INIT_REG~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.INIT_REG~q ),
	.datad(gnd),
	.datae(!\rr|Selector2~0_combout ),
	.dataf(!\rr|S.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|S.DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|S.DONE~0 .extended_lut = "off";
defparam \rr|S.DONE~0 .lut_mask = 64'h0F0F0000FFFFFFFF;
defparam \rr|S.DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N32
dffeas \rr|S.DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|S.DONE~0_combout ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.DONE .is_wysiwyg = "true";
defparam \rr|S.DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N3
cyclonev_lcell_comb \rr|WideOr13~0 (
// Equation(s):
// \rr|WideOr13~0_combout  = ( !\rr|S.BG_UPDATE~q  & ( !\rr|S.INCR_REG_COUNT~q  & ( (!\rr|S.READ_NUM~q  & !\rr|S.REG_UPDATE~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.READ_NUM~q ),
	.datad(!\rr|S.REG_UPDATE~q ),
	.datae(!\rr|S.BG_UPDATE~q ),
	.dataf(!\rr|S.INCR_REG_COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr13~0 .extended_lut = "off";
defparam \rr|WideOr13~0 .lut_mask = 64'hF000000000000000;
defparam \rr|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N33
cyclonev_lcell_comb \rr|WideOr16 (
// Equation(s):
// \rr|WideOr16~combout  = ( \rr|WideOr13~0_combout  & ( !\rr|S.WRITE_REG~DUPLICATE_q  & ( (!\rr|S.DONE~q  & !\rr|S.INIT_REG~q ) ) ) )

	.dataa(!\rr|S.DONE~q ),
	.datab(!\rr|S.INIT_REG~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr|WideOr13~0_combout ),
	.dataf(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr16~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr16 .extended_lut = "off";
defparam \rr|WideOr16 .lut_mask = 64'h0000888800000000;
defparam \rr|WideOr16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N19
dffeas \rr|bg_str_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N3
cyclonev_lcell_comb \rr|Add1~25 (
// Equation(s):
// \rr|Add1~25_sumout  = SUM(( !\rr|bg_str_count [1] ) + ( VCC ) + ( \rr|Add1~14  ))
// \rr|Add1~26  = CARRY(( !\rr|bg_str_count [1] ) + ( VCC ) + ( \rr|Add1~14  ))

	.dataa(!\rr|bg_str_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~25_sumout ),
	.cout(\rr|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~25 .extended_lut = "off";
defparam \rr|Add1~25 .lut_mask = 64'h000000000000AAAA;
defparam \rr|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N27
cyclonev_lcell_comb \rr|Selector62~0 (
// Equation(s):
// \rr|Selector62~0_combout  = ( !\rr|Add1~25_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector62~0 .extended_lut = "off";
defparam \rr|Selector62~0 .lut_mask = 64'h3333333300000000;
defparam \rr|Selector62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N28
dffeas \rr|bg_str_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[1] .is_wysiwyg = "true";
defparam \rr|bg_str_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N6
cyclonev_lcell_comb \rr|Add1~21 (
// Equation(s):
// \rr|Add1~21_sumout  = SUM(( \rr|bg_str_count[2]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~26  ))
// \rr|Add1~22  = CARRY(( \rr|bg_str_count[2]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~21_sumout ),
	.cout(\rr|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~21 .extended_lut = "off";
defparam \rr|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N54
cyclonev_lcell_comb \rr|Selector61~0 (
// Equation(s):
// \rr|Selector61~0_combout  = (!\rr|S.WRITE_BG~DUPLICATE_q ) # (\rr|Add1~21_sumout )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector61~0 .extended_lut = "off";
defparam \rr|Selector61~0 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \rr|Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N55
dffeas \rr|bg_str_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N9
cyclonev_lcell_comb \rr|Add1~17 (
// Equation(s):
// \rr|Add1~17_sumout  = SUM(( !\rr|bg_str_count [3] ) + ( VCC ) + ( \rr|Add1~22  ))
// \rr|Add1~18  = CARRY(( !\rr|bg_str_count [3] ) + ( VCC ) + ( \rr|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~17_sumout ),
	.cout(\rr|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~17 .extended_lut = "off";
defparam \rr|Add1~17 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N24
cyclonev_lcell_comb \rr|Selector60~0 (
// Equation(s):
// \rr|Selector60~0_combout  = ( !\rr|Add1~17_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector60~0 .extended_lut = "off";
defparam \rr|Selector60~0 .lut_mask = 64'h3333333300000000;
defparam \rr|Selector60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N26
dffeas \rr|bg_str_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[3] .is_wysiwyg = "true";
defparam \rr|bg_str_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N12
cyclonev_lcell_comb \rr|Add1~9 (
// Equation(s):
// \rr|Add1~9_sumout  = SUM(( \rr|bg_str_count[4]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~18  ))
// \rr|Add1~10  = CARRY(( \rr|bg_str_count[4]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~9_sumout ),
	.cout(\rr|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~9 .extended_lut = "off";
defparam \rr|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N21
cyclonev_lcell_comb \rr|Selector59~0 (
// Equation(s):
// \rr|Selector59~0_combout  = (!\rr|S.WRITE_BG~DUPLICATE_q ) # (\rr|Add1~9_sumout )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector59~0 .extended_lut = "off";
defparam \rr|Selector59~0 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \rr|Selector59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N22
dffeas \rr|bg_str_count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y71_N47
dffeas \rr|bg_str_count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[10] .is_wysiwyg = "true";
defparam \rr|bg_str_count[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N56
dffeas \rr|S.WRITE_BG (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|Selector0~0_combout ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.WRITE_BG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.WRITE_BG .is_wysiwyg = "true";
defparam \rr|S.WRITE_BG .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N15
cyclonev_lcell_comb \rr|Add1~41 (
// Equation(s):
// \rr|Add1~41_sumout  = SUM(( !\rr|bg_str_count [5] ) + ( VCC ) + ( \rr|Add1~10  ))
// \rr|Add1~42  = CARRY(( !\rr|bg_str_count [5] ) + ( VCC ) + ( \rr|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~41_sumout ),
	.cout(\rr|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~41 .extended_lut = "off";
defparam \rr|Add1~41 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N57
cyclonev_lcell_comb \rr|Selector58~0 (
// Equation(s):
// \rr|Selector58~0_combout  = ( !\rr|Add1~41_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector58~0 .extended_lut = "off";
defparam \rr|Selector58~0 .lut_mask = 64'h3333333300000000;
defparam \rr|Selector58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N59
dffeas \rr|bg_str_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[5] .is_wysiwyg = "true";
defparam \rr|bg_str_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N18
cyclonev_lcell_comb \rr|Add1~33 (
// Equation(s):
// \rr|Add1~33_sumout  = SUM(( \rr|bg_str_count [6] ) + ( VCC ) + ( \rr|Add1~42  ))
// \rr|Add1~34  = CARRY(( \rr|bg_str_count [6] ) + ( VCC ) + ( \rr|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~33_sumout ),
	.cout(\rr|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~33 .extended_lut = "off";
defparam \rr|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N57
cyclonev_lcell_comb \rr|Selector57~0 (
// Equation(s):
// \rr|Selector57~0_combout  = ( \rr|bg_str_count [6] & ( \rr|S.WRITE_BG~DUPLICATE_q  & ( (!\rr|WideOr16~combout ) # (\rr|Add1~33_sumout ) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|S.WRITE_BG~DUPLICATE_q  & ( \rr|Add1~33_sumout  ) ) ) # ( \rr|bg_str_count [6] 
// & ( !\rr|S.WRITE_BG~DUPLICATE_q  & ( !\rr|WideOr16~combout  ) ) )

	.dataa(!\rr|WideOr16~combout ),
	.datab(gnd),
	.datac(!\rr|Add1~33_sumout ),
	.datad(gnd),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector57~0 .extended_lut = "off";
defparam \rr|Selector57~0 .lut_mask = 64'h0000AAAA0F0FAFAF;
defparam \rr|Selector57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N59
dffeas \rr|bg_str_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[6] .is_wysiwyg = "true";
defparam \rr|bg_str_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N21
cyclonev_lcell_comb \rr|Add1~49 (
// Equation(s):
// \rr|Add1~49_sumout  = SUM(( !\rr|bg_str_count[7]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~34  ))
// \rr|Add1~50  = CARRY(( !\rr|bg_str_count[7]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~49_sumout ),
	.cout(\rr|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~49 .extended_lut = "off";
defparam \rr|Add1~49 .lut_mask = 64'h000000000000FF00;
defparam \rr|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N30
cyclonev_lcell_comb \rr|Selector56~0 (
// Equation(s):
// \rr|Selector56~0_combout  = ( !\rr|Add1~49_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector56~0 .extended_lut = "off";
defparam \rr|Selector56~0 .lut_mask = 64'h3333333300000000;
defparam \rr|Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y73_N31
dffeas \rr|bg_str_count[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N24
cyclonev_lcell_comb \rr|Add1~5 (
// Equation(s):
// \rr|Add1~5_sumout  = SUM(( \rr|bg_str_count [8] ) + ( VCC ) + ( \rr|Add1~50  ))
// \rr|Add1~6  = CARRY(( \rr|bg_str_count [8] ) + ( VCC ) + ( \rr|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~5_sumout ),
	.cout(\rr|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~5 .extended_lut = "off";
defparam \rr|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N18
cyclonev_lcell_comb \rr|Selector55~0 (
// Equation(s):
// \rr|Selector55~0_combout  = ( \rr|Add1~5_sumout  & ( ((!\rr|WideOr16~combout  & \rr|bg_str_count [8])) # (\rr|S.WRITE_BG~q ) ) ) # ( !\rr|Add1~5_sumout  & ( (!\rr|WideOr16~combout  & \rr|bg_str_count [8]) ) )

	.dataa(!\rr|S.WRITE_BG~q ),
	.datab(gnd),
	.datac(!\rr|WideOr16~combout ),
	.datad(!\rr|bg_str_count [8]),
	.datae(gnd),
	.dataf(!\rr|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector55~0 .extended_lut = "off";
defparam \rr|Selector55~0 .lut_mask = 64'h00F000F055F555F5;
defparam \rr|Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N20
dffeas \rr|bg_str_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[8] .is_wysiwyg = "true";
defparam \rr|bg_str_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N27
cyclonev_lcell_comb \rr|Add1~37 (
// Equation(s):
// \rr|Add1~37_sumout  = SUM(( !\rr|bg_str_count[9]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~6  ))
// \rr|Add1~38  = CARRY(( !\rr|bg_str_count[9]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~37_sumout ),
	.cout(\rr|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~37 .extended_lut = "off";
defparam \rr|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \rr|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N6
cyclonev_lcell_comb \rr|Selector54~0 (
// Equation(s):
// \rr|Selector54~0_combout  = ( !\rr|Add1~37_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector54~0 .extended_lut = "off";
defparam \rr|Selector54~0 .lut_mask = 64'h00FF00FF00000000;
defparam \rr|Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N8
dffeas \rr|bg_str_count[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N30
cyclonev_lcell_comb \rr|Add1~1 (
// Equation(s):
// \rr|Add1~1_sumout  = SUM(( \rr|bg_str_count[10]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~38  ))
// \rr|Add1~2  = CARRY(( \rr|bg_str_count[10]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~1_sumout ),
	.cout(\rr|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~1 .extended_lut = "off";
defparam \rr|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N45
cyclonev_lcell_comb \rr|Selector53~0 (
// Equation(s):
// \rr|Selector53~0_combout  = ( \rr|Add1~1_sumout  & ( ((!\rr|WideOr16~combout  & \rr|bg_str_count [10])) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) # ( !\rr|Add1~1_sumout  & ( (!\rr|WideOr16~combout  & \rr|bg_str_count [10]) ) )

	.dataa(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|WideOr16~combout ),
	.datad(!\rr|bg_str_count [10]),
	.datae(gnd),
	.dataf(!\rr|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector53~0 .extended_lut = "off";
defparam \rr|Selector53~0 .lut_mask = 64'h00F000F055F555F5;
defparam \rr|Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N46
dffeas \rr|bg_str_count[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N19
dffeas \rr|bg_str_count[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y72_N56
dffeas \rr|bg_str_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[2] .is_wysiwyg = "true";
defparam \rr|bg_str_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y72_N20
dffeas \rr|bg_str_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[0] .is_wysiwyg = "true";
defparam \rr|bg_str_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N45
cyclonev_lcell_comb \rr|WideOr5~0 (
// Equation(s):
// \rr|WideOr5~0_combout  = ( \rr|bg_str_count [0] & ( (\rr|bg_str_count [3] & (\rr|bg_str_count [1] & !\rr|bg_str_count [2])) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(gnd),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count [2]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~0 .extended_lut = "off";
defparam \rr|WideOr5~0 .lut_mask = 64'h0000000005000500;
defparam \rr|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N58
dffeas \rr|bg_str_count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N2
dffeas \rr|bg_str_count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[11] .is_wysiwyg = "true";
defparam \rr|bg_str_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N33
cyclonev_lcell_comb \rr|Add1~45 (
// Equation(s):
// \rr|Add1~45_sumout  = SUM(( \rr|bg_str_count[11]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~2  ))
// \rr|Add1~46  = CARRY(( \rr|bg_str_count[11]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~45_sumout ),
	.cout(\rr|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~45 .extended_lut = "off";
defparam \rr|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N0
cyclonev_lcell_comb \rr|Selector52~0 (
// Equation(s):
// \rr|Selector52~0_combout  = ( \rr|Add1~45_sumout  & ( ((!\rr|WideOr16~combout  & \rr|bg_str_count [11])) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) # ( !\rr|Add1~45_sumout  & ( (!\rr|WideOr16~combout  & \rr|bg_str_count [11]) ) )

	.dataa(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|WideOr16~combout ),
	.datad(!\rr|bg_str_count [11]),
	.datae(gnd),
	.dataf(!\rr|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector52~0 .extended_lut = "off";
defparam \rr|Selector52~0 .lut_mask = 64'h00F000F055F555F5;
defparam \rr|Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N1
dffeas \rr|bg_str_count[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N36
cyclonev_lcell_comb \rr|Add1~29 (
// Equation(s):
// \rr|Add1~29_sumout  = SUM(( !\rr|bg_str_count [12] ) + ( VCC ) + ( \rr|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~29 .extended_lut = "off";
defparam \rr|Add1~29 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N39
cyclonev_lcell_comb \rr|Selector51~0 (
// Equation(s):
// \rr|Selector51~0_combout  = ( \rr|S.WRITE_BG~DUPLICATE_q  & ( !\rr|Add1~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.dataf(!\rr|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector51~0 .extended_lut = "off";
defparam \rr|Selector51~0 .lut_mask = 64'h0000FFFF00000000;
defparam \rr|Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y70_N40
dffeas \rr|bg_str_count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[12] .is_wysiwyg = "true";
defparam \rr|bg_str_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N48
cyclonev_lcell_comb \rr|LessThan0~0 (
// Equation(s):
// \rr|LessThan0~0_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count [5] & \rr|bg_str_count [12]))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [12]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan0~0 .extended_lut = "off";
defparam \rr|LessThan0~0 .lut_mask = 64'h0000000000000008;
defparam \rr|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N36
cyclonev_lcell_comb \rr|LessThan0~1 (
// Equation(s):
// \rr|LessThan0~1_combout  = ( \rr|LessThan0~0_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|WideOr5~0_combout ))) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(!\rr|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan0~1 .extended_lut = "off";
defparam \rr|LessThan0~1 .lut_mask = 64'h0000000000800080;
defparam \rr|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N39
cyclonev_lcell_comb \rr|NS.BG_UPDATE~0 (
// Equation(s):
// \rr|NS.BG_UPDATE~0_combout  = ( \rr|S.WRITE_BG~DUPLICATE_q  & ( !\rr|LessThan0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|NS.BG_UPDATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|NS.BG_UPDATE~0 .extended_lut = "off";
defparam \rr|NS.BG_UPDATE~0 .lut_mask = 64'h00000000FF00FF00;
defparam \rr|NS.BG_UPDATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N40
dffeas \rr|S.BG_UPDATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.BG_UPDATE~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.BG_UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.BG_UPDATE .is_wysiwyg = "true";
defparam \rr|S.BG_UPDATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N39
cyclonev_lcell_comb \rr|Selector0~0 (
// Equation(s):
// \rr|Selector0~0_combout  = ( \rr|S.BG_UPDATE~q  ) # ( !\rr|S.BG_UPDATE~q  & ( (!\rr|S.START~q  & \rr_start~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.START~q ),
	.datad(!\rr_start~q ),
	.datae(gnd),
	.dataf(!\rr|S.BG_UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector0~0 .extended_lut = "off";
defparam \rr|Selector0~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \rr|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N55
dffeas \rr|S.WRITE_BG~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|Selector0~0_combout ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.WRITE_BG~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.WRITE_BG~DUPLICATE .is_wysiwyg = "true";
defparam \rr|S.WRITE_BG~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N12
cyclonev_lcell_comb \rr|WideOr14~0 (
// Equation(s):
// \rr|WideOr14~0_combout  = ( !\rr|S.INIT_REG~q  & ( !\rr|S.REG_UPDATE~q  & ( (!\rr|S.READ_NUM~q  & (!\rr|S.BG_UPDATE~q  & !\rr|S.INCR_REG_COUNT~q )) ) ) )

	.dataa(gnd),
	.datab(!\rr|S.READ_NUM~q ),
	.datac(!\rr|S.BG_UPDATE~q ),
	.datad(!\rr|S.INCR_REG_COUNT~q ),
	.datae(!\rr|S.INIT_REG~q ),
	.dataf(!\rr|S.REG_UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr14~0 .extended_lut = "off";
defparam \rr|WideOr14~0 .lut_mask = 64'hC000000000000000;
defparam \rr|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N3
cyclonev_lcell_comb \rr|Selector50~0 (
// Equation(s):
// \rr|Selector50~0_combout  = ( \rr|S.WRITE_REG~DUPLICATE_q  & ( (\rr|done~q ) # (\rr|S.DONE~q ) ) ) # ( !\rr|S.WRITE_REG~DUPLICATE_q  & ( ((\rr|done~q  & ((!\rr|WideOr14~0_combout ) # (\rr|S.WRITE_BG~DUPLICATE_q )))) # (\rr|S.DONE~q ) ) )

	.dataa(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datab(!\rr|WideOr14~0_combout ),
	.datac(!\rr|S.DONE~q ),
	.datad(!\rr|done~q ),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector50~0 .extended_lut = "off";
defparam \rr|Selector50~0 .lut_mask = 64'h0FDF0FDF0FFF0FFF;
defparam \rr|Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N5
dffeas \rr|done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|done .is_wysiwyg = "true";
defparam \rr|done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N18
cyclonev_lcell_comb \NS.RENDER_DONE~0 (
// Equation(s):
// \NS.RENDER_DONE~0_combout  = ( \S.WAIT_RENDER~q  & ( \rr|done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\S.WAIT_RENDER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS.RENDER_DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS.RENDER_DONE~0 .extended_lut = "off";
defparam \NS.RENDER_DONE~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \NS.RENDER_DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N19
dffeas \S.RENDER_DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\NS.RENDER_DONE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.RENDER_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.RENDER_DONE .is_wysiwyg = "true";
defparam \S.RENDER_DONE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N21
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( !\S.RENDER_DONE~q  & ( (!\KEY[0]~input_o ) # (\S.WAIT_ADDR~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\S.WAIT_ADDR~q ),
	.datae(gnd),
	.dataf(!\S.RENDER_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'hAAFFAAFF00000000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N23
dffeas \S.WAIT_ADDR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WAIT_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WAIT_ADDR .is_wysiwyg = "true";
defparam \S.WAIT_ADDR .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N3
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \S.WAIT_ADDR~q  & ( (!\KEY[0]~input_o  & \S.READ_ADDR~q ) ) ) # ( !\S.WAIT_ADDR~q  & ( !\KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\S.READ_ADDR~q ),
	.datae(gnd),
	.dataf(!\S.WAIT_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'hAAAAAAAA00AA00AA;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N5
dffeas \S.READ_ADDR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.READ_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.READ_ADDR .is_wysiwyg = "true";
defparam \S.READ_ADDR .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N54
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\KEY[0]~input_o  & ((\S.WAIT_DATA~q ) # (\S.READ_ADDR~q )))

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\S.READ_ADDR~q ),
	.datad(!\S.WAIT_DATA~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0555055505550555;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N56
dffeas \S.WAIT_DATA (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WAIT_DATA .is_wysiwyg = "true";
defparam \S.WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N57
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \S.WAIT_DATA~q  & ( !\KEY[0]~input_o  ) ) # ( !\S.WAIT_DATA~q  & ( (!\KEY[0]~input_o  & \S.READ_DATA~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\S.READ_DATA~q ),
	.datae(gnd),
	.dataf(!\S.WAIT_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h00AA00AAAAAAAAAA;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N59
dffeas \S.READ_DATA (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.READ_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.READ_DATA .is_wysiwyg = "true";
defparam \S.READ_DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N0
cyclonev_lcell_comb \NS.WRITE_DATA~0 (
// Equation(s):
// \NS.WRITE_DATA~0_combout  = (\KEY[0]~input_o  & \S.READ_DATA~q )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\S.READ_DATA~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS.WRITE_DATA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS.WRITE_DATA~0 .extended_lut = "off";
defparam \NS.WRITE_DATA~0 .lut_mask = 64'h1111111111111111;
defparam \NS.WRITE_DATA~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N2
dffeas \S.WRITE_DATA (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\NS.WRITE_DATA~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WRITE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WRITE_DATA .is_wysiwyg = "true";
defparam \S.WRITE_DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N27
cyclonev_lcell_comb WideOr2(
// Equation(s):
// \WideOr2~combout  = ( \S.WAIT_ADDR~q  & ( ((\S.WAIT_DATA~q ) # (\S.WAIT_RENDER~q )) # (\S.WRITE_DATA~q ) ) ) # ( !\S.WAIT_ADDR~q  )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(gnd),
	.datac(!\S.WAIT_RENDER~q ),
	.datad(!\S.WAIT_DATA~q ),
	.datae(gnd),
	.dataf(!\S.WAIT_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr2.extended_lut = "off";
defparam WideOr2.lut_mask = 64'hFFFFFFFF5FFF5FFF;
defparam WideOr2.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N45
cyclonev_lcell_comb WideOr1(
// Equation(s):
// \WideOr1~combout  = ( \S.WAIT_ADDR~q  & ( ((\S.WRITE_DATA~q ) # (\S.START_RENDER~q )) # (\S.READ_ADDR~q ) ) ) # ( !\S.WAIT_ADDR~q  )

	.dataa(!\S.READ_ADDR~q ),
	.datab(gnd),
	.datac(!\S.START_RENDER~q ),
	.datad(!\S.WRITE_DATA~q ),
	.datae(gnd),
	.dataf(!\S.WAIT_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr1.extended_lut = "off";
defparam WideOr1.lut_mask = 64'hFFFFFFFF5FFF5FFF;
defparam WideOr1.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N42
cyclonev_lcell_comb WideOr0(
// Equation(s):
// \WideOr0~combout  = ( \S.WAIT_ADDR~q  & ( ((\S.READ_DATA~q ) # (\S.WAIT_DATA~q )) # (\S.READ_ADDR~q ) ) ) # ( !\S.WAIT_ADDR~q  )

	.dataa(!\S.READ_ADDR~q ),
	.datab(gnd),
	.datac(!\S.WAIT_DATA~q ),
	.datad(!\S.READ_DATA~q ),
	.datae(gnd),
	.dataf(!\S.WAIT_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr0.extended_lut = "off";
defparam WideOr0.lut_mask = 64'hFFFFFFFF5FFF5FFF;
defparam WideOr0.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N15
cyclonev_lcell_comb \controller|controller|clock|clk_25~0 (
// Equation(s):
// \controller|controller|clock|clk_25~0_combout  = ( !\controller|controller|clock|clk_25~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|clock|clk_25~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|clock|clk_25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|clock|clk_25~0 .extended_lut = "off";
defparam \controller|controller|clock|clk_25~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \controller|controller|clock|clk_25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N14
dffeas \controller|controller|clock|clk_25 (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\controller|controller|clock|clk_25~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|clock|clk_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|clock|clk_25 .is_wysiwyg = "true";
defparam \controller|controller|clock|clk_25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N30
cyclonev_lcell_comb \controller|controller|driver|Add0~25 (
// Equation(s):
// \controller|controller|driver|Add0~25_sumout  = SUM(( \controller|controller|driver|hcount [0] ) + ( VCC ) + ( !VCC ))
// \controller|controller|driver|Add0~26  = CARRY(( \controller|controller|driver|hcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~25_sumout ),
	.cout(\controller|controller|driver|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~25 .extended_lut = "off";
defparam \controller|controller|driver|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \controller|controller|driver|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N43
dffeas \controller|controller|driver|hcount[9] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~21_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[9] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y70_N31
dffeas \controller|controller|driver|hcount[4] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~17_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[4] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N9
cyclonev_lcell_comb \controller|controller|driver|Equal0~0 (
// Equation(s):
// \controller|controller|driver|Equal0~0_combout  = ( \controller|controller|driver|hcount [0] & ( !\controller|controller|driver|hcount [8] & ( (\controller|controller|driver|hcount[3]~DUPLICATE_q  & (\controller|controller|driver|hcount [1] & 
// (!\controller|controller|driver|hcount[7]~DUPLICATE_q  & \controller|controller|driver|hcount [2]))) ) ) )

	.dataa(!\controller|controller|driver|hcount[3]~DUPLICATE_q ),
	.datab(!\controller|controller|driver|hcount [1]),
	.datac(!\controller|controller|driver|hcount[7]~DUPLICATE_q ),
	.datad(!\controller|controller|driver|hcount [2]),
	.datae(!\controller|controller|driver|hcount [0]),
	.dataf(!\controller|controller|driver|hcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal0~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal0~0 .lut_mask = 64'h0000001000000000;
defparam \controller|controller|driver|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N15
cyclonev_lcell_comb \controller|controller|driver|Equal0~1 (
// Equation(s):
// \controller|controller|driver|Equal0~1_combout  = ( \controller|controller|driver|Equal0~0_combout  & ( (\controller|controller|driver|hcount [9] & (\controller|controller|driver|hcount[4]~DUPLICATE_q  & (\controller|controller|driver|hcount [6] & 
// \controller|controller|driver|hcount [5]))) ) )

	.dataa(!\controller|controller|driver|hcount [9]),
	.datab(!\controller|controller|driver|hcount[4]~DUPLICATE_q ),
	.datac(!\controller|controller|driver|hcount [6]),
	.datad(!\controller|controller|driver|hcount [5]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal0~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal0~1 .lut_mask = 64'h0000000000010001;
defparam \controller|controller|driver|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N48
cyclonev_lcell_comb \controller|controller|driver|Selector1~0 (
// Equation(s):
// \controller|controller|driver|Selector1~0_combout  = ( \controller|controller|driver|Equal0~1_combout  & ( (!\controller|controller|driver|hs.HDISP~q ) # ((\controller|controller|driver|hs.HFRONT~q  & ((!\controller|controller|driver|Equal1~0_combout ) # 
// (\controller|controller|driver|hcount [5])))) ) ) # ( !\controller|controller|driver|Equal0~1_combout  & ( (\controller|controller|driver|hs.HFRONT~q  & ((!\controller|controller|driver|Equal1~0_combout ) # (\controller|controller|driver|hcount [5]))) ) )

	.dataa(!\controller|controller|driver|Equal1~0_combout ),
	.datab(!\controller|controller|driver|hs.HFRONT~q ),
	.datac(!\controller|controller|driver|hcount [5]),
	.datad(!\controller|controller|driver|hs.HDISP~q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector1~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector1~0 .lut_mask = 64'h23232323FF23FF23;
defparam \controller|controller|driver|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N59
dffeas \controller|controller|driver|hs.HFRONT (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector1~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HFRONT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HFRONT .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HFRONT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N9
cyclonev_lcell_comb \controller|controller|driver|hcount[7]~1 (
// Equation(s):
// \controller|controller|driver|hcount[7]~1_combout  = ( \controller|controller|driver|hs.HFRONT~q  & ( \controller|controller|driver|hcount [5] & ( (\controller|controller|driver|hcount[9]~DUPLICATE_q  & \controller|controller|driver|hcount [4]) ) ) ) # ( 
// !\controller|controller|driver|hs.HFRONT~q  & ( \controller|controller|driver|hcount [5] & ( (!\controller|controller|driver|hcount[9]~DUPLICATE_q  & (\controller|controller|driver|hs.HBACK~q  & !\controller|controller|driver|hcount [4])) # 
// (\controller|controller|driver|hcount[9]~DUPLICATE_q  & ((\controller|controller|driver|hcount [4]))) ) ) ) # ( \controller|controller|driver|hs.HFRONT~q  & ( !\controller|controller|driver|hcount [5] & ( 
// (!\controller|controller|driver|hcount[9]~DUPLICATE_q  & !\controller|controller|driver|hcount [4]) ) ) ) # ( !\controller|controller|driver|hs.HFRONT~q  & ( !\controller|controller|driver|hcount [5] & ( (!\controller|controller|driver|hs.HBACK~q  & 
// (!\controller|controller|driver|hcount[9]~DUPLICATE_q  & \controller|controller|driver|hcount [4])) ) ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|hs.HBACK~q ),
	.datac(!\controller|controller|driver|hcount[9]~DUPLICATE_q ),
	.datad(!\controller|controller|driver|hcount [4]),
	.datae(!\controller|controller|driver|hs.HFRONT~q ),
	.dataf(!\controller|controller|driver|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|hcount[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|hcount[7]~1 .extended_lut = "off";
defparam \controller|controller|driver|hcount[7]~1 .lut_mask = 64'h00C0F000300F000F;
defparam \controller|controller|driver|hcount[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N7
dffeas \controller|controller|driver|hcount[6]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~13_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N45
cyclonev_lcell_comb \controller|controller|driver|hcount[7]~0 (
// Equation(s):
// \controller|controller|driver|hcount[7]~0_combout  = ( \controller|controller|driver|hcount[6]~DUPLICATE_q  & ( \controller|controller|driver|hs.HDISP~q  & ( (!\controller|controller|driver|hcount [9] & (\controller|controller|driver|hcount[7]~1_combout  
// & (\controller|controller|driver|Equal0~0_combout  & \controller|controller|driver|hcount [4]))) ) ) ) # ( !\controller|controller|driver|hcount[6]~DUPLICATE_q  & ( \controller|controller|driver|hs.HDISP~q  & ( 
// (\controller|controller|driver|hcount[7]~1_combout  & (\controller|controller|driver|Equal0~0_combout  & !\controller|controller|driver|hcount [4])) ) ) ) # ( \controller|controller|driver|hcount[6]~DUPLICATE_q  & ( 
// !\controller|controller|driver|hs.HDISP~q  & ( (\controller|controller|driver|hcount [9] & (\controller|controller|driver|hcount[7]~1_combout  & \controller|controller|driver|Equal0~0_combout )) ) ) )

	.dataa(!\controller|controller|driver|hcount [9]),
	.datab(!\controller|controller|driver|hcount[7]~1_combout ),
	.datac(!\controller|controller|driver|Equal0~0_combout ),
	.datad(!\controller|controller|driver|hcount [4]),
	.datae(!\controller|controller|driver|hcount[6]~DUPLICATE_q ),
	.dataf(!\controller|controller|driver|hs.HDISP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|hcount[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|hcount[7]~0 .extended_lut = "off";
defparam \controller|controller|driver|hcount[7]~0 .lut_mask = 64'h0000010103000002;
defparam \controller|controller|driver|hcount[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N29
dffeas \controller|controller|driver|hcount[0] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~25_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[0] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N33
cyclonev_lcell_comb \controller|controller|driver|Add0~5 (
// Equation(s):
// \controller|controller|driver|Add0~5_sumout  = SUM(( \controller|controller|driver|hcount [1] ) + ( GND ) + ( \controller|controller|driver|Add0~26  ))
// \controller|controller|driver|Add0~6  = CARRY(( \controller|controller|driver|hcount [1] ) + ( GND ) + ( \controller|controller|driver|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~5_sumout ),
	.cout(\controller|controller|driver|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~5 .extended_lut = "off";
defparam \controller|controller|driver|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N8
dffeas \controller|controller|driver|hcount[1] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~5_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[1] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N36
cyclonev_lcell_comb \controller|controller|driver|Add0~1 (
// Equation(s):
// \controller|controller|driver|Add0~1_sumout  = SUM(( \controller|controller|driver|hcount [2] ) + ( GND ) + ( \controller|controller|driver|Add0~6  ))
// \controller|controller|driver|Add0~2  = CARRY(( \controller|controller|driver|hcount [2] ) + ( GND ) + ( \controller|controller|driver|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~1_sumout ),
	.cout(\controller|controller|driver|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~1 .extended_lut = "off";
defparam \controller|controller|driver|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N26
dffeas \controller|controller|driver|hcount[2] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~1_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[2] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N39
cyclonev_lcell_comb \controller|controller|driver|Add0~33 (
// Equation(s):
// \controller|controller|driver|Add0~33_sumout  = SUM(( \controller|controller|driver|hcount[3]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~2  ))
// \controller|controller|driver|Add0~34  = CARRY(( \controller|controller|driver|hcount[3]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~33_sumout ),
	.cout(\controller|controller|driver|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~33 .extended_lut = "off";
defparam \controller|controller|driver|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N23
dffeas \controller|controller|driver|hcount[3]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~33_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[3]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N42
cyclonev_lcell_comb \controller|controller|driver|Add0~17 (
// Equation(s):
// \controller|controller|driver|Add0~17_sumout  = SUM(( \controller|controller|driver|hcount[4]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~34  ))
// \controller|controller|driver|Add0~18  = CARRY(( \controller|controller|driver|hcount[4]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~17_sumout ),
	.cout(\controller|controller|driver|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~17 .extended_lut = "off";
defparam \controller|controller|driver|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N32
dffeas \controller|controller|driver|hcount[4]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~17_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N45
cyclonev_lcell_comb \controller|controller|driver|Add0~9 (
// Equation(s):
// \controller|controller|driver|Add0~9_sumout  = SUM(( \controller|controller|driver|hcount [5] ) + ( GND ) + ( \controller|controller|driver|Add0~18  ))
// \controller|controller|driver|Add0~10  = CARRY(( \controller|controller|driver|hcount [5] ) + ( GND ) + ( \controller|controller|driver|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~9_sumout ),
	.cout(\controller|controller|driver|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~9 .extended_lut = "off";
defparam \controller|controller|driver|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N20
dffeas \controller|controller|driver|hcount[5] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~9_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[5] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N48
cyclonev_lcell_comb \controller|controller|driver|Add0~13 (
// Equation(s):
// \controller|controller|driver|Add0~13_sumout  = SUM(( \controller|controller|driver|hcount [6] ) + ( GND ) + ( \controller|controller|driver|Add0~10  ))
// \controller|controller|driver|Add0~14  = CARRY(( \controller|controller|driver|hcount [6] ) + ( GND ) + ( \controller|controller|driver|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~13_sumout ),
	.cout(\controller|controller|driver|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~13 .extended_lut = "off";
defparam \controller|controller|driver|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N8
dffeas \controller|controller|driver|hcount[6] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~13_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[6] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N51
cyclonev_lcell_comb \controller|controller|driver|Add0~29 (
// Equation(s):
// \controller|controller|driver|Add0~29_sumout  = SUM(( \controller|controller|driver|hcount[7]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~14  ))
// \controller|controller|driver|Add0~30  = CARRY(( \controller|controller|driver|hcount[7]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~29_sumout ),
	.cout(\controller|controller|driver|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~29 .extended_lut = "off";
defparam \controller|controller|driver|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N17
dffeas \controller|controller|driver|hcount[7]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~29_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[7]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N54
cyclonev_lcell_comb \controller|controller|driver|Add0~37 (
// Equation(s):
// \controller|controller|driver|Add0~37_sumout  = SUM(( \controller|controller|driver|hcount [8] ) + ( GND ) + ( \controller|controller|driver|Add0~30  ))
// \controller|controller|driver|Add0~38  = CARRY(( \controller|controller|driver|hcount [8] ) + ( GND ) + ( \controller|controller|driver|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~37_sumout ),
	.cout(\controller|controller|driver|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~37 .extended_lut = "off";
defparam \controller|controller|driver|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N20
dffeas \controller|controller|driver|hcount[8] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~37_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[8] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N57
cyclonev_lcell_comb \controller|controller|driver|Add0~21 (
// Equation(s):
// \controller|controller|driver|Add0~21_sumout  = SUM(( \controller|controller|driver|hcount[9]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~21 .extended_lut = "off";
defparam \controller|controller|driver|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N44
dffeas \controller|controller|driver|hcount[9]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~21_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[9]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N33
cyclonev_lcell_comb \controller|controller|driver|Equal1~0 (
// Equation(s):
// \controller|controller|driver|Equal1~0_combout  = ( \controller|controller|driver|Equal0~0_combout  & ( !\controller|controller|driver|hcount [6] & ( (!\controller|controller|driver|hcount[9]~DUPLICATE_q  & 
// !\controller|controller|driver|hcount[4]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|hcount[9]~DUPLICATE_q ),
	.datac(!\controller|controller|driver|hcount[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\controller|controller|driver|Equal0~0_combout ),
	.dataf(!\controller|controller|driver|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal1~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal1~0 .lut_mask = 64'h0000C0C000000000;
defparam \controller|controller|driver|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N54
cyclonev_lcell_comb \controller|controller|driver|Equal2~0 (
// Equation(s):
// \controller|controller|driver|Equal2~0_combout  = ( \controller|controller|driver|hcount [6] & ( (!\controller|controller|driver|hcount [9] & (\controller|controller|driver|hcount[4]~DUPLICATE_q  & (!\controller|controller|driver|hcount [5] & 
// \controller|controller|driver|Equal0~0_combout ))) ) )

	.dataa(!\controller|controller|driver|hcount [9]),
	.datab(!\controller|controller|driver|hcount[4]~DUPLICATE_q ),
	.datac(!\controller|controller|driver|hcount [5]),
	.datad(!\controller|controller|driver|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal2~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal2~0 .lut_mask = 64'h0000000000200020;
defparam \controller|controller|driver|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N27
cyclonev_lcell_comb \controller|controller|driver|Selector2~0 (
// Equation(s):
// \controller|controller|driver|Selector2~0_combout  = ( \controller|controller|driver|Equal1~0_combout  & ( (!\controller|controller|driver|hcount [5] & (((\controller|controller|driver|hs.HSYNC~q  & !\controller|controller|driver|Equal2~0_combout )) # 
// (\controller|controller|driver|hs.HFRONT~q ))) # (\controller|controller|driver|hcount [5] & (\controller|controller|driver|hs.HSYNC~q  & ((!\controller|controller|driver|Equal2~0_combout )))) ) ) # ( !\controller|controller|driver|Equal1~0_combout  & ( 
// (\controller|controller|driver|hs.HSYNC~q  & !\controller|controller|driver|Equal2~0_combout ) ) )

	.dataa(!\controller|controller|driver|hcount [5]),
	.datab(!\controller|controller|driver|hs.HSYNC~q ),
	.datac(!\controller|controller|driver|hs.HFRONT~q ),
	.datad(!\controller|controller|driver|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector2~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector2~0 .lut_mask = 64'h330033003B0A3B0A;
defparam \controller|controller|driver|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N23
dffeas \controller|controller|driver|hs.HSYNC (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector2~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HSYNC .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HSYNC .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N21
cyclonev_lcell_comb \controller|controller|driver|Selector3~0 (
// Equation(s):
// \controller|controller|driver|Selector3~0_combout  = ( \controller|controller|driver|hcount [5] & ( (!\controller|controller|driver|Equal1~0_combout  & (((\controller|controller|driver|Equal2~0_combout  & \controller|controller|driver|hs.HSYNC~q )) # 
// (\controller|controller|driver|hs.HBACK~q ))) # (\controller|controller|driver|Equal1~0_combout  & (\controller|controller|driver|Equal2~0_combout  & ((\controller|controller|driver|hs.HSYNC~q )))) ) ) # ( !\controller|controller|driver|hcount [5] & ( 
// ((\controller|controller|driver|Equal2~0_combout  & \controller|controller|driver|hs.HSYNC~q )) # (\controller|controller|driver|hs.HBACK~q ) ) )

	.dataa(!\controller|controller|driver|Equal1~0_combout ),
	.datab(!\controller|controller|driver|Equal2~0_combout ),
	.datac(!\controller|controller|driver|hs.HBACK~q ),
	.datad(!\controller|controller|driver|hs.HSYNC~q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector3~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector3~0 .lut_mask = 64'h0F3F0F3F0A3B0A3B;
defparam \controller|controller|driver|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N41
dffeas \controller|controller|driver|hs.HBACK (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector3~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HBACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HBACK .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HBACK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N36
cyclonev_lcell_comb \controller|controller|driver|Selector0~0 (
// Equation(s):
// \controller|controller|driver|Selector0~0_combout  = ( \controller|controller|driver|Equal1~0_combout  & ( (!\controller|controller|driver|hs.HDISP~q  & (\controller|controller|driver|Equal0~1_combout  & ((!\controller|controller|driver|hs.HBACK~q ) # 
// (!\controller|controller|driver|hcount [5])))) # (\controller|controller|driver|hs.HDISP~q  & ((!\controller|controller|driver|hs.HBACK~q ) # ((!\controller|controller|driver|hcount [5])))) ) ) # ( !\controller|controller|driver|Equal1~0_combout  & ( 
// (\controller|controller|driver|Equal0~1_combout ) # (\controller|controller|driver|hs.HDISP~q ) ) )

	.dataa(!\controller|controller|driver|hs.HDISP~q ),
	.datab(!\controller|controller|driver|hs.HBACK~q ),
	.datac(!\controller|controller|driver|hcount [5]),
	.datad(!\controller|controller|driver|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector0~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector0~0 .lut_mask = 64'h55FF55FF54FC54FC;
defparam \controller|controller|driver|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N50
dffeas \controller|controller|driver|hs.HDISP (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector0~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HDISP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HDISP .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HDISP .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N55
dffeas \controller|controller|driver|hblank~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|hs.HDISP~q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hblank~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hblank~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hblank~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N30
cyclonev_lcell_comb \controller|controller|driver|Add1~5 (
// Equation(s):
// \controller|controller|driver|Add1~5_sumout  = SUM(( \controller|controller|driver|vcount [0] ) + ( VCC ) + ( !VCC ))
// \controller|controller|driver|Add1~6  = CARRY(( \controller|controller|driver|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~5_sumout ),
	.cout(\controller|controller|driver|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~5 .extended_lut = "off";
defparam \controller|controller|driver|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \controller|controller|driver|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N22
dffeas \controller|controller|driver|vs.VDISP~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector4~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VDISP~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VDISP~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VDISP~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N33
cyclonev_lcell_comb \controller|controller|driver|Add1~9 (
// Equation(s):
// \controller|controller|driver|Add1~9_sumout  = SUM(( \controller|controller|driver|vcount [1] ) + ( GND ) + ( \controller|controller|driver|Add1~6  ))
// \controller|controller|driver|Add1~10  = CARRY(( \controller|controller|driver|vcount [1] ) + ( GND ) + ( \controller|controller|driver|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~9_sumout ),
	.cout(\controller|controller|driver|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~9 .extended_lut = "off";
defparam \controller|controller|driver|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N59
dffeas \controller|controller|driver|vcount[1] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~9_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[1] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N36
cyclonev_lcell_comb \controller|controller|driver|Add1~33 (
// Equation(s):
// \controller|controller|driver|Add1~33_sumout  = SUM(( \controller|controller|driver|vcount[2]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~10  ))
// \controller|controller|driver|Add1~34  = CARRY(( \controller|controller|driver|vcount[2]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~33_sumout ),
	.cout(\controller|controller|driver|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~33 .extended_lut = "off";
defparam \controller|controller|driver|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N56
dffeas \controller|controller|driver|vcount[2]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~33_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[2]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N39
cyclonev_lcell_comb \controller|controller|driver|Add1~37 (
// Equation(s):
// \controller|controller|driver|Add1~37_sumout  = SUM(( \controller|controller|driver|vcount[3]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~34  ))
// \controller|controller|driver|Add1~38  = CARRY(( \controller|controller|driver|vcount[3]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~37_sumout ),
	.cout(\controller|controller|driver|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~37 .extended_lut = "off";
defparam \controller|controller|driver|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N42
cyclonev_lcell_comb \controller|controller|driver|Add1~13 (
// Equation(s):
// \controller|controller|driver|Add1~13_sumout  = SUM(( \controller|controller|driver|vcount [4] ) + ( GND ) + ( \controller|controller|driver|Add1~38  ))
// \controller|controller|driver|Add1~14  = CARRY(( \controller|controller|driver|vcount [4] ) + ( GND ) + ( \controller|controller|driver|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~13_sumout ),
	.cout(\controller|controller|driver|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~13 .extended_lut = "off";
defparam \controller|controller|driver|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N40
dffeas \controller|controller|driver|vcount[4] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~13_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[4] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N45
cyclonev_lcell_comb \controller|controller|driver|Add1~1 (
// Equation(s):
// \controller|controller|driver|Add1~1_sumout  = SUM(( \controller|controller|driver|vcount[5]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~14  ))
// \controller|controller|driver|Add1~2  = CARRY(( \controller|controller|driver|vcount[5]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~1_sumout ),
	.cout(\controller|controller|driver|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~1 .extended_lut = "off";
defparam \controller|controller|driver|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N43
dffeas \controller|controller|driver|vcount[5]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~1_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[5]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N48
cyclonev_lcell_comb \controller|controller|driver|Add1~17 (
// Equation(s):
// \controller|controller|driver|Add1~17_sumout  = SUM(( \controller|controller|driver|vcount[6]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~2  ))
// \controller|controller|driver|Add1~18  = CARRY(( \controller|controller|driver|vcount[6]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~17_sumout ),
	.cout(\controller|controller|driver|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~17 .extended_lut = "off";
defparam \controller|controller|driver|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N37
dffeas \controller|controller|driver|vcount[6]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~17_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N51
cyclonev_lcell_comb \controller|controller|driver|Add1~21 (
// Equation(s):
// \controller|controller|driver|Add1~21_sumout  = SUM(( \controller|controller|driver|vcount [7] ) + ( GND ) + ( \controller|controller|driver|Add1~18  ))
// \controller|controller|driver|Add1~22  = CARRY(( \controller|controller|driver|vcount [7] ) + ( GND ) + ( \controller|controller|driver|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~21_sumout ),
	.cout(\controller|controller|driver|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~21 .extended_lut = "off";
defparam \controller|controller|driver|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N26
dffeas \controller|controller|driver|vcount[7] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~21_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[7] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y69_N16
dffeas \controller|controller|driver|vcount[8]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~29_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[8]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N54
cyclonev_lcell_comb \controller|controller|driver|Add1~29 (
// Equation(s):
// \controller|controller|driver|Add1~29_sumout  = SUM(( \controller|controller|driver|vcount[8]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~22  ))
// \controller|controller|driver|Add1~30  = CARRY(( \controller|controller|driver|vcount[8]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~29_sumout ),
	.cout(\controller|controller|driver|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~29 .extended_lut = "off";
defparam \controller|controller|driver|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N17
dffeas \controller|controller|driver|vcount[8] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~29_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[8] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N57
cyclonev_lcell_comb \controller|controller|driver|Add1~25 (
// Equation(s):
// \controller|controller|driver|Add1~25_sumout  = SUM(( \controller|controller|driver|vcount [9] ) + ( GND ) + ( \controller|controller|driver|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~25 .extended_lut = "off";
defparam \controller|controller|driver|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N47
dffeas \controller|controller|driver|vcount[9] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~25_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[9] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N41
dffeas \controller|controller|driver|vcount[4]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~13_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N18
cyclonev_lcell_comb \controller|controller|driver|Equal5~0 (
// Equation(s):
// \controller|controller|driver|Equal5~0_combout  = ( !\controller|controller|driver|vcount [9] & ( !\controller|controller|driver|vcount[4]~DUPLICATE_q  & ( (!\controller|controller|driver|vcount[2]~DUPLICATE_q  & 
// (!\controller|controller|driver|vcount[6]~DUPLICATE_q  & (!\controller|controller|driver|vcount [7] & !\controller|controller|driver|vcount [8]))) ) ) )

	.dataa(!\controller|controller|driver|vcount[2]~DUPLICATE_q ),
	.datab(!\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.datac(!\controller|controller|driver|vcount [7]),
	.datad(!\controller|controller|driver|vcount [8]),
	.datae(!\controller|controller|driver|vcount [9]),
	.dataf(!\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal5~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal5~0 .lut_mask = 64'h8000000000000000;
defparam \controller|controller|driver|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N38
dffeas \controller|controller|driver|vcount[6] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~17_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[6] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N57
cyclonev_lcell_comb \controller|controller|driver|Equal4~0 (
// Equation(s):
// \controller|controller|driver|Equal4~0_combout  = ( \controller|controller|driver|vcount[2]~DUPLICATE_q  & ( \controller|controller|driver|vcount[4]~DUPLICATE_q  & ( (\controller|controller|driver|vcount [6] & (!\controller|controller|driver|vcount [9] & 
// (\controller|controller|driver|vcount [8] & \controller|controller|driver|vcount [7]))) ) ) )

	.dataa(!\controller|controller|driver|vcount [6]),
	.datab(!\controller|controller|driver|vcount [9]),
	.datac(!\controller|controller|driver|vcount [8]),
	.datad(!\controller|controller|driver|vcount [7]),
	.datae(!\controller|controller|driver|vcount[2]~DUPLICATE_q ),
	.dataf(!\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal4~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal4~0 .lut_mask = 64'h0000000000000004;
defparam \controller|controller|driver|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N12
cyclonev_lcell_comb \controller|controller|driver|Selector5~0 (
// Equation(s):
// \controller|controller|driver|Selector5~0_combout  = ( \controller|controller|driver|vs.VFRONT~q  & ( \controller|controller|driver|Equal4~0_combout  & ( ((!\controller|controller|driver|Equal4~1_combout ) # 
// (!\controller|controller|driver|Equal5~0_combout )) # (\controller|controller|driver|vcount [1]) ) ) ) # ( !\controller|controller|driver|vs.VFRONT~q  & ( \controller|controller|driver|Equal4~0_combout  & ( 
// (!\controller|controller|driver|vs.VDISP~DUPLICATE_q  & (\controller|controller|driver|vcount [1] & \controller|controller|driver|Equal4~1_combout )) ) ) ) # ( \controller|controller|driver|vs.VFRONT~q  & ( !\controller|controller|driver|Equal4~0_combout  
// & ( ((!\controller|controller|driver|Equal4~1_combout ) # (!\controller|controller|driver|Equal5~0_combout )) # (\controller|controller|driver|vcount [1]) ) ) )

	.dataa(!\controller|controller|driver|vs.VDISP~DUPLICATE_q ),
	.datab(!\controller|controller|driver|vcount [1]),
	.datac(!\controller|controller|driver|Equal4~1_combout ),
	.datad(!\controller|controller|driver|Equal5~0_combout ),
	.datae(!\controller|controller|driver|vs.VFRONT~q ),
	.dataf(!\controller|controller|driver|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector5~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector5~0 .lut_mask = 64'h0000FFF30202FFF3;
defparam \controller|controller|driver|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N5
dffeas \controller|controller|driver|vs.VFRONT (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector5~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VFRONT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VFRONT .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VFRONT .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y69_N44
dffeas \controller|controller|driver|vcount[5] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~1_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[5] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N3
cyclonev_lcell_comb \controller|controller|driver|Equal7~0 (
// Equation(s):
// \controller|controller|driver|Equal7~0_combout  = ( \controller|controller|driver|Equal5~0_combout  & ( (!\controller|controller|driver|vcount [3] & !\controller|controller|driver|vcount [1]) ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|vcount [3]),
	.datac(!\controller|controller|driver|vcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal7~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal7~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \controller|controller|driver|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N28
dffeas \controller|controller|driver|vcount[0]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~5_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[0]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N24
cyclonev_lcell_comb \controller|controller|driver|Selector6~0 (
// Equation(s):
// \controller|controller|driver|Selector6~0_combout  = ( \controller|controller|driver|Equal7~0_combout  & ( \controller|controller|driver|vcount[0]~DUPLICATE_q  & ( (!\controller|controller|driver|Equal5~1_combout  & 
// (((\controller|controller|driver|vs.VSYNC~q  & \controller|controller|driver|vcount [5])))) # (\controller|controller|driver|Equal5~1_combout  & (((\controller|controller|driver|vs.VSYNC~q  & \controller|controller|driver|vcount [5])) # 
// (\controller|controller|driver|vs.VFRONT~q ))) ) ) ) # ( !\controller|controller|driver|Equal7~0_combout  & ( \controller|controller|driver|vcount[0]~DUPLICATE_q  & ( ((\controller|controller|driver|Equal5~1_combout  & 
// \controller|controller|driver|vs.VFRONT~q )) # (\controller|controller|driver|vs.VSYNC~q ) ) ) ) # ( \controller|controller|driver|Equal7~0_combout  & ( !\controller|controller|driver|vcount[0]~DUPLICATE_q  & ( 
// ((\controller|controller|driver|Equal5~1_combout  & \controller|controller|driver|vs.VFRONT~q )) # (\controller|controller|driver|vs.VSYNC~q ) ) ) ) # ( !\controller|controller|driver|Equal7~0_combout  & ( 
// !\controller|controller|driver|vcount[0]~DUPLICATE_q  & ( ((\controller|controller|driver|Equal5~1_combout  & \controller|controller|driver|vs.VFRONT~q )) # (\controller|controller|driver|vs.VSYNC~q ) ) ) )

	.dataa(!\controller|controller|driver|Equal5~1_combout ),
	.datab(!\controller|controller|driver|vs.VFRONT~q ),
	.datac(!\controller|controller|driver|vs.VSYNC~q ),
	.datad(!\controller|controller|driver|vcount [5]),
	.datae(!\controller|controller|driver|Equal7~0_combout ),
	.dataf(!\controller|controller|driver|vcount[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector6~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector6~0 .lut_mask = 64'h1F1F1F1F1F1F111F;
defparam \controller|controller|driver|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N50
dffeas \controller|controller|driver|vs.VSYNC (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector6~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VSYNC .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VSYNC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N48
cyclonev_lcell_comb \controller|controller|driver|Selector7~0 (
// Equation(s):
// \controller|controller|driver|Selector7~0_combout  = ( \controller|controller|driver|Equal7~0_combout  & ( (!\controller|controller|driver|vs.VBACK~DUPLICATE_q  & (!\controller|controller|driver|vcount [5] & (\controller|controller|driver|vcount [0] & 
// \controller|controller|driver|vs.VSYNC~q ))) # (\controller|controller|driver|vs.VBACK~DUPLICATE_q  & ((!\controller|controller|driver|vcount [5]) # ((\controller|controller|driver|vcount [0])))) ) ) # ( !\controller|controller|driver|Equal7~0_combout  & 
// ( \controller|controller|driver|vs.VBACK~DUPLICATE_q  ) )

	.dataa(!\controller|controller|driver|vs.VBACK~DUPLICATE_q ),
	.datab(!\controller|controller|driver|vcount [5]),
	.datac(!\controller|controller|driver|vcount [0]),
	.datad(!\controller|controller|driver|vs.VSYNC~q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector7~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector7~0 .lut_mask = 64'h55555555454D454D;
defparam \controller|controller|driver|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N31
dffeas \controller|controller|driver|vs.VBACK~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector7~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VBACK~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VBACK~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VBACK~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N6
cyclonev_lcell_comb \controller|controller|driver|vcount[3]~0 (
// Equation(s):
// \controller|controller|driver|vcount[3]~0_combout  = ( \controller|controller|driver|vcount [0] & ( \controller|controller|driver|Equal5~0_combout  & ( (!\controller|controller|driver|vcount [3] & (!\controller|controller|driver|vcount [5] & 
// (!\controller|controller|driver|vs.VBACK~DUPLICATE_q  & !\controller|controller|driver|vcount [1]))) ) ) ) # ( !\controller|controller|driver|vcount [0] & ( \controller|controller|driver|Equal5~0_combout  & ( (!\controller|controller|driver|vcount [3] & 
// (\controller|controller|driver|vcount [5] & (\controller|controller|driver|vs.VBACK~DUPLICATE_q  & !\controller|controller|driver|vcount [1]))) ) ) )

	.dataa(!\controller|controller|driver|vcount [3]),
	.datab(!\controller|controller|driver|vcount [5]),
	.datac(!\controller|controller|driver|vs.VBACK~DUPLICATE_q ),
	.datad(!\controller|controller|driver|vcount [1]),
	.datae(!\controller|controller|driver|vcount [0]),
	.dataf(!\controller|controller|driver|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vcount[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vcount[3]~0 .extended_lut = "off";
defparam \controller|controller|driver|vcount[3]~0 .lut_mask = 64'h0000000002008000;
defparam \controller|controller|driver|vcount[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N3
cyclonev_lcell_comb \controller|controller|driver|Selector0~1 (
// Equation(s):
// \controller|controller|driver|Selector0~1_combout  = ( !\controller|controller|driver|hcount [6] & ( \controller|controller|driver|Equal0~0_combout  & ( (!\controller|controller|driver|hcount[4]~DUPLICATE_q  & 
// (!\controller|controller|driver|hcount[9]~DUPLICATE_q  & (\controller|controller|driver|hcount [5] & \controller|controller|driver|hs.HBACK~q ))) ) ) )

	.dataa(!\controller|controller|driver|hcount[4]~DUPLICATE_q ),
	.datab(!\controller|controller|driver|hcount[9]~DUPLICATE_q ),
	.datac(!\controller|controller|driver|hcount [5]),
	.datad(!\controller|controller|driver|hs.HBACK~q ),
	.datae(!\controller|controller|driver|hcount [6]),
	.dataf(!\controller|controller|driver|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector0~1 .extended_lut = "off";
defparam \controller|controller|driver|Selector0~1 .lut_mask = 64'h0000000000080000;
defparam \controller|controller|driver|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N51
cyclonev_lcell_comb \controller|controller|driver|Equal4~2 (
// Equation(s):
// \controller|controller|driver|Equal4~2_combout  = ( \controller|controller|driver|Equal4~1_combout  & ( (\controller|controller|driver|Equal4~0_combout  & \controller|controller|driver|vcount [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|Equal4~0_combout ),
	.datad(!\controller|controller|driver|vcount [1]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal4~2 .extended_lut = "off";
defparam \controller|controller|driver|Equal4~2 .lut_mask = 64'h00000000000F000F;
defparam \controller|controller|driver|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N39
cyclonev_lcell_comb \controller|controller|driver|vcount[3]~2 (
// Equation(s):
// \controller|controller|driver|vcount[3]~2_combout  = ( \controller|controller|driver|Equal5~1_combout  & ( \controller|controller|driver|Equal4~2_combout  & ( (!\controller|controller|driver|vs.VDISP~q ) # 
// (((\controller|controller|driver|Selector0~1_combout ) # (\controller|controller|driver|vcount[3]~0_combout )) # (\controller|controller|driver|vs.VFRONT~q )) ) ) ) # ( !\controller|controller|driver|Equal5~1_combout  & ( 
// \controller|controller|driver|Equal4~2_combout  & ( (!\controller|controller|driver|vs.VDISP~q ) # (((!\controller|controller|driver|vs.VFRONT~q  & \controller|controller|driver|vcount[3]~0_combout )) # (\controller|controller|driver|Selector0~1_combout 
// )) ) ) ) # ( \controller|controller|driver|Equal5~1_combout  & ( !\controller|controller|driver|Equal4~2_combout  & ( ((\controller|controller|driver|vs.VDISP~q  & ((\controller|controller|driver|vcount[3]~0_combout ) # 
// (\controller|controller|driver|vs.VFRONT~q )))) # (\controller|controller|driver|Selector0~1_combout ) ) ) ) # ( !\controller|controller|driver|Equal5~1_combout  & ( !\controller|controller|driver|Equal4~2_combout  & ( 
// ((\controller|controller|driver|vs.VDISP~q  & (!\controller|controller|driver|vs.VFRONT~q  & \controller|controller|driver|vcount[3]~0_combout ))) # (\controller|controller|driver|Selector0~1_combout ) ) ) )

	.dataa(!\controller|controller|driver|vs.VDISP~q ),
	.datab(!\controller|controller|driver|vs.VFRONT~q ),
	.datac(!\controller|controller|driver|vcount[3]~0_combout ),
	.datad(!\controller|controller|driver|Selector0~1_combout ),
	.datae(!\controller|controller|driver|Equal5~1_combout ),
	.dataf(!\controller|controller|driver|Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vcount[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vcount[3]~2 .extended_lut = "off";
defparam \controller|controller|driver|vcount[3]~2 .lut_mask = 64'h04FF15FFAEFFBFFF;
defparam \controller|controller|driver|vcount[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N10
dffeas \controller|controller|driver|vcount[3]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~37_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[3]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y69_N11
dffeas \controller|controller|driver|vcount[3] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~37_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[3] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N33
cyclonev_lcell_comb \controller|controller|driver|Equal4~1 (
// Equation(s):
// \controller|controller|driver|Equal4~1_combout  = ( \controller|controller|driver|vcount [0] & ( !\controller|controller|driver|vcount [5] & ( \controller|controller|driver|vcount [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [3]),
	.datad(gnd),
	.datae(!\controller|controller|driver|vcount [0]),
	.dataf(!\controller|controller|driver|vcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal4~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal4~1 .lut_mask = 64'h00000F0F00000000;
defparam \controller|controller|driver|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N0
cyclonev_lcell_comb \controller|controller|driver|Equal5~1 (
// Equation(s):
// \controller|controller|driver|Equal5~1_combout  = ( \controller|controller|driver|Equal5~0_combout  & ( (\controller|controller|driver|Equal4~1_combout  & !\controller|controller|driver|vcount [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|Equal4~1_combout ),
	.datad(!\controller|controller|driver|vcount [1]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal5~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal5~1 .lut_mask = 64'h000000000F000F00;
defparam \controller|controller|driver|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N12
cyclonev_lcell_comb \controller|controller|driver|vcount[3]~1 (
// Equation(s):
// \controller|controller|driver|vcount[3]~1_combout  = ( \controller|controller|driver|vs.VFRONT~q  & ( \controller|controller|driver|Equal4~2_combout  & ( (!\controller|controller|driver|vs.VDISP~q ) # (\controller|controller|driver|Equal5~1_combout ) ) ) 
// ) # ( !\controller|controller|driver|vs.VFRONT~q  & ( \controller|controller|driver|Equal4~2_combout  & ( (!\controller|controller|driver|vs.VDISP~q ) # (\controller|controller|driver|vcount[3]~0_combout ) ) ) ) # ( 
// \controller|controller|driver|vs.VFRONT~q  & ( !\controller|controller|driver|Equal4~2_combout  & ( (\controller|controller|driver|vs.VDISP~q  & \controller|controller|driver|Equal5~1_combout ) ) ) ) # ( !\controller|controller|driver|vs.VFRONT~q  & ( 
// !\controller|controller|driver|Equal4~2_combout  & ( (\controller|controller|driver|vs.VDISP~q  & \controller|controller|driver|vcount[3]~0_combout ) ) ) )

	.dataa(!\controller|controller|driver|vs.VDISP~q ),
	.datab(gnd),
	.datac(!\controller|controller|driver|Equal5~1_combout ),
	.datad(!\controller|controller|driver|vcount[3]~0_combout ),
	.datae(!\controller|controller|driver|vs.VFRONT~q ),
	.dataf(!\controller|controller|driver|Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vcount[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vcount[3]~1 .extended_lut = "off";
defparam \controller|controller|driver|vcount[3]~1 .lut_mask = 64'h00550505AAFFAFAF;
defparam \controller|controller|driver|vcount[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N29
dffeas \controller|controller|driver|vcount[0] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~5_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[0] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y69_N32
dffeas \controller|controller|driver|vs.VBACK (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector7~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VBACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VBACK .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VBACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N45
cyclonev_lcell_comb \controller|controller|driver|Selector4~0 (
// Equation(s):
// \controller|controller|driver|Selector4~0_combout  = ( \controller|controller|driver|vs.VDISP~q  & ( \controller|controller|driver|Equal4~2_combout  & ( ((!\controller|controller|driver|vcount [5]) # ((!\controller|controller|driver|vs.VBACK~q ) # 
// (!\controller|controller|driver|Equal7~0_combout ))) # (\controller|controller|driver|vcount [0]) ) ) ) # ( !\controller|controller|driver|vs.VDISP~q  & ( \controller|controller|driver|Equal4~2_combout  & ( ((!\controller|controller|driver|vcount [5]) # 
// ((!\controller|controller|driver|vs.VBACK~q ) # (!\controller|controller|driver|Equal7~0_combout ))) # (\controller|controller|driver|vcount [0]) ) ) ) # ( \controller|controller|driver|vs.VDISP~q  & ( !\controller|controller|driver|Equal4~2_combout  & ( 
// ((!\controller|controller|driver|vcount [5]) # ((!\controller|controller|driver|vs.VBACK~q ) # (!\controller|controller|driver|Equal7~0_combout ))) # (\controller|controller|driver|vcount [0]) ) ) )

	.dataa(!\controller|controller|driver|vcount [0]),
	.datab(!\controller|controller|driver|vcount [5]),
	.datac(!\controller|controller|driver|vs.VBACK~q ),
	.datad(!\controller|controller|driver|Equal7~0_combout ),
	.datae(!\controller|controller|driver|vs.VDISP~q ),
	.dataf(!\controller|controller|driver|Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector4~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector4~0 .lut_mask = 64'h0000FFFDFFFDFFFD;
defparam \controller|controller|driver|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N23
dffeas \controller|controller|driver|vs.VDISP (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector4~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VDISP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VDISP .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VDISP .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y68_N2
dffeas \controller|controller|driver|vblank (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|vs.VDISP~q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vblank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vblank .is_wysiwyg = "true";
defparam \controller|controller|driver|vblank .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N18
cyclonev_lcell_comb \controller|controller|driver|vga_blank (
// Equation(s):
// \controller|controller|driver|vga_blank~combout  = (\controller|controller|driver|vblank~q ) # (\controller|controller|driver|hblank~DUPLICATE_q )

	.dataa(!\controller|controller|driver|hblank~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vga_blank~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vga_blank .extended_lut = "off";
defparam \controller|controller|driver|vga_blank .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \controller|controller|driver|vga_blank .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N9
cyclonev_lcell_comb \controller|controller|driver|y[0]~0 (
// Equation(s):
// \controller|controller|driver|y[0]~0_combout  = (\controller|controller|driver|vcount[0]~DUPLICATE_q  & !\controller|controller|driver|vblank~q )

	.dataa(!\controller|controller|driver|vcount[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vblank~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|y[0]~0 .extended_lut = "off";
defparam \controller|controller|driver|y[0]~0 .lut_mask = 64'h5500550055005500;
defparam \controller|controller|driver|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N15
cyclonev_lcell_comb \controller|controller|driver|y[1]~1 (
// Equation(s):
// \controller|controller|driver|y[1]~1_combout  = (\controller|controller|driver|vcount [1] & !\controller|controller|driver|vblank~q )

	.dataa(!\controller|controller|driver|vcount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vblank~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|y[1]~1 .extended_lut = "off";
defparam \controller|controller|driver|y[1]~1 .lut_mask = 64'h5500550055005500;
defparam \controller|controller|driver|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N55
dffeas \controller|controller|driver|vcount[2] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~33_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[3]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[2] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N18
cyclonev_lcell_comb \controller|controller|driver|y[2]~2 (
// Equation(s):
// \controller|controller|driver|y[2]~2_combout  = (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [2])

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(!\controller|controller|driver|vcount [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|y[2]~2 .extended_lut = "off";
defparam \controller|controller|driver|y[2]~2 .lut_mask = 64'h2222222222222222;
defparam \controller|controller|driver|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N36
cyclonev_lcell_comb \controller|WRITE_S.START~feeder (
// Equation(s):
// \controller|WRITE_S.START~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_S.START~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_S.START~feeder .extended_lut = "off";
defparam \controller|WRITE_S.START~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \controller|WRITE_S.START~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N38
dffeas \controller|WRITE_S.START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_S.START~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.START .is_wysiwyg = "true";
defparam \controller|WRITE_S.START .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N1
dffeas \controller|WRITE_S.CHECK~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.CHECK~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.CHECK~DUPLICATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.CHECK~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N31
dffeas \controller|WRITE_S.ITERATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS.ITERATE~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.ITERATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.ITERATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.ITERATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N37
dffeas \controller|WRITE_S.START~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_S.START~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.START~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.START~DUPLICATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.START~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N15
cyclonev_lcell_comb \controller|Selector0~0 (
// Equation(s):
// \controller|Selector0~0_combout  = ( \controller|WRITE_S.CHECK~DUPLICATE_q  & ( (!\controller|WRITE_S.START~DUPLICATE_q ) # (\controller|Equal0~2_combout ) ) ) # ( !\controller|WRITE_S.CHECK~DUPLICATE_q  & ( !\controller|WRITE_S.START~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WRITE_S.START~DUPLICATE_q ),
	.datad(!\controller|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.CHECK~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector0~0 .extended_lut = "off";
defparam \controller|Selector0~0 .lut_mask = 64'hF0F0F0F0F0FFF0FF;
defparam \controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N17
dffeas \controller|WRITE_S.WRITE_DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.WRITE_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.WRITE_DONE .is_wysiwyg = "true";
defparam \controller|WRITE_S.WRITE_DONE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N16
dffeas \controller|controller|switch_buffer~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|switch_buffer~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|switch_buffer~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|switch_buffer~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N3
cyclonev_lcell_comb \controller|Selector1~0 (
// Equation(s):
// \controller|Selector1~0_combout  = ((!\controller|controller|switch_buffer~DUPLICATE_q  & \controller|WRITE_S.WAIT_SWITCH~q )) # (\controller|WRITE_S.WRITE_DONE~q )

	.dataa(!\controller|controller|switch_buffer~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\controller|WRITE_S.WRITE_DONE~q ),
	.datad(!\controller|WRITE_S.WAIT_SWITCH~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector1~0 .extended_lut = "off";
defparam \controller|Selector1~0 .lut_mask = 64'h0FAF0FAF0FAF0FAF;
defparam \controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N5
dffeas \controller|WRITE_S.WAIT_SWITCH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.WAIT_SWITCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.WAIT_SWITCH .is_wysiwyg = "true";
defparam \controller|WRITE_S.WAIT_SWITCH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N54
cyclonev_lcell_comb \controller|WRITE_NS.WRITE_START~0 (
// Equation(s):
// \controller|WRITE_NS.WRITE_START~0_combout  = (\controller|controller|switch_buffer~DUPLICATE_q  & \controller|WRITE_S.WAIT_SWITCH~q )

	.dataa(!\controller|controller|switch_buffer~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\controller|WRITE_S.WAIT_SWITCH~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS.WRITE_START~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS.WRITE_START~0 .extended_lut = "off";
defparam \controller|WRITE_NS.WRITE_START~0 .lut_mask = 64'h0505050505050505;
defparam \controller|WRITE_NS.WRITE_START~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N56
dffeas \controller|WRITE_S.WRITE_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS.WRITE_START~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.WRITE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.WRITE_START .is_wysiwyg = "true";
defparam \controller|WRITE_S.WRITE_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N51
cyclonev_lcell_comb \controller|WideOr4 (
// Equation(s):
// \controller|WideOr4~combout  = ( !\controller|WRITE_S.DELAY~q  & ( (\controller|WRITE_S.START~DUPLICATE_q  & (!\controller|WRITE_S.CHECK~DUPLICATE_q  & (!\controller|WRITE_S.WRITE_DONE~q  & !\controller|WRITE_S.WRITE_START~q ))) ) )

	.dataa(!\controller|WRITE_S.START~DUPLICATE_q ),
	.datab(!\controller|WRITE_S.CHECK~DUPLICATE_q ),
	.datac(!\controller|WRITE_S.WRITE_DONE~q ),
	.datad(!\controller|WRITE_S.WRITE_START~q ),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.DELAY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr4 .extended_lut = "off";
defparam \controller|WideOr4 .lut_mask = 64'h4000400000000000;
defparam \controller|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N0
cyclonev_lcell_comb \controller|Add1~1 (
// Equation(s):
// \controller|Add1~1_sumout  = SUM(( \controller|address_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \controller|Add1~2  = CARRY(( \controller|address_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~1_sumout ),
	.cout(\controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~1 .extended_lut = "off";
defparam \controller|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N1
dffeas \controller|address_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[0] .is_wysiwyg = "true";
defparam \controller|address_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N0
cyclonev_lcell_comb \controller|Selector16~0 (
// Equation(s):
// \controller|Selector16~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [0])) # (\controller|Add1~1_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (!\controller|WideOr4~combout  & \controller|address_count [0]) ) )

	.dataa(!\controller|WideOr4~combout ),
	.datab(!\controller|Add1~1_sumout ),
	.datac(gnd),
	.datad(!\controller|address_count [0]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector16~0 .extended_lut = "off";
defparam \controller|Selector16~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \controller|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N2
dffeas \controller|address_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N3
cyclonev_lcell_comb \controller|Add1~5 (
// Equation(s):
// \controller|Add1~5_sumout  = SUM(( \controller|address_count [1] ) + ( GND ) + ( \controller|Add1~2  ))
// \controller|Add1~6  = CARRY(( \controller|address_count [1] ) + ( GND ) + ( \controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~5_sumout ),
	.cout(\controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~5 .extended_lut = "off";
defparam \controller|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N57
cyclonev_lcell_comb \controller|Selector15~0 (
// Equation(s):
// \controller|Selector15~0_combout  = ( \controller|Add1~5_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [1])) # (\controller|WRITE_S.ITERATE~q ) ) ) # ( !\controller|Add1~5_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [1]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(gnd),
	.datad(!\controller|address_count [1]),
	.datae(gnd),
	.dataf(!\controller|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector15~0 .extended_lut = "off";
defparam \controller|Selector15~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \controller|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N59
dffeas \controller|address_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[1] .is_wysiwyg = "true";
defparam \controller|address_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N6
cyclonev_lcell_comb \controller|Add1~9 (
// Equation(s):
// \controller|Add1~9_sumout  = SUM(( \controller|address_count [2] ) + ( GND ) + ( \controller|Add1~6  ))
// \controller|Add1~10  = CARRY(( \controller|address_count [2] ) + ( GND ) + ( \controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~9_sumout ),
	.cout(\controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~9 .extended_lut = "off";
defparam \controller|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N18
cyclonev_lcell_comb \controller|Selector14~0 (
// Equation(s):
// \controller|Selector14~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [2])) # (\controller|Add1~9_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (!\controller|WideOr4~combout  & \controller|address_count [2]) ) )

	.dataa(!\controller|WideOr4~combout ),
	.datab(gnd),
	.datac(!\controller|Add1~9_sumout ),
	.datad(!\controller|address_count [2]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector14~0 .extended_lut = "off";
defparam \controller|Selector14~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \controller|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N20
dffeas \controller|address_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[2] .is_wysiwyg = "true";
defparam \controller|address_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N9
cyclonev_lcell_comb \controller|Add1~13 (
// Equation(s):
// \controller|Add1~13_sumout  = SUM(( \controller|address_count [3] ) + ( GND ) + ( \controller|Add1~10  ))
// \controller|Add1~14  = CARRY(( \controller|address_count [3] ) + ( GND ) + ( \controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~13_sumout ),
	.cout(\controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~13 .extended_lut = "off";
defparam \controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N21
cyclonev_lcell_comb \controller|Selector13~0 (
// Equation(s):
// \controller|Selector13~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [3])) # (\controller|Add1~13_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (!\controller|WideOr4~combout  & \controller|address_count [3]) ) )

	.dataa(!\controller|WideOr4~combout ),
	.datab(gnd),
	.datac(!\controller|Add1~13_sumout ),
	.datad(!\controller|address_count [3]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector13~0 .extended_lut = "off";
defparam \controller|Selector13~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \controller|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N23
dffeas \controller|address_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[3] .is_wysiwyg = "true";
defparam \controller|address_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N12
cyclonev_lcell_comb \controller|Add1~17 (
// Equation(s):
// \controller|Add1~17_sumout  = SUM(( \controller|address_count [4] ) + ( GND ) + ( \controller|Add1~14  ))
// \controller|Add1~18  = CARRY(( \controller|address_count [4] ) + ( GND ) + ( \controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~17_sumout ),
	.cout(\controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~17 .extended_lut = "off";
defparam \controller|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N3
cyclonev_lcell_comb \controller|Selector12~0 (
// Equation(s):
// \controller|Selector12~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [4])) # (\controller|Add1~17_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (!\controller|WideOr4~combout  & \controller|address_count [4]) ) )

	.dataa(!\controller|WideOr4~combout ),
	.datab(gnd),
	.datac(!\controller|Add1~17_sumout ),
	.datad(!\controller|address_count [4]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector12~0 .extended_lut = "off";
defparam \controller|Selector12~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \controller|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N5
dffeas \controller|address_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[4] .is_wysiwyg = "true";
defparam \controller|address_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N15
cyclonev_lcell_comb \controller|Add1~21 (
// Equation(s):
// \controller|Add1~21_sumout  = SUM(( \controller|address_count [5] ) + ( GND ) + ( \controller|Add1~18  ))
// \controller|Add1~22  = CARRY(( \controller|address_count [5] ) + ( GND ) + ( \controller|Add1~18  ))

	.dataa(!\controller|address_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~21_sumout ),
	.cout(\controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~21 .extended_lut = "off";
defparam \controller|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N39
cyclonev_lcell_comb \controller|Selector11~0 (
// Equation(s):
// \controller|Selector11~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [5])) # (\controller|Add1~21_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (!\controller|WideOr4~combout  & \controller|address_count [5]) ) )

	.dataa(!\controller|WideOr4~combout ),
	.datab(gnd),
	.datac(!\controller|Add1~21_sumout ),
	.datad(!\controller|address_count [5]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector11~0 .extended_lut = "off";
defparam \controller|Selector11~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \controller|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N41
dffeas \controller|address_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[5] .is_wysiwyg = "true";
defparam \controller|address_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N18
cyclonev_lcell_comb \controller|Add1~25 (
// Equation(s):
// \controller|Add1~25_sumout  = SUM(( \controller|address_count [6] ) + ( GND ) + ( \controller|Add1~22  ))
// \controller|Add1~26  = CARRY(( \controller|address_count [6] ) + ( GND ) + ( \controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~25_sumout ),
	.cout(\controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~25 .extended_lut = "off";
defparam \controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N36
cyclonev_lcell_comb \controller|Selector10~0 (
// Equation(s):
// \controller|Selector10~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [6])) # (\controller|Add1~25_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (!\controller|WideOr4~combout  & \controller|address_count [6]) ) )

	.dataa(!\controller|WideOr4~combout ),
	.datab(gnd),
	.datac(!\controller|Add1~25_sumout ),
	.datad(!\controller|address_count [6]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector10~0 .extended_lut = "off";
defparam \controller|Selector10~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \controller|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N37
dffeas \controller|address_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[6] .is_wysiwyg = "true";
defparam \controller|address_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N15
cyclonev_lcell_comb \controller|Equal0~1 (
// Equation(s):
// \controller|Equal0~1_combout  = ( \controller|address_count [3] & ( \controller|address_count [2] & ( (\controller|address_count [4] & (!\controller|address_count [6] & \controller|address_count [5])) ) ) )

	.dataa(!\controller|address_count [4]),
	.datab(!\controller|address_count [6]),
	.datac(!\controller|address_count [5]),
	.datad(gnd),
	.datae(!\controller|address_count [3]),
	.dataf(!\controller|address_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~1 .extended_lut = "off";
defparam \controller|Equal0~1 .lut_mask = 64'h0000000000000404;
defparam \controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N34
dffeas \controller|address_count[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N21
cyclonev_lcell_comb \controller|Add1~29 (
// Equation(s):
// \controller|Add1~29_sumout  = SUM(( \controller|address_count[7]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~26  ))
// \controller|Add1~30  = CARRY(( \controller|address_count[7]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~26  ))

	.dataa(!\controller|address_count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~29_sumout ),
	.cout(\controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~29 .extended_lut = "off";
defparam \controller|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N33
cyclonev_lcell_comb \controller|Selector9~0 (
// Equation(s):
// \controller|Selector9~0_combout  = ( \controller|address_count [7] & ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( (!\controller|WideOr4~combout ) # (\controller|Add1~29_sumout ) ) ) ) # ( !\controller|address_count [7] & ( 
// \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( \controller|Add1~29_sumout  ) ) ) # ( \controller|address_count [7] & ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( !\controller|WideOr4~combout  ) ) )

	.dataa(!\controller|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|WideOr4~combout ),
	.datae(!\controller|address_count [7]),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector9~0 .extended_lut = "off";
defparam \controller|Selector9~0 .lut_mask = 64'h0000FF005555FF55;
defparam \controller|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N35
dffeas \controller|address_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[7] .is_wysiwyg = "true";
defparam \controller|address_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N24
cyclonev_lcell_comb \controller|Add1~33 (
// Equation(s):
// \controller|Add1~33_sumout  = SUM(( \controller|address_count [8] ) + ( GND ) + ( \controller|Add1~30  ))
// \controller|Add1~34  = CARRY(( \controller|address_count [8] ) + ( GND ) + ( \controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~33_sumout ),
	.cout(\controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~33 .extended_lut = "off";
defparam \controller|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N51
cyclonev_lcell_comb \controller|Selector8~0 (
// Equation(s):
// \controller|Selector8~0_combout  = ( \controller|Add1~33_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [8])) # (\controller|WRITE_S.ITERATE~q ) ) ) # ( !\controller|Add1~33_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [8]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(gnd),
	.datad(!\controller|address_count [8]),
	.datae(gnd),
	.dataf(!\controller|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector8~0 .extended_lut = "off";
defparam \controller|Selector8~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \controller|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N53
dffeas \controller|address_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[8] .is_wysiwyg = "true";
defparam \controller|address_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N27
cyclonev_lcell_comb \controller|Add1~37 (
// Equation(s):
// \controller|Add1~37_sumout  = SUM(( \controller|address_count [9] ) + ( GND ) + ( \controller|Add1~34  ))
// \controller|Add1~38  = CARRY(( \controller|address_count [9] ) + ( GND ) + ( \controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~37_sumout ),
	.cout(\controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~37 .extended_lut = "off";
defparam \controller|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N42
cyclonev_lcell_comb \controller|Selector7~0 (
// Equation(s):
// \controller|Selector7~0_combout  = (!\controller|WRITE_S.ITERATE~q  & (!\controller|WideOr4~combout  & ((\controller|address_count [9])))) # (\controller|WRITE_S.ITERATE~q  & (((!\controller|WideOr4~combout  & \controller|address_count [9])) # 
// (\controller|Add1~37_sumout )))

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(!\controller|Add1~37_sumout ),
	.datad(!\controller|address_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector7~0 .extended_lut = "off";
defparam \controller|Selector7~0 .lut_mask = 64'h05CD05CD05CD05CD;
defparam \controller|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N44
dffeas \controller|address_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[9] .is_wysiwyg = "true";
defparam \controller|address_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N30
cyclonev_lcell_comb \controller|Add1~41 (
// Equation(s):
// \controller|Add1~41_sumout  = SUM(( \controller|address_count [10] ) + ( GND ) + ( \controller|Add1~38  ))
// \controller|Add1~42  = CARRY(( \controller|address_count [10] ) + ( GND ) + ( \controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~41_sumout ),
	.cout(\controller|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~41 .extended_lut = "off";
defparam \controller|Add1~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N54
cyclonev_lcell_comb \controller|Selector6~0 (
// Equation(s):
// \controller|Selector6~0_combout  = ( \controller|Add1~41_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [10])) # (\controller|WRITE_S.ITERATE~q ) ) ) # ( !\controller|Add1~41_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [10]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(gnd),
	.datad(!\controller|address_count [10]),
	.datae(gnd),
	.dataf(!\controller|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector6~0 .extended_lut = "off";
defparam \controller|Selector6~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \controller|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N55
dffeas \controller|address_count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[10] .is_wysiwyg = "true";
defparam \controller|address_count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N33
cyclonev_lcell_comb \controller|Add1~45 (
// Equation(s):
// \controller|Add1~45_sumout  = SUM(( \controller|address_count [11] ) + ( GND ) + ( \controller|Add1~42  ))
// \controller|Add1~46  = CARRY(( \controller|address_count [11] ) + ( GND ) + ( \controller|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~45_sumout ),
	.cout(\controller|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~45 .extended_lut = "off";
defparam \controller|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N48
cyclonev_lcell_comb \controller|Selector5~0 (
// Equation(s):
// \controller|Selector5~0_combout  = ( \controller|Add1~45_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [11])) # (\controller|WRITE_S.ITERATE~q ) ) ) # ( !\controller|Add1~45_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [11]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(gnd),
	.datad(!\controller|address_count [11]),
	.datae(gnd),
	.dataf(!\controller|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector5~0 .extended_lut = "off";
defparam \controller|Selector5~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \controller|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N49
dffeas \controller|address_count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[11] .is_wysiwyg = "true";
defparam \controller|address_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N36
cyclonev_lcell_comb \controller|Add1~49 (
// Equation(s):
// \controller|Add1~49_sumout  = SUM(( \controller|address_count[12]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~46  ))

	.dataa(gnd),
	.datab(!\controller|address_count[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~49 .extended_lut = "off";
defparam \controller|Add1~49 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N47
dffeas \controller|address_count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[12] .is_wysiwyg = "true";
defparam \controller|address_count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N45
cyclonev_lcell_comb \controller|Selector4~0 (
// Equation(s):
// \controller|Selector4~0_combout  = (!\controller|WRITE_S.ITERATE~q  & (!\controller|WideOr4~combout  & ((\controller|address_count [12])))) # (\controller|WRITE_S.ITERATE~q  & (((!\controller|WideOr4~combout  & \controller|address_count [12])) # 
// (\controller|Add1~49_sumout )))

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(!\controller|Add1~49_sumout ),
	.datad(!\controller|address_count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector4~0 .extended_lut = "off";
defparam \controller|Selector4~0 .lut_mask = 64'h05CD05CD05CD05CD;
defparam \controller|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N46
dffeas \controller|address_count[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N39
cyclonev_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = ( \controller|address_count [9] & ( \controller|address_count[12]~DUPLICATE_q  & ( (!\controller|address_count [8] & (!\controller|address_count [10] & !\controller|address_count [11])) ) ) )

	.dataa(!\controller|address_count [8]),
	.datab(gnd),
	.datac(!\controller|address_count [10]),
	.datad(!\controller|address_count [11]),
	.datae(!\controller|address_count [9]),
	.dataf(!\controller|address_count[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~0 .extended_lut = "off";
defparam \controller|Equal0~0 .lut_mask = 64'h000000000000A000;
defparam \controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N6
cyclonev_lcell_comb \controller|Equal0~2 (
// Equation(s):
// \controller|Equal0~2_combout  = ( \controller|address_count[0]~DUPLICATE_q  & ( \controller|Equal0~0_combout  & ( (\controller|address_count [1] & (\controller|Equal0~1_combout  & \controller|address_count [7])) ) ) )

	.dataa(!\controller|address_count [1]),
	.datab(!\controller|Equal0~1_combout ),
	.datac(!\controller|address_count [7]),
	.datad(gnd),
	.datae(!\controller|address_count[0]~DUPLICATE_q ),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~2 .extended_lut = "off";
defparam \controller|Equal0~2 .lut_mask = 64'h0000000000000101;
defparam \controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N26
dffeas \controller|delay_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[0] .is_wysiwyg = "true";
defparam \controller|delay_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N42
cyclonev_lcell_comb \controller|WideOr5 (
// Equation(s):
// \controller|WideOr5~combout  = ( !\controller|WRITE_S.ITERATE~q  & ( (!\controller|WRITE_S.CHECK~q  & (!\controller|WRITE_S.WRITE_DONE~q  & (!\controller|WRITE_S.WRITE_START~q  & \controller|WRITE_S.START~DUPLICATE_q ))) ) )

	.dataa(!\controller|WRITE_S.CHECK~q ),
	.datab(!\controller|WRITE_S.WRITE_DONE~q ),
	.datac(!\controller|WRITE_S.WRITE_START~q ),
	.datad(!\controller|WRITE_S.START~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5 .extended_lut = "off";
defparam \controller|WideOr5 .lut_mask = 64'h0080008000000000;
defparam \controller|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N24
cyclonev_lcell_comb \controller|Selector20~0 (
// Equation(s):
// \controller|Selector20~0_combout  = ( \controller|WideOr5~combout  & ( (\controller|WRITE_S.DELAY~q  & !\controller|delay_count [0]) ) ) # ( !\controller|WideOr5~combout  & ( (\controller|delay_count [0]) # (\controller|WRITE_S.DELAY~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WRITE_S.DELAY~q ),
	.datad(!\controller|delay_count [0]),
	.datae(gnd),
	.dataf(!\controller|WideOr5~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector20~0 .extended_lut = "off";
defparam \controller|Selector20~0 .lut_mask = 64'h0FFF0FFF0F000F00;
defparam \controller|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N25
dffeas \controller|delay_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|delay_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N9
cyclonev_lcell_comb \controller|Selector19~0 (
// Equation(s):
// \controller|Selector19~0_combout  = ( \controller|delay_count[0]~DUPLICATE_q  & ( (!\controller|delay_count [1] & (\controller|WRITE_S.DELAY~q )) # (\controller|delay_count [1] & ((!\controller|WideOr5~combout ))) ) ) # ( 
// !\controller|delay_count[0]~DUPLICATE_q  & ( (\controller|delay_count [1] & ((!\controller|WideOr5~combout ) # (\controller|WRITE_S.DELAY~q ))) ) )

	.dataa(!\controller|WRITE_S.DELAY~q ),
	.datab(gnd),
	.datac(!\controller|WideOr5~combout ),
	.datad(!\controller|delay_count [1]),
	.datae(gnd),
	.dataf(!\controller|delay_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector19~0 .extended_lut = "off";
defparam \controller|Selector19~0 .lut_mask = 64'h00F500F555F055F0;
defparam \controller|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N11
dffeas \controller|delay_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[1] .is_wysiwyg = "true";
defparam \controller|delay_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N6
cyclonev_lcell_comb \controller|Selector18~0 (
// Equation(s):
// \controller|Selector18~0_combout  = ( \controller|delay_count [1] & ( (!\controller|delay_count [2] & (\controller|WRITE_S.DELAY~q  & ((\controller|delay_count [0])))) # (\controller|delay_count [2] & ((!\controller|WideOr5~combout ) # 
// ((\controller|WRITE_S.DELAY~q  & !\controller|delay_count [0])))) ) ) # ( !\controller|delay_count [1] & ( (\controller|delay_count [2] & ((!\controller|WideOr5~combout ) # (\controller|WRITE_S.DELAY~q ))) ) )

	.dataa(!\controller|WRITE_S.DELAY~q ),
	.datab(!\controller|WideOr5~combout ),
	.datac(!\controller|delay_count [0]),
	.datad(!\controller|delay_count [2]),
	.datae(gnd),
	.dataf(!\controller|delay_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector18~0 .extended_lut = "off";
defparam \controller|Selector18~0 .lut_mask = 64'h00DD00DD05DC05DC;
defparam \controller|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N8
dffeas \controller|delay_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[2] .is_wysiwyg = "true";
defparam \controller|delay_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N36
cyclonev_lcell_comb \controller|Selector17~0 (
// Equation(s):
// \controller|Selector17~0_combout  = ( \controller|delay_count [3] & ( \controller|delay_count [1] & ( (!\controller|WideOr5~combout ) # ((\controller|WRITE_S.DELAY~q  & ((!\controller|delay_count [0]) # (!\controller|delay_count [2])))) ) ) ) # ( 
// !\controller|delay_count [3] & ( \controller|delay_count [1] & ( (\controller|WRITE_S.DELAY~q  & (\controller|delay_count [0] & \controller|delay_count [2])) ) ) ) # ( \controller|delay_count [3] & ( !\controller|delay_count [1] & ( 
// (!\controller|WideOr5~combout ) # (\controller|WRITE_S.DELAY~q ) ) ) )

	.dataa(!\controller|WRITE_S.DELAY~q ),
	.datab(!\controller|WideOr5~combout ),
	.datac(!\controller|delay_count [0]),
	.datad(!\controller|delay_count [2]),
	.datae(!\controller|delay_count [3]),
	.dataf(!\controller|delay_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector17~0 .extended_lut = "off";
defparam \controller|Selector17~0 .lut_mask = 64'h0000DDDD0005DDDC;
defparam \controller|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N38
dffeas \controller|delay_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[3] .is_wysiwyg = "true";
defparam \controller|delay_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N57
cyclonev_lcell_comb \controller|WRITE_NS.ITERATE~0 (
// Equation(s):
// \controller|WRITE_NS.ITERATE~0_combout  = ( \controller|delay_count [1] & ( (\controller|delay_count[0]~DUPLICATE_q  & (\controller|delay_count [2] & !\controller|delay_count [3])) ) )

	.dataa(gnd),
	.datab(!\controller|delay_count[0]~DUPLICATE_q ),
	.datac(!\controller|delay_count [2]),
	.datad(!\controller|delay_count [3]),
	.datae(gnd),
	.dataf(!\controller|delay_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS.ITERATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS.ITERATE~0 .extended_lut = "off";
defparam \controller|WRITE_NS.ITERATE~0 .lut_mask = 64'h0000000003000300;
defparam \controller|WRITE_NS.ITERATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N48
cyclonev_lcell_comb \controller|Selector2~0 (
// Equation(s):
// \controller|Selector2~0_combout  = ( \controller|WRITE_NS.ITERATE~0_combout  & ( (\controller|WRITE_S.CHECK~DUPLICATE_q  & !\controller|Equal0~2_combout ) ) ) # ( !\controller|WRITE_NS.ITERATE~0_combout  & ( ((\controller|WRITE_S.CHECK~DUPLICATE_q  & 
// !\controller|Equal0~2_combout )) # (\controller|WRITE_S.DELAY~q ) ) )

	.dataa(gnd),
	.datab(!\controller|WRITE_S.CHECK~DUPLICATE_q ),
	.datac(!\controller|Equal0~2_combout ),
	.datad(!\controller|WRITE_S.DELAY~q ),
	.datae(gnd),
	.dataf(!\controller|WRITE_NS.ITERATE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector2~0 .extended_lut = "off";
defparam \controller|Selector2~0 .lut_mask = 64'h30FF30FF30303030;
defparam \controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N50
dffeas \controller|WRITE_S.DELAY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.DELAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.DELAY .is_wysiwyg = "true";
defparam \controller|WRITE_S.DELAY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N30
cyclonev_lcell_comb \controller|WRITE_NS.ITERATE~1 (
// Equation(s):
// \controller|WRITE_NS.ITERATE~1_combout  = ( \controller|WRITE_NS.ITERATE~0_combout  & ( \controller|WRITE_S.DELAY~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WRITE_S.DELAY~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WRITE_NS.ITERATE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS.ITERATE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS.ITERATE~1 .extended_lut = "off";
defparam \controller|WRITE_NS.ITERATE~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|WRITE_NS.ITERATE~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N32
dffeas \controller|WRITE_S.ITERATE~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS.ITERATE~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.ITERATE~DUPLICATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.ITERATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N0
cyclonev_lcell_comb \controller|WRITE_NS~0 (
// Equation(s):
// \controller|WRITE_NS~0_combout  = (\controller|WRITE_S.WRITE_START~q ) # (\controller|WRITE_S.ITERATE~DUPLICATE_q )

	.dataa(gnd),
	.datab(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datac(!\controller|WRITE_S.WRITE_START~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS~0 .extended_lut = "off";
defparam \controller|WRITE_NS~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \controller|WRITE_NS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N2
dffeas \controller|WRITE_S.CHECK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.CHECK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.CHECK .is_wysiwyg = "true";
defparam \controller|WRITE_S.CHECK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N33
cyclonev_lcell_comb \controller|Selector3~0 (
// Equation(s):
// \controller|Selector3~0_combout  = (!\controller|WRITE_S.DELAY~q  & (!\controller|WRITE_S.ITERATE~DUPLICATE_q  & !\controller|WRITE_S.WAIT_SWITCH~q ))

	.dataa(!\controller|WRITE_S.DELAY~q ),
	.datab(gnd),
	.datac(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datad(!\controller|WRITE_S.WAIT_SWITCH~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector3~0 .extended_lut = "off";
defparam \controller|Selector3~0 .lut_mask = 64'hA000A000A000A000;
defparam \controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N45
cyclonev_lcell_comb \controller|Selector3~1 (
// Equation(s):
// \controller|Selector3~1_combout  = ( \controller|Selector3~0_combout  & ( ((\controller|vga_write_done~q  & ((!\controller|WRITE_S.START~DUPLICATE_q ) # (\controller|WRITE_S.CHECK~q )))) # (\controller|WRITE_S.WRITE_DONE~q ) ) ) # ( 
// !\controller|Selector3~0_combout  & ( (\controller|vga_write_done~q ) # (\controller|WRITE_S.WRITE_DONE~q ) ) )

	.dataa(!\controller|WRITE_S.CHECK~q ),
	.datab(!\controller|WRITE_S.WRITE_DONE~q ),
	.datac(!\controller|WRITE_S.START~DUPLICATE_q ),
	.datad(!\controller|vga_write_done~q ),
	.datae(gnd),
	.dataf(!\controller|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector3~1 .extended_lut = "off";
defparam \controller|Selector3~1 .lut_mask = 64'h33FF33FF33F733F7;
defparam \controller|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N46
dffeas \controller|vga_write_done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vga_write_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vga_write_done .is_wysiwyg = "true";
defparam \controller|vga_write_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N0
cyclonev_lcell_comb \controller|controller|driver|disp_done~0 (
// Equation(s):
// \controller|controller|driver|disp_done~0_combout  = ( \controller|controller|driver|disp_done~q  & ( \controller|controller|driver|Equal7~0_combout  & ( (!\KEY[3]~input_o ) # ((!\controller|controller|driver|vs.VFRONT~q ) # 
// ((!\controller|controller|driver|vcount [5] & !\controller|controller|driver|vcount[0]~DUPLICATE_q ))) ) ) ) # ( !\controller|controller|driver|disp_done~q  & ( \controller|controller|driver|Equal7~0_combout  & ( (!\controller|controller|driver|vcount [5] 
// & (!\controller|controller|driver|vcount[0]~DUPLICATE_q  & (\KEY[3]~input_o  & \controller|controller|driver|vs.VFRONT~q ))) ) ) ) # ( \controller|controller|driver|disp_done~q  & ( !\controller|controller|driver|Equal7~0_combout  & ( (!\KEY[3]~input_o ) 
// # (!\controller|controller|driver|vs.VFRONT~q ) ) ) )

	.dataa(!\controller|controller|driver|vcount [5]),
	.datab(!\controller|controller|driver|vcount[0]~DUPLICATE_q ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\controller|controller|driver|vs.VFRONT~q ),
	.datae(!\controller|controller|driver|disp_done~q ),
	.dataf(!\controller|controller|driver|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|disp_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|disp_done~0 .extended_lut = "off";
defparam \controller|controller|driver|disp_done~0 .lut_mask = 64'h0000FFF00008FFF8;
defparam \controller|controller|driver|disp_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N2
dffeas \controller|controller|driver|disp_done (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|disp_done~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|disp_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|disp_done .is_wysiwyg = "true";
defparam \controller|controller|driver|disp_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N12
cyclonev_lcell_comb \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 (
// Equation(s):
// \controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout  = ( \controller|controller|driver|disp_done~q  & ( (!\controller|controller|SWITCH_S.WAIT_SIGNAL~q  & \controller|vga_write_done~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.datad(!\controller|vga_write_done~q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|disp_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 .extended_lut = "off";
defparam \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 .lut_mask = 64'h0000000000F000F0;
defparam \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N14
dffeas \controller|controller|SWITCH_S.SWITCH_BUFFER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.SWITCH_BUFFER .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.SWITCH_BUFFER .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N53
dffeas \controller|controller|SWITCH_S.RESET (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.RESET .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.RESET .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N30
cyclonev_lcell_comb \controller|controller|Selector5~0 (
// Equation(s):
// \controller|controller|Selector5~0_combout  = ( \controller|controller|SWITCH_S.SWITCH_BUFFER~q  & ( (\controller|controller|count [0]) # (\controller|controller|SWITCH_S.DELAY~q ) ) ) # ( !\controller|controller|SWITCH_S.SWITCH_BUFFER~q  & ( 
// (!\controller|controller|count [0] & ((\controller|controller|SWITCH_S.DELAY~q ))) # (\controller|controller|count [0] & (\controller|controller|SWITCH_S.RESET~q )) ) )

	.dataa(!\controller|controller|SWITCH_S.RESET~q ),
	.datab(gnd),
	.datac(!\controller|controller|SWITCH_S.DELAY~q ),
	.datad(!\controller|controller|count [0]),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector5~0 .extended_lut = "off";
defparam \controller|controller|Selector5~0 .lut_mask = 64'h0F550F550FFF0FFF;
defparam \controller|controller|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N32
dffeas \controller|controller|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[0] .is_wysiwyg = "true";
defparam \controller|controller|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N57
cyclonev_lcell_comb \controller|controller|Selector4~0 (
// Equation(s):
// \controller|controller|Selector4~0_combout  = ( \controller|controller|SWITCH_S.DELAY~q  & ( (!\controller|controller|count [0] & (((\controller|controller|count [1])))) # (\controller|controller|count [0] & (((!\controller|controller|count [1]) # 
// (\controller|controller|SWITCH_S.SWITCH_BUFFER~q )) # (\controller|controller|SWITCH_S.RESET~q ))) ) ) # ( !\controller|controller|SWITCH_S.DELAY~q  & ( (\controller|controller|count [1] & ((\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) # 
// (\controller|controller|SWITCH_S.RESET~q ))) ) )

	.dataa(!\controller|controller|SWITCH_S.RESET~q ),
	.datab(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datac(!\controller|controller|count [0]),
	.datad(!\controller|controller|count [1]),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.DELAY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector4~0 .extended_lut = "off";
defparam \controller|controller|Selector4~0 .lut_mask = 64'h007700770FF70FF7;
defparam \controller|controller|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N59
dffeas \controller|controller|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[1] .is_wysiwyg = "true";
defparam \controller|controller|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N24
cyclonev_lcell_comb \controller|controller|Selector3~0 (
// Equation(s):
// \controller|controller|Selector3~0_combout  = ( \controller|controller|count [2] & ( \controller|controller|SWITCH_S.SWITCH_BUFFER~q  ) ) # ( !\controller|controller|count [2] & ( \controller|controller|SWITCH_S.SWITCH_BUFFER~q  & ( 
// (\controller|controller|SWITCH_S.DELAY~q  & (\controller|controller|count [1] & \controller|controller|count [0])) ) ) ) # ( \controller|controller|count [2] & ( !\controller|controller|SWITCH_S.SWITCH_BUFFER~q  & ( 
// ((\controller|controller|SWITCH_S.DELAY~q  & ((!\controller|controller|count [1]) # (!\controller|controller|count [0])))) # (\controller|controller|SWITCH_S.RESET~q ) ) ) ) # ( !\controller|controller|count [2] & ( 
// !\controller|controller|SWITCH_S.SWITCH_BUFFER~q  & ( (\controller|controller|SWITCH_S.DELAY~q  & (\controller|controller|count [1] & \controller|controller|count [0])) ) ) )

	.dataa(!\controller|controller|SWITCH_S.DELAY~q ),
	.datab(!\controller|controller|count [1]),
	.datac(!\controller|controller|SWITCH_S.RESET~q ),
	.datad(!\controller|controller|count [0]),
	.datae(!\controller|controller|count [2]),
	.dataf(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector3~0 .extended_lut = "off";
defparam \controller|controller|Selector3~0 .lut_mask = 64'h00115F4F0011FFFF;
defparam \controller|controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N25
dffeas \controller|controller|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[2] .is_wysiwyg = "true";
defparam \controller|controller|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N33
cyclonev_lcell_comb \controller|controller|Selector0~0 (
// Equation(s):
// \controller|controller|Selector0~0_combout  = ( \controller|controller|count [2] & ( (\controller|controller|count [0] & \controller|controller|count [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|count [0]),
	.datad(!\controller|controller|count [1]),
	.datae(gnd),
	.dataf(!\controller|controller|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector0~0 .extended_lut = "off";
defparam \controller|controller|Selector0~0 .lut_mask = 64'h00000000000F000F;
defparam \controller|controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N54
cyclonev_lcell_comb \controller|controller|Selector2~0 (
// Equation(s):
// \controller|controller|Selector2~0_combout  = ( \controller|controller|SWITCH_S.DELAY~q  & ( (!\controller|controller|Selector0~0_combout  & (((\controller|controller|count [3])))) # (\controller|controller|Selector0~0_combout  & 
// (((!\controller|controller|count [3]) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q )) # (\controller|controller|SWITCH_S.RESET~q ))) ) ) # ( !\controller|controller|SWITCH_S.DELAY~q  & ( (\controller|controller|count [3] & 
// ((\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) # (\controller|controller|SWITCH_S.RESET~q ))) ) )

	.dataa(!\controller|controller|SWITCH_S.RESET~q ),
	.datab(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datac(!\controller|controller|Selector0~0_combout ),
	.datad(!\controller|controller|count [3]),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.DELAY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector2~0 .extended_lut = "off";
defparam \controller|controller|Selector2~0 .lut_mask = 64'h007700770FF70FF7;
defparam \controller|controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N56
dffeas \controller|controller|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[3] .is_wysiwyg = "true";
defparam \controller|controller|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N48
cyclonev_lcell_comb \controller|controller|Selector1~0 (
// Equation(s):
// \controller|controller|Selector1~0_combout  = ( \controller|controller|SWITCH_S.DELAY~q  & ( \controller|controller|count [3] & ( (!\controller|controller|Selector0~0_combout ) # (\controller|controller|SWITCH_S.RESET~q ) ) ) ) # ( 
// !\controller|controller|SWITCH_S.DELAY~q  & ( \controller|controller|count [3] & ( \controller|controller|SWITCH_S.RESET~q  ) ) ) # ( \controller|controller|SWITCH_S.DELAY~q  & ( !\controller|controller|count [3] ) ) # ( 
// !\controller|controller|SWITCH_S.DELAY~q  & ( !\controller|controller|count [3] & ( \controller|controller|SWITCH_S.RESET~q  ) ) )

	.dataa(!\controller|controller|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\controller|controller|SWITCH_S.RESET~q ),
	.datad(gnd),
	.datae(!\controller|controller|SWITCH_S.DELAY~q ),
	.dataf(!\controller|controller|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector1~0 .extended_lut = "off";
defparam \controller|controller|Selector1~0 .lut_mask = 64'h0F0FFFFF0F0FAFAF;
defparam \controller|controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N50
dffeas \controller|controller|SWITCH_S.DELAY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.DELAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.DELAY .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.DELAY .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N18
cyclonev_lcell_comb \controller|controller|Selector0~1 (
// Equation(s):
// \controller|controller|Selector0~1_combout  = ( \controller|controller|SWITCH_S.WAIT_SIGNAL~q  & ( \controller|controller|driver|disp_done~q  & ( (!\controller|controller|SWITCH_S.DELAY~q ) # ((!\controller|controller|count [3]) # 
// (!\controller|controller|Selector0~0_combout )) ) ) ) # ( !\controller|controller|SWITCH_S.WAIT_SIGNAL~q  & ( \controller|controller|driver|disp_done~q  & ( (\controller|vga_write_done~q  & ((!\controller|controller|SWITCH_S.DELAY~q ) # 
// ((!\controller|controller|count [3]) # (!\controller|controller|Selector0~0_combout )))) ) ) ) # ( \controller|controller|SWITCH_S.WAIT_SIGNAL~q  & ( !\controller|controller|driver|disp_done~q  & ( (!\controller|controller|SWITCH_S.DELAY~q ) # 
// ((!\controller|controller|count [3]) # (!\controller|controller|Selector0~0_combout )) ) ) )

	.dataa(!\controller|controller|SWITCH_S.DELAY~q ),
	.datab(!\controller|controller|count [3]),
	.datac(!\controller|controller|Selector0~0_combout ),
	.datad(!\controller|vga_write_done~q ),
	.datae(!\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.dataf(!\controller|controller|driver|disp_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector0~1 .extended_lut = "off";
defparam \controller|controller|Selector0~1 .lut_mask = 64'h0000FEFE00FEFEFE;
defparam \controller|controller|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N20
dffeas \controller|controller|SWITCH_S.WAIT_SIGNAL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.WAIT_SIGNAL .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.WAIT_SIGNAL .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N15
cyclonev_lcell_comb \controller|controller|Selector6~0 (
// Equation(s):
// \controller|controller|Selector6~0_combout  = ( \controller|controller|SWITCH_S.DELAY~q  & ( (\controller|controller|switch_buffer~q ) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) ) ) # ( !\controller|controller|SWITCH_S.DELAY~q  & ( 
// ((!\controller|controller|SWITCH_S.WAIT_SIGNAL~q  & \controller|controller|switch_buffer~q )) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) ) )

	.dataa(!\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.datab(gnd),
	.datac(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datad(!\controller|controller|switch_buffer~q ),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.DELAY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector6~0 .extended_lut = "off";
defparam \controller|controller|Selector6~0 .lut_mask = 64'h0FAF0FAF0FFF0FFF;
defparam \controller|controller|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N17
dffeas \controller|controller|switch_buffer (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|switch_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|switch_buffer .is_wysiwyg = "true";
defparam \controller|controller|switch_buffer .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N39
cyclonev_lcell_comb \controller|controller|buffer|Selector0~0 (
// Equation(s):
// \controller|controller|buffer|Selector0~0_combout  = (!\controller|WRITE_S.START~q ) # ((!\controller|controller|switch_buffer~q  & ((\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ))) # (\controller|controller|switch_buffer~q  & 
// (\controller|controller|buffer|S.B2_DISP_B1_WRITE~q )))

	.dataa(!\controller|WRITE_S.START~q ),
	.datab(!\controller|controller|switch_buffer~q ),
	.datac(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datad(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|Selector0~0 .extended_lut = "off";
defparam \controller|controller|buffer|Selector0~0 .lut_mask = 64'hABEFABEFABEFABEF;
defparam \controller|controller|buffer|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N41
dffeas \controller|controller|buffer|S.B1_DISP_B2_WRITE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|S.B1_DISP_B2_WRITE .is_wysiwyg = "true";
defparam \controller|controller|buffer|S.B1_DISP_B2_WRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N42
cyclonev_lcell_comb \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 (
// Equation(s):
// \controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout  = ( \controller|controller|buffer|S.B2_DISP_B1_WRITE~q  & ( (!\controller|controller|switch_buffer~q ) # (\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ) ) ) # ( 
// !\controller|controller|buffer|S.B2_DISP_B1_WRITE~q  & ( (\controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & \controller|controller|switch_buffer~q ) ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datac(gnd),
	.datad(!\controller|controller|switch_buffer~q ),
	.datae(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 .extended_lut = "off";
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 .lut_mask = 64'h0033FF330033FF33;
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N44
dffeas \controller|controller|buffer|S.B2_DISP_B1_WRITE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE .is_wysiwyg = "true";
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N18
cyclonev_lcell_comb \controller|controller|buffer|Selector61~0 (
// Equation(s):
// \controller|controller|buffer|Selector61~0_combout  = ( \controller|controller|buffer|wren_2~q  & ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q  ) ) # ( !\controller|controller|buffer|wren_2~q  & ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q 
//  ) ) # ( \controller|controller|buffer|wren_2~q  & ( !\controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( !\controller|controller|buffer|S.B2_DISP_B1_WRITE~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datad(gnd),
	.datae(!\controller|controller|buffer|wren_2~q ),
	.dataf(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|Selector61~0 .extended_lut = "off";
defparam \controller|controller|buffer|Selector61~0 .lut_mask = 64'h0000F0F0FFFFFFFF;
defparam \controller|controller|buffer|Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N20
dffeas \controller|controller|buffer|wren_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|wren_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|wren_2 .is_wysiwyg = "true";
defparam \controller|controller|buffer|wren_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N21
cyclonev_lcell_comb \rr|Selector4~0 (
// Equation(s):
// \rr|Selector4~0_combout  = ( \rr|S.WRITE_BG~DUPLICATE_q  ) # ( !\rr|S.WRITE_BG~DUPLICATE_q  & ( ((!\rr|WideOr13~0_combout  & \rr|ascii_write_en~q )) # (\rr|S.WRITE_REG~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datac(!\rr|WideOr13~0_combout ),
	.datad(!\rr|ascii_write_en~q ),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector4~0 .extended_lut = "off";
defparam \rr|Selector4~0 .lut_mask = 64'h33F333F3FFFFFFFF;
defparam \rr|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N22
dffeas \rr|ascii_write_en (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_en .is_wysiwyg = "true";
defparam \rr|ascii_write_en .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y72_N58
dffeas \rr|num_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[2] .is_wysiwyg = "true";
defparam \rr|num_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y72_N16
dffeas \rr|reg_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|reg_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N12
cyclonev_lcell_comb \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = ( !\S.WAIT_RENDER~q  & ( (!\S.RENDER_DONE~q  & (!\S.START_RENDER~q  & (!\S.WRITE_DATA~q  & !\S.WAIT_DATA~q ))) ) )

	.dataa(!\S.RENDER_DONE~q ),
	.datab(!\S.START_RENDER~q ),
	.datac(!\S.WRITE_DATA~q ),
	.datad(!\S.WAIT_DATA~q ),
	.datae(gnd),
	.dataf(!\S.WAIT_RENDER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr11~0 .extended_lut = "off";
defparam \WideOr11~0 .lut_mask = 64'h8000800000000000;
defparam \WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N12
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \S.READ_DATA~q  & ( ((rf_w_data[6] & ((!\WideOr11~0_combout ) # (\S.READ_ADDR~q )))) # (\SW[6]~input_o ) ) ) # ( !\S.READ_DATA~q  & ( (rf_w_data[6] & ((!\WideOr11~0_combout ) # (\S.READ_ADDR~q ))) ) )

	.dataa(!\WideOr11~0_combout ),
	.datab(!\S.READ_ADDR~q ),
	.datac(!\SW[6]~input_o ),
	.datad(!rf_w_data[6]),
	.datae(gnd),
	.dataf(!\S.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h00BB00BB0FBF0FBF;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N14
dffeas \rf_w_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[6] .is_wysiwyg = "true";
defparam \rf_w_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N36
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \S.READ_DATA~q  & ( ((\S.READ_ADDR~q  & \SW[4]~input_o )) # (rf_w_addr[4]) ) ) # ( !\S.READ_DATA~q  & ( (!\WideOr11~0_combout  & (((\S.READ_ADDR~q  & \SW[4]~input_o )) # (rf_w_addr[4]))) # (\WideOr11~0_combout  & (\S.READ_ADDR~q  
// & (\SW[4]~input_o ))) ) )

	.dataa(!\WideOr11~0_combout ),
	.datab(!\S.READ_ADDR~q ),
	.datac(!\SW[4]~input_o ),
	.datad(!rf_w_addr[4]),
	.datae(gnd),
	.dataf(!\S.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h03AB03AB03FF03FF;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N38
dffeas \rf_w_addr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_addr[4] .is_wysiwyg = "true";
defparam \rf_w_addr[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N30
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \S.READ_ADDR~q  & ( ((rf_w_addr[1] & ((!\WideOr11~0_combout ) # (\S.READ_DATA~q )))) # (\SW[1]~input_o ) ) ) # ( !\S.READ_ADDR~q  & ( (rf_w_addr[1] & ((!\WideOr11~0_combout ) # (\S.READ_DATA~q ))) ) )

	.dataa(!\S.READ_DATA~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\WideOr11~0_combout ),
	.datad(!rf_w_addr[1]),
	.datae(gnd),
	.dataf(!\S.READ_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h00F500F533F733F7;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N32
dffeas \rf_w_addr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_addr[1] .is_wysiwyg = "true";
defparam \rf_w_addr[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N9
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \WideOr11~0_combout  & ( (!\SW[3]~input_o  & (((\S.READ_DATA~q  & rf_w_addr[3])))) # (\SW[3]~input_o  & (((\S.READ_DATA~q  & rf_w_addr[3])) # (\S.READ_ADDR~q ))) ) ) # ( !\WideOr11~0_combout  & ( ((\SW[3]~input_o  & 
// \S.READ_ADDR~q )) # (rf_w_addr[3]) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\S.READ_ADDR~q ),
	.datac(!\S.READ_DATA~q ),
	.datad(!rf_w_addr[3]),
	.datae(gnd),
	.dataf(!\WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h11FF11FF111F111F;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N11
dffeas \rf_w_addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_addr[3] .is_wysiwyg = "true";
defparam \rf_w_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N51
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( !\S.READ_ADDR~q  & ( (!\S.READ_DATA~q  & !\S.WAIT_DATA~q ) ) )

	.dataa(gnd),
	.datab(!\S.READ_DATA~q ),
	.datac(!\S.WAIT_DATA~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\S.READ_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N36
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \rf_w_en~q  & ( \S.WAIT_RENDER~q  ) ) # ( !\rf_w_en~q  & ( \S.WAIT_RENDER~q  & ( \S.WRITE_DATA~q  ) ) ) # ( \rf_w_en~q  & ( !\S.WAIT_RENDER~q  & ( ((!\WideOr0~0_combout ) # ((\S.START_RENDER~q ) # (\S.RENDER_DONE~q ))) # 
// (\S.WRITE_DATA~q ) ) ) ) # ( !\rf_w_en~q  & ( !\S.WAIT_RENDER~q  & ( \S.WRITE_DATA~q  ) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!\WideOr0~0_combout ),
	.datac(!\S.RENDER_DONE~q ),
	.datad(!\S.START_RENDER~q ),
	.datae(!\rf_w_en~q ),
	.dataf(!\S.WAIT_RENDER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h5555DFFF5555FFFF;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N38
dffeas rf_w_en(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_w_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam rf_w_en.is_wysiwyg = "true";
defparam rf_w_en.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N48
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \WideOr11~0_combout  & ( (!\S.READ_ADDR~q  & (\S.READ_DATA~q  & ((rf_w_addr[0])))) # (\S.READ_ADDR~q  & (((\S.READ_DATA~q  & rf_w_addr[0])) # (\SW[0]~input_o ))) ) ) # ( !\WideOr11~0_combout  & ( ((\S.READ_ADDR~q  & 
// \SW[0]~input_o )) # (rf_w_addr[0]) ) )

	.dataa(!\S.READ_ADDR~q ),
	.datab(!\S.READ_DATA~q ),
	.datac(!\SW[0]~input_o ),
	.datad(!rf_w_addr[0]),
	.datae(gnd),
	.dataf(!\WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h05FF05FF05370537;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N50
dffeas \rf_w_addr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_addr[0] .is_wysiwyg = "true";
defparam \rf_w_addr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N27
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \S.READ_DATA~q  & ( ((\SW[2]~input_o  & \S.READ_ADDR~q )) # (rf_w_addr[2]) ) ) # ( !\S.READ_DATA~q  & ( (!\WideOr11~0_combout  & (((\SW[2]~input_o  & \S.READ_ADDR~q )) # (rf_w_addr[2]))) # (\WideOr11~0_combout  & (\SW[2]~input_o  
// & (\S.READ_ADDR~q ))) ) )

	.dataa(!\WideOr11~0_combout ),
	.datab(!\SW[2]~input_o ),
	.datac(!\S.READ_ADDR~q ),
	.datad(!rf_w_addr[2]),
	.datae(gnd),
	.dataf(!\S.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h03AB03AB03FF03FF;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N29
dffeas \rf_w_addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_addr[2] .is_wysiwyg = "true";
defparam \rf_w_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y70_N39
cyclonev_lcell_comb \rf|Decoder0~16 (
// Equation(s):
// \rf|Decoder0~16_combout  = ( !rf_w_addr[0] & ( rf_w_addr[2] & ( (rf_w_addr[4] & (!rf_w_addr[1] & (!rf_w_addr[3] & \rf_w_en~q ))) ) ) )

	.dataa(!rf_w_addr[4]),
	.datab(!rf_w_addr[1]),
	.datac(!rf_w_addr[3]),
	.datad(!\rf_w_en~q ),
	.datae(!rf_w_addr[0]),
	.dataf(!rf_w_addr[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~16 .extended_lut = "off";
defparam \rf|Decoder0~16 .lut_mask = 64'h0000000000400000;
defparam \rf|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y70_N50
dffeas \rf|data[20][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[20][6] .is_wysiwyg = "true";
defparam \rf|data[20][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y70_N42
cyclonev_lcell_comb \rf|Decoder0~23 (
// Equation(s):
// \rf|Decoder0~23_combout  = ( !rf_w_addr[0] & ( rf_w_addr[3] & ( (\rf_w_en~q  & (!rf_w_addr[1] & (rf_w_addr[4] & !rf_w_addr[2]))) ) ) )

	.dataa(!\rf_w_en~q ),
	.datab(!rf_w_addr[1]),
	.datac(!rf_w_addr[4]),
	.datad(!rf_w_addr[2]),
	.datae(!rf_w_addr[0]),
	.dataf(!rf_w_addr[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~23 .extended_lut = "off";
defparam \rf|Decoder0~23 .lut_mask = 64'h0000000004000000;
defparam \rf|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y70_N34
dffeas \rf|data[24][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[24][6] .is_wysiwyg = "true";
defparam \rf|data[24][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y70_N18
cyclonev_lcell_comb \rf|Decoder0~25 (
// Equation(s):
// \rf|Decoder0~25_combout  = ( !rf_w_addr[0] & ( rf_w_addr[3] & ( (\rf_w_en~q  & (!rf_w_addr[1] & (rf_w_addr[4] & rf_w_addr[2]))) ) ) )

	.dataa(!\rf_w_en~q ),
	.datab(!rf_w_addr[1]),
	.datac(!rf_w_addr[4]),
	.datad(!rf_w_addr[2]),
	.datae(!rf_w_addr[0]),
	.dataf(!rf_w_addr[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~25 .extended_lut = "off";
defparam \rf|Decoder0~25 .lut_mask = 64'h0000000000040000;
defparam \rf|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y70_N26
dffeas \rf|data[28][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[28][6] .is_wysiwyg = "true";
defparam \rf|data[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N37
dffeas \rf_w_en~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_w_en~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_en~DUPLICATE .is_wysiwyg = "true";
defparam \rf_w_en~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N18
cyclonev_lcell_comb \rf|Decoder0~15 (
// Equation(s):
// \rf|Decoder0~15_combout  = ( !rf_w_addr[2] & ( rf_w_addr[4] & ( (!rf_w_addr[3] & (!rf_w_addr[1] & (\rf_w_en~DUPLICATE_q  & !rf_w_addr[0]))) ) ) )

	.dataa(!rf_w_addr[3]),
	.datab(!rf_w_addr[1]),
	.datac(!\rf_w_en~DUPLICATE_q ),
	.datad(!rf_w_addr[0]),
	.datae(!rf_w_addr[2]),
	.dataf(!rf_w_addr[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~15 .extended_lut = "off";
defparam \rf|Decoder0~15 .lut_mask = 64'h0000000008000000;
defparam \rf|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N49
dffeas \rf|data[16][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[16][6] .is_wysiwyg = "true";
defparam \rf|data[16][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y70_N24
cyclonev_lcell_comb \rr|Mux2~5 (
// Equation(s):
// \rr|Mux2~5_combout  = ( \rf|data[28][6]~q  & ( \rf|data[16][6]~q  & ( (!\rr|reg_count[2]~DUPLICATE_q  & ((!\rr|reg_count [3]) # ((\rf|data[24][6]~q )))) # (\rr|reg_count[2]~DUPLICATE_q  & (((\rf|data[20][6]~q )) # (\rr|reg_count [3]))) ) ) ) # ( 
// !\rf|data[28][6]~q  & ( \rf|data[16][6]~q  & ( (!\rr|reg_count[2]~DUPLICATE_q  & ((!\rr|reg_count [3]) # ((\rf|data[24][6]~q )))) # (\rr|reg_count[2]~DUPLICATE_q  & (!\rr|reg_count [3] & (\rf|data[20][6]~q ))) ) ) ) # ( \rf|data[28][6]~q  & ( 
// !\rf|data[16][6]~q  & ( (!\rr|reg_count[2]~DUPLICATE_q  & (\rr|reg_count [3] & ((\rf|data[24][6]~q )))) # (\rr|reg_count[2]~DUPLICATE_q  & (((\rf|data[20][6]~q )) # (\rr|reg_count [3]))) ) ) ) # ( !\rf|data[28][6]~q  & ( !\rf|data[16][6]~q  & ( 
// (!\rr|reg_count[2]~DUPLICATE_q  & (\rr|reg_count [3] & ((\rf|data[24][6]~q )))) # (\rr|reg_count[2]~DUPLICATE_q  & (!\rr|reg_count [3] & (\rf|data[20][6]~q ))) ) ) )

	.dataa(!\rr|reg_count[2]~DUPLICATE_q ),
	.datab(!\rr|reg_count [3]),
	.datac(!\rf|data[20][6]~q ),
	.datad(!\rf|data[24][6]~q ),
	.datae(!\rf|data[28][6]~q ),
	.dataf(!\rf|data[16][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~5 .extended_lut = "off";
defparam \rr|Mux2~5 .lut_mask = 64'h042615378CAE9DBF;
defparam \rr|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y69_N21
cyclonev_lcell_comb \rf|Decoder0~18 (
// Equation(s):
// \rf|Decoder0~18_combout  = ( rf_w_addr[0] & ( \rf_w_en~q  & ( (!rf_w_addr[1] & (!rf_w_addr[3] & (rf_w_addr[4] & rf_w_addr[2]))) ) ) )

	.dataa(!rf_w_addr[1]),
	.datab(!rf_w_addr[3]),
	.datac(!rf_w_addr[4]),
	.datad(!rf_w_addr[2]),
	.datae(!rf_w_addr[0]),
	.dataf(!\rf_w_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~18 .extended_lut = "off";
defparam \rf|Decoder0~18 .lut_mask = 64'h0000000000000008;
defparam \rf|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N43
dffeas \rf|data[21][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[21][6] .is_wysiwyg = "true";
defparam \rf|data[21][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N9
cyclonev_lcell_comb \rf|Decoder0~24 (
// Equation(s):
// \rf|Decoder0~24_combout  = ( rf_w_addr[4] & ( !rf_w_addr[1] & ( (rf_w_addr[3] & (!rf_w_addr[2] & (rf_w_addr[0] & \rf_w_en~DUPLICATE_q ))) ) ) )

	.dataa(!rf_w_addr[3]),
	.datab(!rf_w_addr[2]),
	.datac(!rf_w_addr[0]),
	.datad(!\rf_w_en~DUPLICATE_q ),
	.datae(!rf_w_addr[4]),
	.dataf(!rf_w_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~24 .extended_lut = "off";
defparam \rf|Decoder0~24 .lut_mask = 64'h0000000400000000;
defparam \rf|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y68_N16
dffeas \rf|data[25][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[25][6] .is_wysiwyg = "true";
defparam \rf|data[25][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y68_N21
cyclonev_lcell_comb \rf|data[17][6]~feeder (
// Equation(s):
// \rf|data[17][6]~feeder_combout  = ( rf_w_data[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[17][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[17][6]~feeder .extended_lut = "off";
defparam \rf|data[17][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[17][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N51
cyclonev_lcell_comb \rf|Decoder0~17 (
// Equation(s):
// \rf|Decoder0~17_combout  = ( rf_w_addr[4] & ( !rf_w_addr[2] & ( (!rf_w_addr[1] & (!rf_w_addr[3] & (rf_w_addr[0] & \rf_w_en~DUPLICATE_q ))) ) ) )

	.dataa(!rf_w_addr[1]),
	.datab(!rf_w_addr[3]),
	.datac(!rf_w_addr[0]),
	.datad(!\rf_w_en~DUPLICATE_q ),
	.datae(!rf_w_addr[4]),
	.dataf(!rf_w_addr[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~17 .extended_lut = "off";
defparam \rf|Decoder0~17 .lut_mask = 64'h0000000800000000;
defparam \rf|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y68_N22
dffeas \rf|data[17][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[17][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[17][6] .is_wysiwyg = "true";
defparam \rf|data[17][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N39
cyclonev_lcell_comb \rf|Decoder0~26 (
// Equation(s):
// \rf|Decoder0~26_combout  = ( rf_w_addr[4] & ( !rf_w_addr[1] & ( (rf_w_addr[3] & (rf_w_addr[2] & (rf_w_addr[0] & \rf_w_en~DUPLICATE_q ))) ) ) )

	.dataa(!rf_w_addr[3]),
	.datab(!rf_w_addr[2]),
	.datac(!rf_w_addr[0]),
	.datad(!\rf_w_en~DUPLICATE_q ),
	.datae(!rf_w_addr[4]),
	.dataf(!rf_w_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~26 .extended_lut = "off";
defparam \rf|Decoder0~26 .lut_mask = 64'h0000000100000000;
defparam \rf|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y69_N50
dffeas \rf|data[29][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[29][6] .is_wysiwyg = "true";
defparam \rf|data[29][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y69_N48
cyclonev_lcell_comb \rr|Mux2~6 (
// Equation(s):
// \rr|Mux2~6_combout  = ( \rf|data[29][6]~q  & ( \rr|reg_count [3] & ( (\rr|reg_count [2]) # (\rf|data[25][6]~q ) ) ) ) # ( !\rf|data[29][6]~q  & ( \rr|reg_count [3] & ( (\rf|data[25][6]~q  & !\rr|reg_count [2]) ) ) ) # ( \rf|data[29][6]~q  & ( 
// !\rr|reg_count [3] & ( (!\rr|reg_count [2] & ((\rf|data[17][6]~q ))) # (\rr|reg_count [2] & (\rf|data[21][6]~q )) ) ) ) # ( !\rf|data[29][6]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count [2] & ((\rf|data[17][6]~q ))) # (\rr|reg_count [2] & 
// (\rf|data[21][6]~q )) ) ) )

	.dataa(!\rf|data[21][6]~q ),
	.datab(!\rf|data[25][6]~q ),
	.datac(!\rr|reg_count [2]),
	.datad(!\rf|data[17][6]~q ),
	.datae(!\rf|data[29][6]~q ),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~6 .extended_lut = "off";
defparam \rr|Mux2~6 .lut_mask = 64'h05F505F530303F3F;
defparam \rr|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y72_N4
dffeas \rr|reg_count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector78~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|reg_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y69_N39
cyclonev_lcell_comb \rf|Decoder0~19 (
// Equation(s):
// \rf|Decoder0~19_combout  = ( !rf_w_addr[0] & ( \rf_w_en~q  & ( (rf_w_addr[1] & (rf_w_addr[4] & (!rf_w_addr[3] & !rf_w_addr[2]))) ) ) )

	.dataa(!rf_w_addr[1]),
	.datab(!rf_w_addr[4]),
	.datac(!rf_w_addr[3]),
	.datad(!rf_w_addr[2]),
	.datae(!rf_w_addr[0]),
	.dataf(!\rf_w_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~19 .extended_lut = "off";
defparam \rf|Decoder0~19 .lut_mask = 64'h0000000010000000;
defparam \rf|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N31
dffeas \rf|data[18][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[18][6] .is_wysiwyg = "true";
defparam \rf|data[18][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N9
cyclonev_lcell_comb \rf|Decoder0~27 (
// Equation(s):
// \rf|Decoder0~27_combout  = ( !rf_w_addr[0] & ( \rf_w_en~q  & ( (rf_w_addr[4] & (!rf_w_addr[2] & (rf_w_addr[3] & rf_w_addr[1]))) ) ) )

	.dataa(!rf_w_addr[4]),
	.datab(!rf_w_addr[2]),
	.datac(!rf_w_addr[3]),
	.datad(!rf_w_addr[1]),
	.datae(!rf_w_addr[0]),
	.dataf(!\rf_w_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~27 .extended_lut = "off";
defparam \rf|Decoder0~27 .lut_mask = 64'h0000000000040000;
defparam \rf|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y71_N40
dffeas \rf|data[26][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[26][6] .is_wysiwyg = "true";
defparam \rf|data[26][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N33
cyclonev_lcell_comb \rf|Decoder0~20 (
// Equation(s):
// \rf|Decoder0~20_combout  = ( !rf_w_addr[0] & ( \rf_w_en~q  & ( (rf_w_addr[4] & (!rf_w_addr[3] & (rf_w_addr[2] & rf_w_addr[1]))) ) ) )

	.dataa(!rf_w_addr[4]),
	.datab(!rf_w_addr[3]),
	.datac(!rf_w_addr[2]),
	.datad(!rf_w_addr[1]),
	.datae(!rf_w_addr[0]),
	.dataf(!\rf_w_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~20 .extended_lut = "off";
defparam \rf|Decoder0~20 .lut_mask = 64'h0000000000040000;
defparam \rf|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y71_N46
dffeas \rf|data[22][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[22][6] .is_wysiwyg = "true";
defparam \rf|data[22][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N24
cyclonev_lcell_comb \rf|Decoder0~29 (
// Equation(s):
// \rf|Decoder0~29_combout  = ( !rf_w_addr[0] & ( \rf_w_en~q  & ( (rf_w_addr[4] & (rf_w_addr[3] & (rf_w_addr[1] & rf_w_addr[2]))) ) ) )

	.dataa(!rf_w_addr[4]),
	.datab(!rf_w_addr[3]),
	.datac(!rf_w_addr[1]),
	.datad(!rf_w_addr[2]),
	.datae(!rf_w_addr[0]),
	.dataf(!\rf_w_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~29 .extended_lut = "off";
defparam \rf|Decoder0~29 .lut_mask = 64'h0000000000010000;
defparam \rf|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y69_N56
dffeas \rf|data[30][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[30][6] .is_wysiwyg = "true";
defparam \rf|data[30][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y69_N54
cyclonev_lcell_comb \rr|Mux2~7 (
// Equation(s):
// \rr|Mux2~7_combout  = ( \rf|data[30][6]~q  & ( \rr|reg_count [3] & ( (\rr|reg_count [2]) # (\rf|data[26][6]~q ) ) ) ) # ( !\rf|data[30][6]~q  & ( \rr|reg_count [3] & ( (\rf|data[26][6]~q  & !\rr|reg_count [2]) ) ) ) # ( \rf|data[30][6]~q  & ( 
// !\rr|reg_count [3] & ( (!\rr|reg_count [2] & (\rf|data[18][6]~q )) # (\rr|reg_count [2] & ((\rf|data[22][6]~q ))) ) ) ) # ( !\rf|data[30][6]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count [2] & (\rf|data[18][6]~q )) # (\rr|reg_count [2] & 
// ((\rf|data[22][6]~q ))) ) ) )

	.dataa(!\rf|data[18][6]~q ),
	.datab(!\rf|data[26][6]~q ),
	.datac(!\rr|reg_count [2]),
	.datad(!\rf|data[22][6]~q ),
	.datae(!\rf|data[30][6]~q ),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~7 .extended_lut = "off";
defparam \rr|Mux2~7 .lut_mask = 64'h505F505F30303F3F;
defparam \rr|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N12
cyclonev_lcell_comb \rf|Decoder0~21 (
// Equation(s):
// \rf|Decoder0~21_combout  = ( rf_w_addr[0] & ( \rf_w_en~q  & ( (rf_w_addr[4] & (!rf_w_addr[3] & (rf_w_addr[1] & !rf_w_addr[2]))) ) ) )

	.dataa(!rf_w_addr[4]),
	.datab(!rf_w_addr[3]),
	.datac(!rf_w_addr[1]),
	.datad(!rf_w_addr[2]),
	.datae(!rf_w_addr[0]),
	.dataf(!\rf_w_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~21 .extended_lut = "off";
defparam \rf|Decoder0~21 .lut_mask = 64'h0000000000000400;
defparam \rf|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y70_N2
dffeas \rf|data[19][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[19][6] .is_wysiwyg = "true";
defparam \rf|data[19][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N45
cyclonev_lcell_comb \rf|Decoder0~22 (
// Equation(s):
// \rf|Decoder0~22_combout  = ( rf_w_addr[2] & ( !rf_w_addr[3] & ( (rf_w_addr[4] & (rf_w_addr[1] & (rf_w_addr[0] & \rf_w_en~DUPLICATE_q ))) ) ) )

	.dataa(!rf_w_addr[4]),
	.datab(!rf_w_addr[1]),
	.datac(!rf_w_addr[0]),
	.datad(!\rf_w_en~DUPLICATE_q ),
	.datae(!rf_w_addr[2]),
	.dataf(!rf_w_addr[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~22 .extended_lut = "off";
defparam \rf|Decoder0~22 .lut_mask = 64'h0000000100000000;
defparam \rf|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N1
dffeas \rf|data[23][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[23][6] .is_wysiwyg = "true";
defparam \rf|data[23][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N42
cyclonev_lcell_comb \rf|Decoder0~28 (
// Equation(s):
// \rf|Decoder0~28_combout  = ( rf_w_addr[3] & ( !rf_w_addr[2] & ( (rf_w_addr[4] & (rf_w_addr[1] & (\rf_w_en~DUPLICATE_q  & rf_w_addr[0]))) ) ) )

	.dataa(!rf_w_addr[4]),
	.datab(!rf_w_addr[1]),
	.datac(!\rf_w_en~DUPLICATE_q ),
	.datad(!rf_w_addr[0]),
	.datae(!rf_w_addr[3]),
	.dataf(!rf_w_addr[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~28 .extended_lut = "off";
defparam \rf|Decoder0~28 .lut_mask = 64'h0000000100000000;
defparam \rf|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y70_N52
dffeas \rf|data[27][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[27][6] .is_wysiwyg = "true";
defparam \rf|data[27][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y70_N0
cyclonev_lcell_comb \rf|Decoder0~30 (
// Equation(s):
// \rf|Decoder0~30_combout  = ( rf_w_addr[0] & ( rf_w_addr[1] & ( (\rf_w_en~q  & (rf_w_addr[3] & (rf_w_addr[4] & rf_w_addr[2]))) ) ) )

	.dataa(!\rf_w_en~q ),
	.datab(!rf_w_addr[3]),
	.datac(!rf_w_addr[4]),
	.datad(!rf_w_addr[2]),
	.datae(!rf_w_addr[0]),
	.dataf(!rf_w_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~30 .extended_lut = "off";
defparam \rf|Decoder0~30 .lut_mask = 64'h0000000000000001;
defparam \rf|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y70_N38
dffeas \rf|data[31][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[31][6] .is_wysiwyg = "true";
defparam \rf|data[31][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y70_N36
cyclonev_lcell_comb \rr|Mux2~8 (
// Equation(s):
// \rr|Mux2~8_combout  = ( \rf|data[31][6]~q  & ( \rr|reg_count [3] & ( (\rf|data[27][6]~q ) # (\rr|reg_count[2]~DUPLICATE_q ) ) ) ) # ( !\rf|data[31][6]~q  & ( \rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & \rf|data[27][6]~q ) ) ) ) # ( 
// \rf|data[31][6]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[19][6]~q )) # (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[23][6]~q ))) ) ) ) # ( !\rf|data[31][6]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & 
// (\rf|data[19][6]~q )) # (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[23][6]~q ))) ) ) )

	.dataa(!\rf|data[19][6]~q ),
	.datab(!\rf|data[23][6]~q ),
	.datac(!\rr|reg_count[2]~DUPLICATE_q ),
	.datad(!\rf|data[27][6]~q ),
	.datae(!\rf|data[31][6]~q ),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~8 .extended_lut = "off";
defparam \rr|Mux2~8 .lut_mask = 64'h5353535300F00FFF;
defparam \rr|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y69_N12
cyclonev_lcell_comb \rr|Mux2~9 (
// Equation(s):
// \rr|Mux2~9_combout  = ( \rr|Mux2~7_combout  & ( \rr|Mux2~8_combout  & ( ((!\rr|reg_count [0] & (\rr|Mux2~5_combout )) # (\rr|reg_count [0] & ((\rr|Mux2~6_combout )))) # (\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( !\rr|Mux2~7_combout  & ( \rr|Mux2~8_combout  
// & ( (!\rr|reg_count [0] & (\rr|Mux2~5_combout  & ((!\rr|reg_count[1]~DUPLICATE_q )))) # (\rr|reg_count [0] & (((\rr|reg_count[1]~DUPLICATE_q ) # (\rr|Mux2~6_combout )))) ) ) ) # ( \rr|Mux2~7_combout  & ( !\rr|Mux2~8_combout  & ( (!\rr|reg_count [0] & 
// (((\rr|reg_count[1]~DUPLICATE_q )) # (\rr|Mux2~5_combout ))) # (\rr|reg_count [0] & (((\rr|Mux2~6_combout  & !\rr|reg_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|Mux2~7_combout  & ( !\rr|Mux2~8_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & ((!\rr|reg_count 
// [0] & (\rr|Mux2~5_combout )) # (\rr|reg_count [0] & ((\rr|Mux2~6_combout ))))) ) ) )

	.dataa(!\rr|reg_count [0]),
	.datab(!\rr|Mux2~5_combout ),
	.datac(!\rr|Mux2~6_combout ),
	.datad(!\rr|reg_count[1]~DUPLICATE_q ),
	.datae(!\rr|Mux2~7_combout ),
	.dataf(!\rr|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~9 .extended_lut = "off";
defparam \rr|Mux2~9 .lut_mask = 64'h270027AA275527FF;
defparam \rr|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N24
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \S.READ_DATA~q  & ( ((rf_w_data[2] & ((!\WideOr11~0_combout ) # (\S.READ_ADDR~q )))) # (\SW[2]~input_o ) ) ) # ( !\S.READ_DATA~q  & ( (rf_w_data[2] & ((!\WideOr11~0_combout ) # (\S.READ_ADDR~q ))) ) )

	.dataa(!\WideOr11~0_combout ),
	.datab(!\SW[2]~input_o ),
	.datac(!\S.READ_ADDR~q ),
	.datad(!rf_w_data[2]),
	.datae(gnd),
	.dataf(!\S.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h00AF00AF33BF33BF;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N26
dffeas \rf_w_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[2] .is_wysiwyg = "true";
defparam \rf_w_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y70_N26
dffeas \rf|data[24][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[24][2] .is_wysiwyg = "true";
defparam \rf|data[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y70_N53
dffeas \rf|data[26][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[26][2] .is_wysiwyg = "true";
defparam \rf|data[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N11
dffeas \rf|data[25][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[25][2] .is_wysiwyg = "true";
defparam \rf|data[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y70_N50
dffeas \rf|data[27][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[27][2] .is_wysiwyg = "true";
defparam \rf|data[27][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y70_N48
cyclonev_lcell_comb \rr|Mux2~16 (
// Equation(s):
// \rr|Mux2~16_combout  = ( \rf|data[27][2]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (\rf|data[26][2]~q ) # (\rr|reg_count [0]) ) ) ) # ( !\rf|data[27][2]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [0] & \rf|data[26][2]~q ) ) ) ) # ( 
// \rf|data[27][2]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [0] & (\rf|data[24][2]~q )) # (\rr|reg_count [0] & ((\rf|data[25][2]~q ))) ) ) ) # ( !\rf|data[27][2]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [0] & 
// (\rf|data[24][2]~q )) # (\rr|reg_count [0] & ((\rf|data[25][2]~q ))) ) ) )

	.dataa(!\rf|data[24][2]~q ),
	.datab(!\rr|reg_count [0]),
	.datac(!\rf|data[26][2]~q ),
	.datad(!\rf|data[25][2]~q ),
	.datae(!\rf|data[27][2]~q ),
	.dataf(!\rr|reg_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~16 .extended_lut = "off";
defparam \rr|Mux2~16 .lut_mask = 64'h447744770C0C3F3F;
defparam \rr|Mux2~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y69_N32
dffeas \rf|data[30][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[30][2] .is_wysiwyg = "true";
defparam \rf|data[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y70_N1
dffeas \rf|data[28][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[28][2] .is_wysiwyg = "true";
defparam \rf|data[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y69_N8
dffeas \rf|data[29][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[29][2] .is_wysiwyg = "true";
defparam \rf|data[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y69_N38
dffeas \rf|data[31][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[31][2] .is_wysiwyg = "true";
defparam \rf|data[31][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y69_N36
cyclonev_lcell_comb \rr|Mux2~18 (
// Equation(s):
// \rr|Mux2~18_combout  = ( \rf|data[31][2]~q  & ( \rr|reg_count [0] & ( (\rf|data[29][2]~q ) # (\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( !\rf|data[31][2]~q  & ( \rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & \rf|data[29][2]~q ) ) ) ) # ( 
// \rf|data[31][2]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[28][2]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[30][2]~q )) ) ) ) # ( !\rf|data[31][2]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & 
// ((\rf|data[28][2]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[30][2]~q )) ) ) )

	.dataa(!\rr|reg_count[1]~DUPLICATE_q ),
	.datab(!\rf|data[30][2]~q ),
	.datac(!\rf|data[28][2]~q ),
	.datad(!\rf|data[29][2]~q ),
	.datae(!\rf|data[31][2]~q ),
	.dataf(!\rr|reg_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~18 .extended_lut = "off";
defparam \rr|Mux2~18 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \rr|Mux2~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N20
dffeas \rf|data[21][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[21][2] .is_wysiwyg = "true";
defparam \rf|data[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y70_N10
dffeas \rf|data[20][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[20][2] .is_wysiwyg = "true";
defparam \rf|data[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y70_N38
dffeas \rf|data[22][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[22][2] .is_wysiwyg = "true";
defparam \rf|data[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y70_N32
dffeas \rf|data[23][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[23][2] .is_wysiwyg = "true";
defparam \rf|data[23][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N30
cyclonev_lcell_comb \rr|Mux2~17 (
// Equation(s):
// \rr|Mux2~17_combout  = ( \rf|data[23][2]~q  & ( \rr|reg_count [0] & ( (\rr|reg_count[1]~DUPLICATE_q ) # (\rf|data[21][2]~q ) ) ) ) # ( !\rf|data[23][2]~q  & ( \rr|reg_count [0] & ( (\rf|data[21][2]~q  & !\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( 
// \rf|data[23][2]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[20][2]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[22][2]~q ))) ) ) ) # ( !\rf|data[23][2]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & 
// (\rf|data[20][2]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[22][2]~q ))) ) ) )

	.dataa(!\rf|data[21][2]~q ),
	.datab(!\rf|data[20][2]~q ),
	.datac(!\rf|data[22][2]~q ),
	.datad(!\rr|reg_count[1]~DUPLICATE_q ),
	.datae(!\rf|data[23][2]~q ),
	.dataf(!\rr|reg_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~17 .extended_lut = "off";
defparam \rr|Mux2~17 .lut_mask = 64'h330F330F550055FF;
defparam \rr|Mux2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N26
dffeas \rf|data[18][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[18][2] .is_wysiwyg = "true";
defparam \rf|data[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y70_N46
dffeas \rf|data[16][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[16][2] .is_wysiwyg = "true";
defparam \rf|data[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y71_N23
dffeas \rf|data[19][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[19][2] .is_wysiwyg = "true";
defparam \rf|data[19][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y68_N46
dffeas \rf|data[17][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[17][2] .is_wysiwyg = "true";
defparam \rf|data[17][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N21
cyclonev_lcell_comb \rr|Mux2~15 (
// Equation(s):
// \rr|Mux2~15_combout  = ( \rf|data[19][2]~q  & ( \rf|data[17][2]~q  & ( ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[16][2]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[18][2]~q ))) # (\rr|reg_count [0]) ) ) ) # ( !\rf|data[19][2]~q  & ( 
// \rf|data[17][2]~q  & ( (!\rr|reg_count [0] & ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[16][2]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[18][2]~q )))) # (\rr|reg_count [0] & (((!\rr|reg_count[1]~DUPLICATE_q )))) ) ) ) # ( \rf|data[19][2]~q  & 
// ( !\rf|data[17][2]~q  & ( (!\rr|reg_count [0] & ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[16][2]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[18][2]~q )))) # (\rr|reg_count [0] & (((\rr|reg_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rf|data[19][2]~q  
// & ( !\rf|data[17][2]~q  & ( (!\rr|reg_count [0] & ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[16][2]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[18][2]~q )))) ) ) )

	.dataa(!\rf|data[18][2]~q ),
	.datab(!\rr|reg_count [0]),
	.datac(!\rr|reg_count[1]~DUPLICATE_q ),
	.datad(!\rf|data[16][2]~q ),
	.datae(!\rf|data[19][2]~q ),
	.dataf(!\rf|data[17][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~15 .extended_lut = "off";
defparam \rr|Mux2~15 .lut_mask = 64'h04C407C734F437F7;
defparam \rr|Mux2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y69_N33
cyclonev_lcell_comb \rr|Mux2~19 (
// Equation(s):
// \rr|Mux2~19_combout  = ( \rr|Mux2~17_combout  & ( \rr|Mux2~15_combout  & ( (!\rr|reg_count [3]) # ((!\rr|reg_count [2] & (\rr|Mux2~16_combout )) # (\rr|reg_count [2] & ((\rr|Mux2~18_combout )))) ) ) ) # ( !\rr|Mux2~17_combout  & ( \rr|Mux2~15_combout  & ( 
// (!\rr|reg_count [2] & (((!\rr|reg_count [3])) # (\rr|Mux2~16_combout ))) # (\rr|reg_count [2] & (((\rr|reg_count [3] & \rr|Mux2~18_combout )))) ) ) ) # ( \rr|Mux2~17_combout  & ( !\rr|Mux2~15_combout  & ( (!\rr|reg_count [2] & (\rr|Mux2~16_combout  & 
// (\rr|reg_count [3]))) # (\rr|reg_count [2] & (((!\rr|reg_count [3]) # (\rr|Mux2~18_combout )))) ) ) ) # ( !\rr|Mux2~17_combout  & ( !\rr|Mux2~15_combout  & ( (\rr|reg_count [3] & ((!\rr|reg_count [2] & (\rr|Mux2~16_combout )) # (\rr|reg_count [2] & 
// ((\rr|Mux2~18_combout ))))) ) ) )

	.dataa(!\rr|reg_count [2]),
	.datab(!\rr|Mux2~16_combout ),
	.datac(!\rr|reg_count [3]),
	.datad(!\rr|Mux2~18_combout ),
	.datae(!\rr|Mux2~17_combout ),
	.dataf(!\rr|Mux2~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~19 .extended_lut = "off";
defparam \rr|Mux2~19 .lut_mask = 64'h02075257A2A7F2F7;
defparam \rr|Mux2~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y67_N12
cyclonev_lcell_comb \rf|data[3][2]~feeder (
// Equation(s):
// \rf|data[3][2]~feeder_combout  = ( rf_w_data[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[3][2]~feeder .extended_lut = "off";
defparam \rf|data[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y70_N30
cyclonev_lcell_comb \rf|Decoder0~11 (
// Equation(s):
// \rf|Decoder0~11_combout  = ( rf_w_addr[0] & ( rf_w_addr[1] & ( (\rf_w_en~q  & (!rf_w_addr[2] & (!rf_w_addr[4] & !rf_w_addr[3]))) ) ) )

	.dataa(!\rf_w_en~q ),
	.datab(!rf_w_addr[2]),
	.datac(!rf_w_addr[4]),
	.datad(!rf_w_addr[3]),
	.datae(!rf_w_addr[0]),
	.dataf(!rf_w_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~11 .extended_lut = "off";
defparam \rf|Decoder0~11 .lut_mask = 64'h0000000000004000;
defparam \rf|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y67_N13
dffeas \rf|data[3][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[3][2] .is_wysiwyg = "true";
defparam \rf|data[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y69_N33
cyclonev_lcell_comb \rf|Decoder0~7 (
// Equation(s):
// \rf|Decoder0~7_combout  = ( rf_w_addr[0] & ( \rf_w_en~q  & ( (!rf_w_addr[1] & (!rf_w_addr[3] & (!rf_w_addr[4] & !rf_w_addr[2]))) ) ) )

	.dataa(!rf_w_addr[1]),
	.datab(!rf_w_addr[3]),
	.datac(!rf_w_addr[4]),
	.datad(!rf_w_addr[2]),
	.datae(!rf_w_addr[0]),
	.dataf(!\rf_w_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~7 .extended_lut = "off";
defparam \rf|Decoder0~7 .lut_mask = 64'h0000000000008000;
defparam \rf|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y69_N38
dffeas \rf|data[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][2] .is_wysiwyg = "true";
defparam \rf|data[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y70_N24
cyclonev_lcell_comb \rf|Decoder0~3 (
// Equation(s):
// \rf|Decoder0~3_combout  = ( !rf_w_addr[0] & ( rf_w_addr[1] & ( (\rf_w_en~q  & (!rf_w_addr[2] & (!rf_w_addr[4] & !rf_w_addr[3]))) ) ) )

	.dataa(!\rf_w_en~q ),
	.datab(!rf_w_addr[2]),
	.datac(!rf_w_addr[4]),
	.datad(!rf_w_addr[3]),
	.datae(!rf_w_addr[0]),
	.dataf(!rf_w_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~3 .extended_lut = "off";
defparam \rf|Decoder0~3 .lut_mask = 64'h0000000040000000;
defparam \rf|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N28
dffeas \rf|data[2][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[2][2] .is_wysiwyg = "true";
defparam \rf|data[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y69_N36
cyclonev_lcell_comb \rr|Mux2~10 (
// Equation(s):
// \rr|Mux2~10_combout  = ( \rf|data[1][2]~q  & ( \rf|data[2][2]~q  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (\rr|reg_count [0])) # (\rr|reg_count[1]~DUPLICATE_q  & ((!\rr|reg_count [0]) # (\rf|data[3][2]~q ))) ) ) ) # ( !\rf|data[1][2]~q  & ( \rf|data[2][2]~q  
// & ( (\rr|reg_count[1]~DUPLICATE_q  & ((!\rr|reg_count [0]) # (\rf|data[3][2]~q ))) ) ) ) # ( \rf|data[1][2]~q  & ( !\rf|data[2][2]~q  & ( (\rr|reg_count [0] & ((!\rr|reg_count[1]~DUPLICATE_q ) # (\rf|data[3][2]~q ))) ) ) ) # ( !\rf|data[1][2]~q  & ( 
// !\rf|data[2][2]~q  & ( (\rr|reg_count[1]~DUPLICATE_q  & (\rr|reg_count [0] & \rf|data[3][2]~q )) ) ) )

	.dataa(!\rr|reg_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|reg_count [0]),
	.datad(!\rf|data[3][2]~q ),
	.datae(!\rf|data[1][2]~q ),
	.dataf(!\rf|data[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~10 .extended_lut = "off";
defparam \rr|Mux2~10 .lut_mask = 64'h00050A0F50555A5F;
defparam \rr|Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N54
cyclonev_lcell_comb \rf|Decoder0~8 (
// Equation(s):
// \rf|Decoder0~8_combout  = ( rf_w_addr[0] & ( \rf_w_en~DUPLICATE_q  & ( (!rf_w_addr[2] & (!rf_w_addr[4] & (!rf_w_addr[1] & rf_w_addr[3]))) ) ) )

	.dataa(!rf_w_addr[2]),
	.datab(!rf_w_addr[4]),
	.datac(!rf_w_addr[1]),
	.datad(!rf_w_addr[3]),
	.datae(!rf_w_addr[0]),
	.dataf(!\rf_w_en~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~8 .extended_lut = "off";
defparam \rf|Decoder0~8 .lut_mask = 64'h0000000000000080;
defparam \rf|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y68_N59
dffeas \rf|data[9][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[9][2] .is_wysiwyg = "true";
defparam \rf|data[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y70_N21
cyclonev_lcell_comb \rf|data[8][2]~feeder (
// Equation(s):
// \rf|data[8][2]~feeder_combout  = ( rf_w_data[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[8][2]~feeder .extended_lut = "off";
defparam \rf|data[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y69_N45
cyclonev_lcell_comb \rf|Decoder0~1 (
// Equation(s):
// \rf|Decoder0~1_combout  = ( !rf_w_addr[0] & ( \rf_w_en~q  & ( (!rf_w_addr[1] & (!rf_w_addr[4] & (rf_w_addr[3] & !rf_w_addr[2]))) ) ) )

	.dataa(!rf_w_addr[1]),
	.datab(!rf_w_addr[4]),
	.datac(!rf_w_addr[3]),
	.datad(!rf_w_addr[2]),
	.datae(!rf_w_addr[0]),
	.dataf(!\rf_w_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~1 .extended_lut = "off";
defparam \rf|Decoder0~1 .lut_mask = 64'h0000000008000000;
defparam \rf|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y70_N22
dffeas \rf|data[8][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[8][2] .is_wysiwyg = "true";
defparam \rf|data[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N15
cyclonev_lcell_comb \rf|Decoder0~4 (
// Equation(s):
// \rf|Decoder0~4_combout  = ( !rf_w_addr[0] & ( \rf_w_en~DUPLICATE_q  & ( (!rf_w_addr[2] & (!rf_w_addr[4] & (rf_w_addr[3] & rf_w_addr[1]))) ) ) )

	.dataa(!rf_w_addr[2]),
	.datab(!rf_w_addr[4]),
	.datac(!rf_w_addr[3]),
	.datad(!rf_w_addr[1]),
	.datae(!rf_w_addr[0]),
	.dataf(!\rf_w_en~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~4 .extended_lut = "off";
defparam \rf|Decoder0~4 .lut_mask = 64'h0000000000080000;
defparam \rf|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y68_N17
dffeas \rf|data[10][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[10][2] .is_wysiwyg = "true";
defparam \rf|data[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N6
cyclonev_lcell_comb \rf|Decoder0~12 (
// Equation(s):
// \rf|Decoder0~12_combout  = ( rf_w_addr[1] & ( !rf_w_addr[4] & ( (rf_w_addr[3] & (!rf_w_addr[2] & (\rf_w_en~DUPLICATE_q  & rf_w_addr[0]))) ) ) )

	.dataa(!rf_w_addr[3]),
	.datab(!rf_w_addr[2]),
	.datac(!\rf_w_en~DUPLICATE_q ),
	.datad(!rf_w_addr[0]),
	.datae(!rf_w_addr[1]),
	.dataf(!rf_w_addr[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~12 .extended_lut = "off";
defparam \rf|Decoder0~12 .lut_mask = 64'h0000000400000000;
defparam \rf|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y68_N32
dffeas \rf|data[11][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[11][2] .is_wysiwyg = "true";
defparam \rf|data[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N30
cyclonev_lcell_comb \rr|Mux2~11 (
// Equation(s):
// \rr|Mux2~11_combout  = ( \rf|data[11][2]~q  & ( \rr|reg_count [0] & ( (\rf|data[9][2]~q ) # (\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( !\rf|data[11][2]~q  & ( \rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & \rf|data[9][2]~q ) ) ) ) # ( 
// \rf|data[11][2]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[8][2]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[10][2]~q ))) ) ) ) # ( !\rf|data[11][2]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & 
// (\rf|data[8][2]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[10][2]~q ))) ) ) )

	.dataa(!\rr|reg_count[1]~DUPLICATE_q ),
	.datab(!\rf|data[9][2]~q ),
	.datac(!\rf|data[8][2]~q ),
	.datad(!\rf|data[10][2]~q ),
	.datae(!\rf|data[11][2]~q ),
	.dataf(!\rr|reg_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~11 .extended_lut = "off";
defparam \rr|Mux2~11 .lut_mask = 64'h0A5F0A5F22227777;
defparam \rr|Mux2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N21
cyclonev_lcell_comb \rf|Decoder0~0 (
// Equation(s):
// \rf|Decoder0~0_combout  = ( !rf_w_addr[4] & ( rf_w_addr[2] & ( (!rf_w_addr[3] & (!rf_w_addr[1] & (!rf_w_addr[0] & \rf_w_en~DUPLICATE_q ))) ) ) )

	.dataa(!rf_w_addr[3]),
	.datab(!rf_w_addr[1]),
	.datac(!rf_w_addr[0]),
	.datad(!\rf_w_en~DUPLICATE_q ),
	.datae(!rf_w_addr[4]),
	.dataf(!rf_w_addr[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~0 .extended_lut = "off";
defparam \rf|Decoder0~0 .lut_mask = 64'h0000000000800000;
defparam \rf|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y69_N31
dffeas \rf|data[4][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[4][2] .is_wysiwyg = "true";
defparam \rf|data[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N27
cyclonev_lcell_comb \rf|Decoder0~5 (
// Equation(s):
// \rf|Decoder0~5_combout  = ( !rf_w_addr[4] & ( \rf_w_en~DUPLICATE_q  & ( (rf_w_addr[1] & (rf_w_addr[2] & (!rf_w_addr[0] & !rf_w_addr[3]))) ) ) )

	.dataa(!rf_w_addr[1]),
	.datab(!rf_w_addr[2]),
	.datac(!rf_w_addr[0]),
	.datad(!rf_w_addr[3]),
	.datae(!rf_w_addr[4]),
	.dataf(!\rf_w_en~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~5 .extended_lut = "off";
defparam \rf|Decoder0~5 .lut_mask = 64'h0000000010000000;
defparam \rf|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y68_N7
dffeas \rf|data[6][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[6][2] .is_wysiwyg = "true";
defparam \rf|data[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N48
cyclonev_lcell_comb \rf|Decoder0~9 (
// Equation(s):
// \rf|Decoder0~9_combout  = ( rf_w_addr[2] & ( !rf_w_addr[4] & ( (!rf_w_addr[1] & (!rf_w_addr[3] & (\rf_w_en~DUPLICATE_q  & rf_w_addr[0]))) ) ) )

	.dataa(!rf_w_addr[1]),
	.datab(!rf_w_addr[3]),
	.datac(!\rf_w_en~DUPLICATE_q ),
	.datad(!rf_w_addr[0]),
	.datae(!rf_w_addr[2]),
	.dataf(!rf_w_addr[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~9 .extended_lut = "off";
defparam \rf|Decoder0~9 .lut_mask = 64'h0000000800000000;
defparam \rf|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y68_N35
dffeas \rf|data[5][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[5][2] .is_wysiwyg = "true";
defparam \rf|data[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N12
cyclonev_lcell_comb \rf|Decoder0~13 (
// Equation(s):
// \rf|Decoder0~13_combout  = ( rf_w_addr[1] & ( \rf_w_en~q  & ( (rf_w_addr[0] & (!rf_w_addr[4] & (rf_w_addr[2] & !rf_w_addr[3]))) ) ) )

	.dataa(!rf_w_addr[0]),
	.datab(!rf_w_addr[4]),
	.datac(!rf_w_addr[2]),
	.datad(!rf_w_addr[3]),
	.datae(!rf_w_addr[1]),
	.dataf(!\rf_w_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~13 .extended_lut = "off";
defparam \rf|Decoder0~13 .lut_mask = 64'h0000000000000400;
defparam \rf|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y68_N56
dffeas \rf|data[7][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[7][2] .is_wysiwyg = "true";
defparam \rf|data[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N54
cyclonev_lcell_comb \rr|Mux2~12 (
// Equation(s):
// \rr|Mux2~12_combout  = ( \rf|data[7][2]~q  & ( \rr|reg_count [0] & ( (\rr|reg_count[1]~DUPLICATE_q ) # (\rf|data[5][2]~q ) ) ) ) # ( !\rf|data[7][2]~q  & ( \rr|reg_count [0] & ( (\rf|data[5][2]~q  & !\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( 
// \rf|data[7][2]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[4][2]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[6][2]~q ))) ) ) ) # ( !\rf|data[7][2]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & 
// (\rf|data[4][2]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[6][2]~q ))) ) ) )

	.dataa(!\rf|data[4][2]~q ),
	.datab(!\rf|data[6][2]~q ),
	.datac(!\rf|data[5][2]~q ),
	.datad(!\rr|reg_count[1]~DUPLICATE_q ),
	.datae(!\rf|data[7][2]~q ),
	.dataf(!\rr|reg_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~12 .extended_lut = "off";
defparam \rr|Mux2~12 .lut_mask = 64'h553355330F000FFF;
defparam \rr|Mux2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y71_N39
cyclonev_lcell_comb \rf|data[13][2]~feeder (
// Equation(s):
// \rf|data[13][2]~feeder_combout  = ( rf_w_data[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[13][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[13][2]~feeder .extended_lut = "off";
defparam \rf|data[13][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[13][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y69_N6
cyclonev_lcell_comb \rf|Decoder0~10 (
// Equation(s):
// \rf|Decoder0~10_combout  = ( rf_w_addr[0] & ( \rf_w_en~q  & ( (!rf_w_addr[1] & (rf_w_addr[3] & (rf_w_addr[2] & !rf_w_addr[4]))) ) ) )

	.dataa(!rf_w_addr[1]),
	.datab(!rf_w_addr[3]),
	.datac(!rf_w_addr[2]),
	.datad(!rf_w_addr[4]),
	.datae(!rf_w_addr[0]),
	.dataf(!\rf_w_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~10 .extended_lut = "off";
defparam \rf|Decoder0~10 .lut_mask = 64'h0000000000000200;
defparam \rf|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y71_N40
dffeas \rf|data[13][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[13][2] .is_wysiwyg = "true";
defparam \rf|data[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y71_N33
cyclonev_lcell_comb \rf|data[14][2]~feeder (
// Equation(s):
// \rf|data[14][2]~feeder_combout  = ( rf_w_data[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[14][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[14][2]~feeder .extended_lut = "off";
defparam \rf|data[14][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[14][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y68_N39
cyclonev_lcell_comb \rf|Decoder0~6 (
// Equation(s):
// \rf|Decoder0~6_combout  = ( !rf_w_addr[4] & ( \rf_w_en~q  & ( (rf_w_addr[2] & (rf_w_addr[3] & (rf_w_addr[1] & !rf_w_addr[0]))) ) ) )

	.dataa(!rf_w_addr[2]),
	.datab(!rf_w_addr[3]),
	.datac(!rf_w_addr[1]),
	.datad(!rf_w_addr[0]),
	.datae(!rf_w_addr[4]),
	.dataf(!\rf_w_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~6 .extended_lut = "off";
defparam \rf|Decoder0~6 .lut_mask = 64'h0000000001000000;
defparam \rf|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y71_N34
dffeas \rf|data[14][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[14][2] .is_wysiwyg = "true";
defparam \rf|data[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N3
cyclonev_lcell_comb \rf|Decoder0~2 (
// Equation(s):
// \rf|Decoder0~2_combout  = ( !rf_w_addr[0] & ( \rf_w_en~DUPLICATE_q  & ( (rf_w_addr[3] & (!rf_w_addr[4] & (rf_w_addr[2] & !rf_w_addr[1]))) ) ) )

	.dataa(!rf_w_addr[3]),
	.datab(!rf_w_addr[4]),
	.datac(!rf_w_addr[2]),
	.datad(!rf_w_addr[1]),
	.datae(!rf_w_addr[0]),
	.dataf(!\rf_w_en~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~2 .extended_lut = "off";
defparam \rf|Decoder0~2 .lut_mask = 64'h0000000004000000;
defparam \rf|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y69_N37
dffeas \rf|data[12][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[12][2] .is_wysiwyg = "true";
defparam \rf|data[12][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y68_N36
cyclonev_lcell_comb \rf|Decoder0~14 (
// Equation(s):
// \rf|Decoder0~14_combout  = ( rf_w_addr[1] & ( !rf_w_addr[4] & ( (rf_w_addr[3] & (rf_w_addr[2] & (\rf_w_en~DUPLICATE_q  & rf_w_addr[0]))) ) ) )

	.dataa(!rf_w_addr[3]),
	.datab(!rf_w_addr[2]),
	.datac(!\rf_w_en~DUPLICATE_q ),
	.datad(!rf_w_addr[0]),
	.datae(!rf_w_addr[1]),
	.dataf(!rf_w_addr[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Decoder0~14 .extended_lut = "off";
defparam \rf|Decoder0~14 .lut_mask = 64'h0000000100000000;
defparam \rf|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y69_N5
dffeas \rf|data[15][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[2]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[15][2] .is_wysiwyg = "true";
defparam \rf|data[15][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y69_N3
cyclonev_lcell_comb \rr|Mux2~13 (
// Equation(s):
// \rr|Mux2~13_combout  = ( \rf|data[15][2]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (\rr|reg_count [0]) # (\rf|data[14][2]~q ) ) ) ) # ( !\rf|data[15][2]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (\rf|data[14][2]~q  & !\rr|reg_count [0]) ) ) ) # ( 
// \rf|data[15][2]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [0] & ((\rf|data[12][2]~q ))) # (\rr|reg_count [0] & (\rf|data[13][2]~q )) ) ) ) # ( !\rf|data[15][2]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [0] & 
// ((\rf|data[12][2]~q ))) # (\rr|reg_count [0] & (\rf|data[13][2]~q )) ) ) )

	.dataa(!\rf|data[13][2]~q ),
	.datab(!\rf|data[14][2]~q ),
	.datac(!\rr|reg_count [0]),
	.datad(!\rf|data[12][2]~q ),
	.datae(!\rf|data[15][2]~q ),
	.dataf(!\rr|reg_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~13 .extended_lut = "off";
defparam \rr|Mux2~13 .lut_mask = 64'h05F505F530303F3F;
defparam \rr|Mux2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N0
cyclonev_lcell_comb \rr|Mux2~14 (
// Equation(s):
// \rr|Mux2~14_combout  = ( \rr|Mux2~12_combout  & ( \rr|Mux2~13_combout  & ( ((!\rr|reg_count [3] & (\rr|Mux2~10_combout )) # (\rr|reg_count [3] & ((\rr|Mux2~11_combout )))) # (\rr|reg_count[2]~DUPLICATE_q ) ) ) ) # ( !\rr|Mux2~12_combout  & ( 
// \rr|Mux2~13_combout  & ( (!\rr|reg_count[2]~DUPLICATE_q  & ((!\rr|reg_count [3] & (\rr|Mux2~10_combout )) # (\rr|reg_count [3] & ((\rr|Mux2~11_combout ))))) # (\rr|reg_count[2]~DUPLICATE_q  & (((\rr|reg_count [3])))) ) ) ) # ( \rr|Mux2~12_combout  & ( 
// !\rr|Mux2~13_combout  & ( (!\rr|reg_count[2]~DUPLICATE_q  & ((!\rr|reg_count [3] & (\rr|Mux2~10_combout )) # (\rr|reg_count [3] & ((\rr|Mux2~11_combout ))))) # (\rr|reg_count[2]~DUPLICATE_q  & (((!\rr|reg_count [3])))) ) ) ) # ( !\rr|Mux2~12_combout  & ( 
// !\rr|Mux2~13_combout  & ( (!\rr|reg_count[2]~DUPLICATE_q  & ((!\rr|reg_count [3] & (\rr|Mux2~10_combout )) # (\rr|reg_count [3] & ((\rr|Mux2~11_combout ))))) ) ) )

	.dataa(!\rr|Mux2~10_combout ),
	.datab(!\rr|reg_count[2]~DUPLICATE_q ),
	.datac(!\rr|reg_count [3]),
	.datad(!\rr|Mux2~11_combout ),
	.datae(!\rr|Mux2~12_combout ),
	.dataf(!\rr|Mux2~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~14 .extended_lut = "off";
defparam \rr|Mux2~14 .lut_mask = 64'h404C707C434F737F;
defparam \rr|Mux2~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y68_N14
dffeas \rf|data[14][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[14][6] .is_wysiwyg = "true";
defparam \rf|data[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y68_N38
dffeas \rf|data[10][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[10][6] .is_wysiwyg = "true";
defparam \rf|data[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y68_N19
dffeas \rf|data[6][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[6][6] .is_wysiwyg = "true";
defparam \rf|data[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N0
cyclonev_lcell_comb \rf|data[2][6]~feeder (
// Equation(s):
// \rf|data[2][6]~feeder_combout  = rf_w_data[6]

	.dataa(gnd),
	.datab(!rf_w_data[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[2][6]~feeder .extended_lut = "off";
defparam \rf|data[2][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \rf|data[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N1
dffeas \rf|data[2][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[2][6] .is_wysiwyg = "true";
defparam \rf|data[2][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y68_N54
cyclonev_lcell_comb \rr|Mux2~2 (
// Equation(s):
// \rr|Mux2~2_combout  = ( \rf|data[2][6]~q  & ( \rr|reg_count [3] & ( (!\rr|reg_count [2] & ((\rf|data[10][6]~q ))) # (\rr|reg_count [2] & (\rf|data[14][6]~q )) ) ) ) # ( !\rf|data[2][6]~q  & ( \rr|reg_count [3] & ( (!\rr|reg_count [2] & ((\rf|data[10][6]~q 
// ))) # (\rr|reg_count [2] & (\rf|data[14][6]~q )) ) ) ) # ( \rf|data[2][6]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count [2]) # (\rf|data[6][6]~q ) ) ) ) # ( !\rf|data[2][6]~q  & ( !\rr|reg_count [3] & ( (\rr|reg_count [2] & \rf|data[6][6]~q ) ) ) )

	.dataa(!\rr|reg_count [2]),
	.datab(!\rf|data[14][6]~q ),
	.datac(!\rf|data[10][6]~q ),
	.datad(!\rf|data[6][6]~q ),
	.datae(!\rf|data[2][6]~q ),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~2 .extended_lut = "off";
defparam \rr|Mux2~2 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \rr|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y69_N5
dffeas \rf|data[8][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[8][6] .is_wysiwyg = "true";
defparam \rf|data[8][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y69_N54
cyclonev_lcell_comb \rf|data[4][6]~feeder (
// Equation(s):
// \rf|data[4][6]~feeder_combout  = ( rf_w_data[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[4][6]~feeder .extended_lut = "off";
defparam \rf|data[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y69_N55
dffeas \rf|data[4][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[4][6] .is_wysiwyg = "true";
defparam \rf|data[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y69_N50
dffeas \rf|data[12][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[12][6] .is_wysiwyg = "true";
defparam \rf|data[12][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y69_N24
cyclonev_lcell_comb \rr|Mux2~0 (
// Equation(s):
// \rr|Mux2~0_combout  = ( \rr|reg_count [2] & ( \rr|reg_count [3] & ( \rf|data[12][6]~q  ) ) ) # ( !\rr|reg_count [2] & ( \rr|reg_count [3] & ( \rf|data[8][6]~q  ) ) ) # ( \rr|reg_count [2] & ( !\rr|reg_count [3] & ( \rf|data[4][6]~q  ) ) )

	.dataa(!\rf|data[8][6]~q ),
	.datab(!\rf|data[4][6]~q ),
	.datac(!\rf|data[12][6]~q ),
	.datad(gnd),
	.datae(!\rr|reg_count [2]),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~0 .extended_lut = "off";
defparam \rr|Mux2~0 .lut_mask = 64'h0000333355550F0F;
defparam \rr|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y69_N54
cyclonev_lcell_comb \rf|data[9][6]~feeder (
// Equation(s):
// \rf|data[9][6]~feeder_combout  = ( rf_w_data[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[9][6]~feeder .extended_lut = "off";
defparam \rf|data[9][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y69_N56
dffeas \rf|data[9][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[9][6] .is_wysiwyg = "true";
defparam \rf|data[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y68_N4
dffeas \rf|data[5][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[5][6] .is_wysiwyg = "true";
defparam \rf|data[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y69_N24
cyclonev_lcell_comb \rf|data[1][6]~feeder (
// Equation(s):
// \rf|data[1][6]~feeder_combout  = ( rf_w_data[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[1][6]~feeder .extended_lut = "off";
defparam \rf|data[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y69_N25
dffeas \rf|data[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][6] .is_wysiwyg = "true";
defparam \rf|data[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y69_N50
dffeas \rf|data[13][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[13][6] .is_wysiwyg = "true";
defparam \rf|data[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y69_N48
cyclonev_lcell_comb \rr|Mux2~1 (
// Equation(s):
// \rr|Mux2~1_combout  = ( \rf|data[13][6]~q  & ( \rr|reg_count [2] & ( (\rr|reg_count [3]) # (\rf|data[5][6]~q ) ) ) ) # ( !\rf|data[13][6]~q  & ( \rr|reg_count [2] & ( (\rf|data[5][6]~q  & !\rr|reg_count [3]) ) ) ) # ( \rf|data[13][6]~q  & ( !\rr|reg_count 
// [2] & ( (!\rr|reg_count [3] & ((\rf|data[1][6]~q ))) # (\rr|reg_count [3] & (\rf|data[9][6]~q )) ) ) ) # ( !\rf|data[13][6]~q  & ( !\rr|reg_count [2] & ( (!\rr|reg_count [3] & ((\rf|data[1][6]~q ))) # (\rr|reg_count [3] & (\rf|data[9][6]~q )) ) ) )

	.dataa(!\rf|data[9][6]~q ),
	.datab(!\rf|data[5][6]~q ),
	.datac(!\rr|reg_count [3]),
	.datad(!\rf|data[1][6]~q ),
	.datae(!\rf|data[13][6]~q ),
	.dataf(!\rr|reg_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~1 .extended_lut = "off";
defparam \rr|Mux2~1 .lut_mask = 64'h05F505F530303F3F;
defparam \rr|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y68_N0
cyclonev_lcell_comb \rf|data[3][6]~feeder (
// Equation(s):
// \rf|data[3][6]~feeder_combout  = ( rf_w_data[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[3][6]~feeder .extended_lut = "off";
defparam \rf|data[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y68_N2
dffeas \rf|data[3][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[3][6] .is_wysiwyg = "true";
defparam \rf|data[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y68_N59
dffeas \rf|data[7][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[7][6] .is_wysiwyg = "true";
defparam \rf|data[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y68_N54
cyclonev_lcell_comb \rf|data[11][6]~feeder (
// Equation(s):
// \rf|data[11][6]~feeder_combout  = ( rf_w_data[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[11][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[11][6]~feeder .extended_lut = "off";
defparam \rf|data[11][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[11][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y68_N56
dffeas \rf|data[11][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[11][6] .is_wysiwyg = "true";
defparam \rf|data[11][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y68_N30
cyclonev_lcell_comb \rf|data[15][6]~feeder (
// Equation(s):
// \rf|data[15][6]~feeder_combout  = ( rf_w_data[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[15][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[15][6]~feeder .extended_lut = "off";
defparam \rf|data[15][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[15][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y68_N32
dffeas \rf|data[15][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[15][6] .is_wysiwyg = "true";
defparam \rf|data[15][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y68_N42
cyclonev_lcell_comb \rr|Mux2~3 (
// Equation(s):
// \rr|Mux2~3_combout  = ( \rr|reg_count [3] & ( \rf|data[15][6]~q  & ( (\rr|reg_count[2]~DUPLICATE_q ) # (\rf|data[11][6]~q ) ) ) ) # ( !\rr|reg_count [3] & ( \rf|data[15][6]~q  & ( (!\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[3][6]~q )) # 
// (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[7][6]~q ))) ) ) ) # ( \rr|reg_count [3] & ( !\rf|data[15][6]~q  & ( (\rf|data[11][6]~q  & !\rr|reg_count[2]~DUPLICATE_q ) ) ) ) # ( !\rr|reg_count [3] & ( !\rf|data[15][6]~q  & ( (!\rr|reg_count[2]~DUPLICATE_q  
// & (\rf|data[3][6]~q )) # (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[7][6]~q ))) ) ) )

	.dataa(!\rf|data[3][6]~q ),
	.datab(!\rf|data[7][6]~q ),
	.datac(!\rf|data[11][6]~q ),
	.datad(!\rr|reg_count[2]~DUPLICATE_q ),
	.datae(!\rr|reg_count [3]),
	.dataf(!\rf|data[15][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~3 .extended_lut = "off";
defparam \rr|Mux2~3 .lut_mask = 64'h55330F0055330FFF;
defparam \rr|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y69_N9
cyclonev_lcell_comb \rr|Mux2~4 (
// Equation(s):
// \rr|Mux2~4_combout  = ( \rr|Mux2~3_combout  & ( \rr|reg_count [0] & ( (\rr|Mux2~1_combout ) # (\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( !\rr|Mux2~3_combout  & ( \rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & \rr|Mux2~1_combout ) ) ) ) # ( 
// \rr|Mux2~3_combout  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & ((\rr|Mux2~0_combout ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rr|Mux2~2_combout )) ) ) ) # ( !\rr|Mux2~3_combout  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & 
// ((\rr|Mux2~0_combout ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rr|Mux2~2_combout )) ) ) )

	.dataa(!\rr|reg_count[1]~DUPLICATE_q ),
	.datab(!\rr|Mux2~2_combout ),
	.datac(!\rr|Mux2~0_combout ),
	.datad(!\rr|Mux2~1_combout ),
	.datae(!\rr|Mux2~3_combout ),
	.dataf(!\rr|reg_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~4 .extended_lut = "off";
defparam \rr|Mux2~4 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \rr|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N18
cyclonev_lcell_comb \rr|Mux2~20 (
// Equation(s):
// \rr|Mux2~20_combout  = ( \rr|Mux2~14_combout  & ( \rr|Mux2~4_combout  & ( (!\rr|reg_count [4]) # ((!\rr|num_count [0] & (\rr|Mux2~9_combout )) # (\rr|num_count [0] & ((\rr|Mux2~19_combout )))) ) ) ) # ( !\rr|Mux2~14_combout  & ( \rr|Mux2~4_combout  & ( 
// (!\rr|reg_count [4] & (((!\rr|num_count [0])))) # (\rr|reg_count [4] & ((!\rr|num_count [0] & (\rr|Mux2~9_combout )) # (\rr|num_count [0] & ((\rr|Mux2~19_combout ))))) ) ) ) # ( \rr|Mux2~14_combout  & ( !\rr|Mux2~4_combout  & ( (!\rr|reg_count [4] & 
// (((\rr|num_count [0])))) # (\rr|reg_count [4] & ((!\rr|num_count [0] & (\rr|Mux2~9_combout )) # (\rr|num_count [0] & ((\rr|Mux2~19_combout ))))) ) ) ) # ( !\rr|Mux2~14_combout  & ( !\rr|Mux2~4_combout  & ( (\rr|reg_count [4] & ((!\rr|num_count [0] & 
// (\rr|Mux2~9_combout )) # (\rr|num_count [0] & ((\rr|Mux2~19_combout ))))) ) ) )

	.dataa(!\rr|Mux2~9_combout ),
	.datab(!\rr|reg_count [4]),
	.datac(!\rr|num_count [0]),
	.datad(!\rr|Mux2~19_combout ),
	.datae(!\rr|Mux2~14_combout ),
	.dataf(!\rr|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~20 .extended_lut = "off";
defparam \rr|Mux2~20 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \rr|Mux2~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N57
cyclonev_lcell_comb \rr|Mux2~21 (
// Equation(s):
// \rr|Mux2~21_combout  = ( \rr|Mux2~20_combout  & ( (\rr|num_count [2] & \rr|num_count [1]) ) )

	.dataa(!\rr|num_count [2]),
	.datab(gnd),
	.datac(!\rr|num_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Mux2~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~21 .extended_lut = "off";
defparam \rr|Mux2~21 .lut_mask = 64'h0000000005050505;
defparam \rr|Mux2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N45
cyclonev_lcell_comb \rr|reg_num[0]~2 (
// Equation(s):
// \rr|reg_num[0]~2_combout  = ( !\reset_renderer~q  & ( (\KEY[3]~input_o  & \rr|S.READ_NUM~q ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\rr|S.READ_NUM~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_renderer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|reg_num[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|reg_num[0]~2 .extended_lut = "off";
defparam \rr|reg_num[0]~2 .lut_mask = 64'h0505050500000000;
defparam \rr|reg_num[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y69_N59
dffeas \rr|reg_num[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Mux2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|reg_num[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_num[2] .is_wysiwyg = "true";
defparam \rr|reg_num[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N48
cyclonev_lcell_comb \rr|reg_num[1]~0 (
// Equation(s):
// \rr|reg_num[1]~0_combout  = ( \rr|num_count [1] & ( \rr|reg_count [4] & ( \rr|num_count [2] ) ) ) # ( !\rr|num_count [1] & ( \rr|reg_count [4] & ( (\rr|num_count [2] & \rr|num_count [0]) ) ) ) # ( \rr|num_count [1] & ( !\rr|reg_count [4] & ( \rr|num_count 
// [2] ) ) )

	.dataa(!\rr|num_count [2]),
	.datab(gnd),
	.datac(!\rr|num_count [0]),
	.datad(gnd),
	.datae(!\rr|num_count [1]),
	.dataf(!\rr|reg_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|reg_num[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|reg_num[1]~0 .extended_lut = "off";
defparam \rr|reg_num[1]~0 .lut_mask = 64'h0000555505055555;
defparam \rr|reg_num[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N42
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \S.READ_ADDR~q  & ( ((\S.READ_DATA~q  & \SW[9]~input_o )) # (rf_w_data[9]) ) ) # ( !\S.READ_ADDR~q  & ( (!\S.READ_DATA~q  & (!\WideOr11~0_combout  & ((rf_w_data[9])))) # (\S.READ_DATA~q  & (((!\WideOr11~0_combout  & 
// rf_w_data[9])) # (\SW[9]~input_o ))) ) )

	.dataa(!\S.READ_DATA~q ),
	.datab(!\WideOr11~0_combout ),
	.datac(!\SW[9]~input_o ),
	.datad(!rf_w_data[9]),
	.datae(gnd),
	.dataf(!\S.READ_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h05CD05CD05FF05FF;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N44
dffeas \rf_w_data[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[9] .is_wysiwyg = "true";
defparam \rf_w_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y69_N20
dffeas \rf|data[4][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[4][9] .is_wysiwyg = "true";
defparam \rf|data[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y69_N14
dffeas \rf|data[12][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[12][9] .is_wysiwyg = "true";
defparam \rf|data[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y69_N8
dffeas \rf|data[8][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[8][9] .is_wysiwyg = "true";
defparam \rf|data[8][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y69_N6
cyclonev_lcell_comb \rr|Mux1~0 (
// Equation(s):
// \rr|Mux1~0_combout  = ( \rf|data[8][9]~q  & ( \rr|reg_count [3] & ( (!\rr|reg_count [2]) # (\rf|data[12][9]~q ) ) ) ) # ( !\rf|data[8][9]~q  & ( \rr|reg_count [3] & ( (\rr|reg_count [2] & \rf|data[12][9]~q ) ) ) ) # ( \rf|data[8][9]~q  & ( !\rr|reg_count 
// [3] & ( (\rr|reg_count [2] & \rf|data[4][9]~q ) ) ) ) # ( !\rf|data[8][9]~q  & ( !\rr|reg_count [3] & ( (\rr|reg_count [2] & \rf|data[4][9]~q ) ) ) )

	.dataa(!\rr|reg_count [2]),
	.datab(gnd),
	.datac(!\rf|data[4][9]~q ),
	.datad(!\rf|data[12][9]~q ),
	.datae(!\rf|data[8][9]~q ),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~0 .extended_lut = "off";
defparam \rr|Mux1~0 .lut_mask = 64'h050505050055AAFF;
defparam \rr|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y69_N40
dffeas \rf|data[1][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][9] .is_wysiwyg = "true";
defparam \rf|data[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N47
dffeas \rf|data[5][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[5][9] .is_wysiwyg = "true";
defparam \rf|data[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y69_N11
dffeas \rf|data[9][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[9][9] .is_wysiwyg = "true";
defparam \rf|data[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y71_N44
dffeas \rf|data[13][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[13][9] .is_wysiwyg = "true";
defparam \rf|data[13][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y71_N42
cyclonev_lcell_comb \rr|Mux1~2 (
// Equation(s):
// \rr|Mux1~2_combout  = ( \rf|data[13][9]~q  & ( \rr|reg_count [3] & ( (\rf|data[9][9]~q ) # (\rr|reg_count[2]~DUPLICATE_q ) ) ) ) # ( !\rf|data[13][9]~q  & ( \rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & \rf|data[9][9]~q ) ) ) ) # ( 
// \rf|data[13][9]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[1][9]~q )) # (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[5][9]~q ))) ) ) ) # ( !\rf|data[13][9]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & 
// (\rf|data[1][9]~q )) # (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[5][9]~q ))) ) ) )

	.dataa(!\rf|data[1][9]~q ),
	.datab(!\rf|data[5][9]~q ),
	.datac(!\rr|reg_count[2]~DUPLICATE_q ),
	.datad(!\rf|data[9][9]~q ),
	.datae(!\rf|data[13][9]~q ),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~2 .extended_lut = "off";
defparam \rr|Mux1~2 .lut_mask = 64'h5353535300F00FFF;
defparam \rr|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N19
dffeas \rf|data[2][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[2][9] .is_wysiwyg = "true";
defparam \rf|data[2][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y68_N33
cyclonev_lcell_comb \rf|data[10][9]~feeder (
// Equation(s):
// \rf|data[10][9]~feeder_combout  = ( rf_w_data[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[10][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[10][9]~feeder .extended_lut = "off";
defparam \rf|data[10][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[10][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y68_N35
dffeas \rf|data[10][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[10][9] .is_wysiwyg = "true";
defparam \rf|data[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y71_N50
dffeas \rf|data[14][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[14][9] .is_wysiwyg = "true";
defparam \rf|data[14][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y68_N27
cyclonev_lcell_comb \rf|data[6][9]~feeder (
// Equation(s):
// \rf|data[6][9]~feeder_combout  = ( rf_w_data[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[6][9]~feeder .extended_lut = "off";
defparam \rf|data[6][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y68_N28
dffeas \rf|data[6][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[6][9] .is_wysiwyg = "true";
defparam \rf|data[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y71_N48
cyclonev_lcell_comb \rr|Mux1~1 (
// Equation(s):
// \rr|Mux1~1_combout  = ( \rf|data[14][9]~q  & ( \rf|data[6][9]~q  & ( ((!\rr|reg_count [3] & (\rf|data[2][9]~q )) # (\rr|reg_count [3] & ((\rf|data[10][9]~q )))) # (\rr|reg_count [2]) ) ) ) # ( !\rf|data[14][9]~q  & ( \rf|data[6][9]~q  & ( (!\rr|reg_count 
// [2] & ((!\rr|reg_count [3] & (\rf|data[2][9]~q )) # (\rr|reg_count [3] & ((\rf|data[10][9]~q ))))) # (\rr|reg_count [2] & (((!\rr|reg_count [3])))) ) ) ) # ( \rf|data[14][9]~q  & ( !\rf|data[6][9]~q  & ( (!\rr|reg_count [2] & ((!\rr|reg_count [3] & 
// (\rf|data[2][9]~q )) # (\rr|reg_count [3] & ((\rf|data[10][9]~q ))))) # (\rr|reg_count [2] & (((\rr|reg_count [3])))) ) ) ) # ( !\rf|data[14][9]~q  & ( !\rf|data[6][9]~q  & ( (!\rr|reg_count [2] & ((!\rr|reg_count [3] & (\rf|data[2][9]~q )) # 
// (\rr|reg_count [3] & ((\rf|data[10][9]~q ))))) ) ) )

	.dataa(!\rf|data[2][9]~q ),
	.datab(!\rr|reg_count [2]),
	.datac(!\rf|data[10][9]~q ),
	.datad(!\rr|reg_count [3]),
	.datae(!\rf|data[14][9]~q ),
	.dataf(!\rf|data[6][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~1 .extended_lut = "off";
defparam \rr|Mux1~1 .lut_mask = 64'h440C443F770C773F;
defparam \rr|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N18
cyclonev_lcell_comb \rf|data[7][9]~feeder (
// Equation(s):
// \rf|data[7][9]~feeder_combout  = ( rf_w_data[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[7][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[7][9]~feeder .extended_lut = "off";
defparam \rf|data[7][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[7][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y68_N19
dffeas \rf|data[7][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[7][9] .is_wysiwyg = "true";
defparam \rf|data[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y68_N44
dffeas \rf|data[11][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[11][9] .is_wysiwyg = "true";
defparam \rf|data[11][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y68_N24
cyclonev_lcell_comb \rf|data[3][9]~feeder (
// Equation(s):
// \rf|data[3][9]~feeder_combout  = ( rf_w_data[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[3][9]~feeder .extended_lut = "off";
defparam \rf|data[3][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y68_N26
dffeas \rf|data[3][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[3][9] .is_wysiwyg = "true";
defparam \rf|data[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y68_N38
dffeas \rf|data[15][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[15][9] .is_wysiwyg = "true";
defparam \rf|data[15][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y68_N36
cyclonev_lcell_comb \rr|Mux1~3 (
// Equation(s):
// \rr|Mux1~3_combout  = ( \rf|data[15][9]~q  & ( \rr|reg_count[2]~DUPLICATE_q  & ( (\rr|reg_count [3]) # (\rf|data[7][9]~q ) ) ) ) # ( !\rf|data[15][9]~q  & ( \rr|reg_count[2]~DUPLICATE_q  & ( (\rf|data[7][9]~q  & !\rr|reg_count [3]) ) ) ) # ( 
// \rf|data[15][9]~q  & ( !\rr|reg_count[2]~DUPLICATE_q  & ( (!\rr|reg_count [3] & ((\rf|data[3][9]~q ))) # (\rr|reg_count [3] & (\rf|data[11][9]~q )) ) ) ) # ( !\rf|data[15][9]~q  & ( !\rr|reg_count[2]~DUPLICATE_q  & ( (!\rr|reg_count [3] & 
// ((\rf|data[3][9]~q ))) # (\rr|reg_count [3] & (\rf|data[11][9]~q )) ) ) )

	.dataa(!\rf|data[7][9]~q ),
	.datab(!\rf|data[11][9]~q ),
	.datac(!\rf|data[3][9]~q ),
	.datad(!\rr|reg_count [3]),
	.datae(!\rf|data[15][9]~q ),
	.dataf(!\rr|reg_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~3 .extended_lut = "off";
defparam \rr|Mux1~3 .lut_mask = 64'h0F330F33550055FF;
defparam \rr|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y71_N24
cyclonev_lcell_comb \rr|Mux1~4 (
// Equation(s):
// \rr|Mux1~4_combout  = ( \rr|Mux1~3_combout  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (\rr|Mux1~1_combout ) # (\rr|reg_count [0]) ) ) ) # ( !\rr|Mux1~3_combout  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [0] & \rr|Mux1~1_combout ) ) ) ) # ( 
// \rr|Mux1~3_combout  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [0] & (\rr|Mux1~0_combout )) # (\rr|reg_count [0] & ((\rr|Mux1~2_combout ))) ) ) ) # ( !\rr|Mux1~3_combout  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [0] & 
// (\rr|Mux1~0_combout )) # (\rr|reg_count [0] & ((\rr|Mux1~2_combout ))) ) ) )

	.dataa(!\rr|Mux1~0_combout ),
	.datab(!\rr|Mux1~2_combout ),
	.datac(!\rr|reg_count [0]),
	.datad(!\rr|Mux1~1_combout ),
	.datae(!\rr|Mux1~3_combout ),
	.dataf(!\rr|reg_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~4 .extended_lut = "off";
defparam \rr|Mux1~4 .lut_mask = 64'h5353535300F00FFF;
defparam \rr|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N54
cyclonev_lcell_comb \rr|reg_num[1]~1 (
// Equation(s):
// \rr|reg_num[1]~1_combout  = ( \rr|reg_count [4] & ( (\rr|num_count [2] & \rr|num_count [1]) ) ) # ( !\rr|reg_count [4] & ( (\rr|num_count [2] & ((\rr|num_count [1]) # (\rr|num_count [0]))) ) )

	.dataa(!\rr|num_count [2]),
	.datab(gnd),
	.datac(!\rr|num_count [0]),
	.datad(!\rr|num_count [1]),
	.datae(gnd),
	.dataf(!\rr|reg_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|reg_num[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|reg_num[1]~1 .extended_lut = "off";
defparam \rr|reg_num[1]~1 .lut_mask = 64'h0555055500550055;
defparam \rr|reg_num[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y71_N28
dffeas \rf|data[26][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[26][9] .is_wysiwyg = "true";
defparam \rf|data[26][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N51
cyclonev_lcell_comb \rf|data[18][9]~feeder (
// Equation(s):
// \rf|data[18][9]~feeder_combout  = ( rf_w_data[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[18][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[18][9]~feeder .extended_lut = "off";
defparam \rf|data[18][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[18][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N53
dffeas \rf|data[18][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[18][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[18][9] .is_wysiwyg = "true";
defparam \rf|data[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y70_N20
dffeas \rf|data[24][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[24][9] .is_wysiwyg = "true";
defparam \rf|data[24][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y70_N54
cyclonev_lcell_comb \rf|data[16][9]~feeder (
// Equation(s):
// \rf|data[16][9]~feeder_combout  = ( rf_w_data[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[16][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[16][9]~feeder .extended_lut = "off";
defparam \rf|data[16][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[16][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y70_N56
dffeas \rf|data[16][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[16][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[16][9] .is_wysiwyg = "true";
defparam \rf|data[16][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y70_N18
cyclonev_lcell_comb \rr|Mux1~26 (
// Equation(s):
// \rr|Mux1~26_combout  = ( \rf|data[24][9]~q  & ( \rf|data[16][9]~q  & ( (!\rr|reg_count[1]~DUPLICATE_q ) # ((!\rr|reg_count [3] & ((\rf|data[18][9]~q ))) # (\rr|reg_count [3] & (\rf|data[26][9]~q ))) ) ) ) # ( !\rf|data[24][9]~q  & ( \rf|data[16][9]~q  & ( 
// (!\rr|reg_count [3] & ((!\rr|reg_count[1]~DUPLICATE_q ) # ((\rf|data[18][9]~q )))) # (\rr|reg_count [3] & (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[26][9]~q ))) ) ) ) # ( \rf|data[24][9]~q  & ( !\rf|data[16][9]~q  & ( (!\rr|reg_count [3] & 
// (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[18][9]~q )))) # (\rr|reg_count [3] & ((!\rr|reg_count[1]~DUPLICATE_q ) # ((\rf|data[26][9]~q )))) ) ) ) # ( !\rf|data[24][9]~q  & ( !\rf|data[16][9]~q  & ( (\rr|reg_count[1]~DUPLICATE_q  & ((!\rr|reg_count [3] & 
// ((\rf|data[18][9]~q ))) # (\rr|reg_count [3] & (\rf|data[26][9]~q )))) ) ) )

	.dataa(!\rr|reg_count [3]),
	.datab(!\rr|reg_count[1]~DUPLICATE_q ),
	.datac(!\rf|data[26][9]~q ),
	.datad(!\rf|data[18][9]~q ),
	.datae(!\rf|data[24][9]~q ),
	.dataf(!\rf|data[16][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~26 .extended_lut = "off";
defparam \rr|Mux1~26 .lut_mask = 64'h0123456789ABCDEF;
defparam \rr|Mux1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N30
cyclonev_lcell_comb \rf|data[25][9]~feeder (
// Equation(s):
// \rf|data[25][9]~feeder_combout  = ( rf_w_data[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[25][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[25][9]~feeder .extended_lut = "off";
defparam \rf|data[25][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[25][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y68_N31
dffeas \rf|data[25][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[25][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[25][9] .is_wysiwyg = "true";
defparam \rf|data[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y68_N19
dffeas \rf|data[17][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[17][9] .is_wysiwyg = "true";
defparam \rf|data[17][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y70_N14
dffeas \rf|data[27][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[27][9] .is_wysiwyg = "true";
defparam \rf|data[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y70_N38
dffeas \rf|data[19][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[19][9] .is_wysiwyg = "true";
defparam \rf|data[19][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y70_N36
cyclonev_lcell_comb \rr|Mux1~28 (
// Equation(s):
// \rr|Mux1~28_combout  = ( \rf|data[19][9]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [3]) # (\rf|data[27][9]~q ) ) ) ) # ( !\rf|data[19][9]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (\rr|reg_count [3] & \rf|data[27][9]~q ) ) ) ) # ( 
// \rf|data[19][9]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [3] & ((\rf|data[17][9]~q ))) # (\rr|reg_count [3] & (\rf|data[25][9]~q )) ) ) ) # ( !\rf|data[19][9]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [3] & 
// ((\rf|data[17][9]~q ))) # (\rr|reg_count [3] & (\rf|data[25][9]~q )) ) ) )

	.dataa(!\rf|data[25][9]~q ),
	.datab(!\rr|reg_count [3]),
	.datac(!\rf|data[17][9]~q ),
	.datad(!\rf|data[27][9]~q ),
	.datae(!\rf|data[19][9]~q ),
	.dataf(!\rr|reg_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~28 .extended_lut = "off";
defparam \rr|Mux1~28 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \rr|Mux1~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N46
dffeas \rf|data[21][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[21][9] .is_wysiwyg = "true";
defparam \rf|data[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y70_N16
dffeas \rf|data[29][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[29][9] .is_wysiwyg = "true";
defparam \rf|data[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y70_N20
dffeas \rf|data[31][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[31][9] .is_wysiwyg = "true";
defparam \rf|data[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y70_N52
dffeas \rf|data[23][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[23][9] .is_wysiwyg = "true";
defparam \rf|data[23][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y70_N18
cyclonev_lcell_comb \rr|Mux1~29 (
// Equation(s):
// \rr|Mux1~29_combout  = ( \rf|data[31][9]~q  & ( \rf|data[23][9]~q  & ( ((!\rr|reg_count [3] & (\rf|data[21][9]~q )) # (\rr|reg_count [3] & ((\rf|data[29][9]~q )))) # (\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( !\rf|data[31][9]~q  & ( \rf|data[23][9]~q  & ( 
// (!\rr|reg_count [3] & (((\rr|reg_count[1]~DUPLICATE_q )) # (\rf|data[21][9]~q ))) # (\rr|reg_count [3] & (((!\rr|reg_count[1]~DUPLICATE_q  & \rf|data[29][9]~q )))) ) ) ) # ( \rf|data[31][9]~q  & ( !\rf|data[23][9]~q  & ( (!\rr|reg_count [3] & 
// (\rf|data[21][9]~q  & (!\rr|reg_count[1]~DUPLICATE_q ))) # (\rr|reg_count [3] & (((\rf|data[29][9]~q ) # (\rr|reg_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rf|data[31][9]~q  & ( !\rf|data[23][9]~q  & ( (!\rr|reg_count[1]~DUPLICATE_q  & ((!\rr|reg_count [3] & 
// (\rf|data[21][9]~q )) # (\rr|reg_count [3] & ((\rf|data[29][9]~q ))))) ) ) )

	.dataa(!\rf|data[21][9]~q ),
	.datab(!\rr|reg_count [3]),
	.datac(!\rr|reg_count[1]~DUPLICATE_q ),
	.datad(!\rf|data[29][9]~q ),
	.datae(!\rf|data[31][9]~q ),
	.dataf(!\rf|data[23][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~29 .extended_lut = "off";
defparam \rr|Mux1~29 .lut_mask = 64'h407043734C7C4F7F;
defparam \rr|Mux1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y70_N35
dffeas \rf|data[20][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[20][9] .is_wysiwyg = "true";
defparam \rf|data[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N44
dffeas \rf|data[22][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[22][9] .is_wysiwyg = "true";
defparam \rf|data[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N56
dffeas \rf|data[30][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[30][9] .is_wysiwyg = "true";
defparam \rf|data[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y70_N16
dffeas \rf|data[28][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[28][9] .is_wysiwyg = "true";
defparam \rf|data[28][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N54
cyclonev_lcell_comb \rr|Mux1~27 (
// Equation(s):
// \rr|Mux1~27_combout  = ( \rf|data[30][9]~q  & ( \rf|data[28][9]~q  & ( ((!\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[20][9]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[22][9]~q )))) # (\rr|reg_count [3]) ) ) ) # ( !\rf|data[30][9]~q  & ( 
// \rf|data[28][9]~q  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((\rr|reg_count [3])) # (\rf|data[20][9]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (((\rf|data[22][9]~q  & !\rr|reg_count [3])))) ) ) ) # ( \rf|data[30][9]~q  & ( !\rf|data[28][9]~q  & ( 
// (!\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[20][9]~q  & ((!\rr|reg_count [3])))) # (\rr|reg_count[1]~DUPLICATE_q  & (((\rr|reg_count [3]) # (\rf|data[22][9]~q )))) ) ) ) # ( !\rf|data[30][9]~q  & ( !\rf|data[28][9]~q  & ( (!\rr|reg_count [3] & 
// ((!\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[20][9]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[22][9]~q ))))) ) ) )

	.dataa(!\rf|data[20][9]~q ),
	.datab(!\rf|data[22][9]~q ),
	.datac(!\rr|reg_count[1]~DUPLICATE_q ),
	.datad(!\rr|reg_count [3]),
	.datae(!\rf|data[30][9]~q ),
	.dataf(!\rf|data[28][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~27 .extended_lut = "off";
defparam \rr|Mux1~27 .lut_mask = 64'h5300530F53F053FF;
defparam \rr|Mux1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y71_N54
cyclonev_lcell_comb \rr|Mux1~30 (
// Equation(s):
// \rr|Mux1~30_combout  = ( \rr|Mux1~29_combout  & ( \rr|Mux1~27_combout  & ( ((!\rr|reg_count [0] & (\rr|Mux1~26_combout )) # (\rr|reg_count [0] & ((\rr|Mux1~28_combout )))) # (\rr|reg_count [2]) ) ) ) # ( !\rr|Mux1~29_combout  & ( \rr|Mux1~27_combout  & ( 
// (!\rr|reg_count [0] & (((\rr|reg_count [2])) # (\rr|Mux1~26_combout ))) # (\rr|reg_count [0] & (((\rr|Mux1~28_combout  & !\rr|reg_count [2])))) ) ) ) # ( \rr|Mux1~29_combout  & ( !\rr|Mux1~27_combout  & ( (!\rr|reg_count [0] & (\rr|Mux1~26_combout  & 
// ((!\rr|reg_count [2])))) # (\rr|reg_count [0] & (((\rr|reg_count [2]) # (\rr|Mux1~28_combout )))) ) ) ) # ( !\rr|Mux1~29_combout  & ( !\rr|Mux1~27_combout  & ( (!\rr|reg_count [2] & ((!\rr|reg_count [0] & (\rr|Mux1~26_combout )) # (\rr|reg_count [0] & 
// ((\rr|Mux1~28_combout ))))) ) ) )

	.dataa(!\rr|Mux1~26_combout ),
	.datab(!\rr|Mux1~28_combout ),
	.datac(!\rr|reg_count [0]),
	.datad(!\rr|reg_count [2]),
	.datae(!\rr|Mux1~29_combout ),
	.dataf(!\rr|Mux1~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~30 .extended_lut = "off";
defparam \rr|Mux1~30 .lut_mask = 64'h5300530F53F053FF;
defparam \rr|Mux1~30 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N12
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( rf_w_data[5] & ( \S.READ_DATA~q  & ( (!\WideOr11~0_combout ) # ((\SW[5]~input_o ) # (\S.READ_ADDR~q )) ) ) ) # ( !rf_w_data[5] & ( \S.READ_DATA~q  & ( \SW[5]~input_o  ) ) ) # ( rf_w_data[5] & ( !\S.READ_DATA~q  & ( 
// (!\WideOr11~0_combout ) # (\S.READ_ADDR~q ) ) ) )

	.dataa(!\WideOr11~0_combout ),
	.datab(!\S.READ_ADDR~q ),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(!rf_w_data[5]),
	.dataf(!\S.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h0000BBBB0F0FBFBF;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N14
dffeas \rf_w_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[5] .is_wysiwyg = "true";
defparam \rf_w_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y71_N23
dffeas \rf|data[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][5] .is_wysiwyg = "true";
defparam \rf|data[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N33
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \WideOr11~0_combout  & ( (!\S.READ_DATA~q  & (((\S.READ_ADDR~q  & rf_w_data[1])))) # (\S.READ_DATA~q  & (((\S.READ_ADDR~q  & rf_w_data[1])) # (\SW[1]~input_o ))) ) ) # ( !\WideOr11~0_combout  & ( ((\S.READ_DATA~q  & 
// \SW[1]~input_o )) # (rf_w_data[1]) ) )

	.dataa(!\S.READ_DATA~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\S.READ_ADDR~q ),
	.datad(!rf_w_data[1]),
	.datae(gnd),
	.dataf(!\WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h11FF11FF111F111F;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N35
dffeas \rf_w_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[1] .is_wysiwyg = "true";
defparam \rf_w_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y71_N32
dffeas \rf|data[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][1] .is_wysiwyg = "true";
defparam \rf|data[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y71_N21
cyclonev_lcell_comb \rr|Mux1~5 (
// Equation(s):
// \rr|Mux1~5_combout  = ( \rf|data[1][1]~q  & ( (\rr|reg_count [0] & ((\rf|data[1][5]~q ) # (\rr|num_count [0]))) ) ) # ( !\rf|data[1][1]~q  & ( (\rr|reg_count [0] & (!\rr|num_count [0] & \rf|data[1][5]~q )) ) )

	.dataa(!\rr|reg_count [0]),
	.datab(gnd),
	.datac(!\rr|num_count [0]),
	.datad(!\rf|data[1][5]~q ),
	.datae(gnd),
	.dataf(!\rf|data[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~5 .extended_lut = "off";
defparam \rr|Mux1~5 .lut_mask = 64'h0050005005550555;
defparam \rr|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N12
cyclonev_lcell_comb \rf|data[2][5]~feeder (
// Equation(s):
// \rf|data[2][5]~feeder_combout  = ( rf_w_data[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[2][5]~feeder .extended_lut = "off";
defparam \rf|data[2][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y73_N13
dffeas \rf|data[2][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[2][5] .is_wysiwyg = "true";
defparam \rf|data[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y68_N41
dffeas \rf|data[2][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[2][1] .is_wysiwyg = "true";
defparam \rf|data[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y71_N2
dffeas \rf|data[3][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[3][1] .is_wysiwyg = "true";
defparam \rf|data[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y71_N44
dffeas \rf|data[3][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[3][5] .is_wysiwyg = "true";
defparam \rf|data[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y71_N42
cyclonev_lcell_comb \rr|Mux1~6 (
// Equation(s):
// \rr|Mux1~6_combout  = ( \rf|data[3][5]~q  & ( \rr|reg_count [0] & ( (!\rr|num_count [0]) # (\rf|data[3][1]~q ) ) ) ) # ( !\rf|data[3][5]~q  & ( \rr|reg_count [0] & ( (\rf|data[3][1]~q  & \rr|num_count [0]) ) ) ) # ( \rf|data[3][5]~q  & ( !\rr|reg_count 
// [0] & ( (!\rr|num_count [0] & (\rf|data[2][5]~q )) # (\rr|num_count [0] & ((\rf|data[2][1]~q ))) ) ) ) # ( !\rf|data[3][5]~q  & ( !\rr|reg_count [0] & ( (!\rr|num_count [0] & (\rf|data[2][5]~q )) # (\rr|num_count [0] & ((\rf|data[2][1]~q ))) ) ) )

	.dataa(!\rf|data[2][5]~q ),
	.datab(!\rf|data[2][1]~q ),
	.datac(!\rf|data[3][1]~q ),
	.datad(!\rr|num_count [0]),
	.datae(!\rf|data[3][5]~q ),
	.dataf(!\rr|reg_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~6 .extended_lut = "off";
defparam \rr|Mux1~6 .lut_mask = 64'h55335533000FFF0F;
defparam \rr|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y67_N0
cyclonev_lcell_comb \rf|data[4][5]~feeder (
// Equation(s):
// \rf|data[4][5]~feeder_combout  = ( rf_w_data[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[4][5]~feeder .extended_lut = "off";
defparam \rf|data[4][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y67_N1
dffeas \rf|data[4][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[4][5] .is_wysiwyg = "true";
defparam \rf|data[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y67_N33
cyclonev_lcell_comb \rf|data[5][1]~feeder (
// Equation(s):
// \rf|data[5][1]~feeder_combout  = ( rf_w_data[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[5][1]~feeder .extended_lut = "off";
defparam \rf|data[5][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y67_N34
dffeas \rf|data[5][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[5][1] .is_wysiwyg = "true";
defparam \rf|data[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y67_N4
dffeas \rf|data[4][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[4][1] .is_wysiwyg = "true";
defparam \rf|data[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y68_N32
dffeas \rf|data[5][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[5][5] .is_wysiwyg = "true";
defparam \rf|data[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N30
cyclonev_lcell_comb \rr|Mux1~7 (
// Equation(s):
// \rr|Mux1~7_combout  = ( \rf|data[5][5]~q  & ( \rr|reg_count [0] & ( (!\rr|num_count [0]) # (\rf|data[5][1]~q ) ) ) ) # ( !\rf|data[5][5]~q  & ( \rr|reg_count [0] & ( (\rf|data[5][1]~q  & \rr|num_count [0]) ) ) ) # ( \rf|data[5][5]~q  & ( !\rr|reg_count 
// [0] & ( (!\rr|num_count [0] & (\rf|data[4][5]~q )) # (\rr|num_count [0] & ((\rf|data[4][1]~q ))) ) ) ) # ( !\rf|data[5][5]~q  & ( !\rr|reg_count [0] & ( (!\rr|num_count [0] & (\rf|data[4][5]~q )) # (\rr|num_count [0] & ((\rf|data[4][1]~q ))) ) ) )

	.dataa(!\rf|data[4][5]~q ),
	.datab(!\rf|data[5][1]~q ),
	.datac(!\rr|num_count [0]),
	.datad(!\rf|data[4][1]~q ),
	.datae(!\rf|data[5][5]~q ),
	.dataf(!\rr|reg_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~7 .extended_lut = "off";
defparam \rr|Mux1~7 .lut_mask = 64'h505F505F0303F3F3;
defparam \rr|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y68_N29
dffeas \rf|data[7][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[7][1] .is_wysiwyg = "true";
defparam \rf|data[7][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N12
cyclonev_lcell_comb \rf|data[6][1]~feeder (
// Equation(s):
// \rf|data[6][1]~feeder_combout  = ( rf_w_data[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[6][1]~feeder .extended_lut = "off";
defparam \rf|data[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y68_N13
dffeas \rf|data[6][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[6][1] .is_wysiwyg = "true";
defparam \rf|data[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y68_N43
dffeas \rf|data[6][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[6][5] .is_wysiwyg = "true";
defparam \rf|data[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y68_N44
dffeas \rf|data[7][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[7][5] .is_wysiwyg = "true";
defparam \rf|data[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N42
cyclonev_lcell_comb \rr|Mux1~8 (
// Equation(s):
// \rr|Mux1~8_combout  = ( \rf|data[7][5]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & ((\rf|data[6][1]~q ))) # (\rr|reg_count [0] & (\rf|data[7][1]~q )) ) ) ) # ( !\rf|data[7][5]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & ((\rf|data[6][1]~q 
// ))) # (\rr|reg_count [0] & (\rf|data[7][1]~q )) ) ) ) # ( \rf|data[7][5]~q  & ( !\rr|num_count [0] & ( (\rr|reg_count [0]) # (\rf|data[6][5]~q ) ) ) ) # ( !\rf|data[7][5]~q  & ( !\rr|num_count [0] & ( (\rf|data[6][5]~q  & !\rr|reg_count [0]) ) ) )

	.dataa(!\rf|data[7][1]~q ),
	.datab(!\rf|data[6][1]~q ),
	.datac(!\rf|data[6][5]~q ),
	.datad(!\rr|reg_count [0]),
	.datae(!\rf|data[7][5]~q ),
	.dataf(!\rr|num_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~8 .extended_lut = "off";
defparam \rr|Mux1~8 .lut_mask = 64'h0F000FFF33553355;
defparam \rr|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y71_N36
cyclonev_lcell_comb \rr|Mux1~9 (
// Equation(s):
// \rr|Mux1~9_combout  = ( \rr|Mux1~7_combout  & ( \rr|Mux1~8_combout  & ( ((!\rr|reg_count[1]~DUPLICATE_q  & (\rr|Mux1~5_combout )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rr|Mux1~6_combout )))) # (\rr|reg_count[2]~DUPLICATE_q ) ) ) ) # ( !\rr|Mux1~7_combout  
// & ( \rr|Mux1~8_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (\rr|Mux1~5_combout  & (!\rr|reg_count[2]~DUPLICATE_q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (((\rr|Mux1~6_combout ) # (\rr|reg_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|Mux1~7_combout  & ( 
// !\rr|Mux1~8_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((\rr|reg_count[2]~DUPLICATE_q )) # (\rr|Mux1~5_combout ))) # (\rr|reg_count[1]~DUPLICATE_q  & (((!\rr|reg_count[2]~DUPLICATE_q  & \rr|Mux1~6_combout )))) ) ) ) # ( !\rr|Mux1~7_combout  & ( 
// !\rr|Mux1~8_combout  & ( (!\rr|reg_count[2]~DUPLICATE_q  & ((!\rr|reg_count[1]~DUPLICATE_q  & (\rr|Mux1~5_combout )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rr|Mux1~6_combout ))))) ) ) )

	.dataa(!\rr|Mux1~5_combout ),
	.datab(!\rr|reg_count[1]~DUPLICATE_q ),
	.datac(!\rr|reg_count[2]~DUPLICATE_q ),
	.datad(!\rr|Mux1~6_combout ),
	.datae(!\rr|Mux1~7_combout ),
	.dataf(!\rr|Mux1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~9 .extended_lut = "off";
defparam \rr|Mux1~9 .lut_mask = 64'h40704C7C43734F7F;
defparam \rr|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y71_N4
dffeas \rf|data[30][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[30][1] .is_wysiwyg = "true";
defparam \rf|data[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N52
dffeas \rf|data[30][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[30][5] .is_wysiwyg = "true";
defparam \rf|data[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y71_N41
dffeas \rf|data[31][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[31][1] .is_wysiwyg = "true";
defparam \rf|data[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y71_N56
dffeas \rf|data[31][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[31][5] .is_wysiwyg = "true";
defparam \rf|data[31][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y71_N54
cyclonev_lcell_comb \rr|Mux1~23 (
// Equation(s):
// \rr|Mux1~23_combout  = ( \rf|data[31][5]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & (\rf|data[30][1]~q )) # (\rr|reg_count [0] & ((\rf|data[31][1]~q ))) ) ) ) # ( !\rf|data[31][5]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & 
// (\rf|data[30][1]~q )) # (\rr|reg_count [0] & ((\rf|data[31][1]~q ))) ) ) ) # ( \rf|data[31][5]~q  & ( !\rr|num_count [0] & ( (\rf|data[30][5]~q ) # (\rr|reg_count [0]) ) ) ) # ( !\rf|data[31][5]~q  & ( !\rr|num_count [0] & ( (!\rr|reg_count [0] & 
// \rf|data[30][5]~q ) ) ) )

	.dataa(!\rf|data[30][1]~q ),
	.datab(!\rr|reg_count [0]),
	.datac(!\rf|data[30][5]~q ),
	.datad(!\rf|data[31][1]~q ),
	.datae(!\rf|data[31][5]~q ),
	.dataf(!\rr|num_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~23 .extended_lut = "off";
defparam \rr|Mux1~23 .lut_mask = 64'h0C0C3F3F44774477;
defparam \rr|Mux1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N6
cyclonev_lcell_comb \rf|data[24][5]~feeder (
// Equation(s):
// \rf|data[24][5]~feeder_combout  = rf_w_data[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!rf_w_data[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[24][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[24][5]~feeder .extended_lut = "off";
defparam \rf|data[24][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|data[24][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y68_N7
dffeas \rf|data[24][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[24][5] .is_wysiwyg = "true";
defparam \rf|data[24][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N36
cyclonev_lcell_comb \rf|data[24][1]~feeder (
// Equation(s):
// \rf|data[24][1]~feeder_combout  = ( rf_w_data[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[24][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[24][1]~feeder .extended_lut = "off";
defparam \rf|data[24][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[24][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y68_N37
dffeas \rf|data[24][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[24][1] .is_wysiwyg = "true";
defparam \rf|data[24][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N27
cyclonev_lcell_comb \rf|data[25][1]~feeder (
// Equation(s):
// \rf|data[25][1]~feeder_combout  = ( rf_w_data[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[25][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[25][1]~feeder .extended_lut = "off";
defparam \rf|data[25][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[25][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y68_N28
dffeas \rf|data[25][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[25][1] .is_wysiwyg = "true";
defparam \rf|data[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y68_N38
dffeas \rf|data[25][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[25][5] .is_wysiwyg = "true";
defparam \rf|data[25][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N36
cyclonev_lcell_comb \rr|Mux1~20 (
// Equation(s):
// \rr|Mux1~20_combout  = ( \rf|data[25][5]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & (\rf|data[24][1]~q )) # (\rr|reg_count [0] & ((\rf|data[25][1]~q ))) ) ) ) # ( !\rf|data[25][5]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & 
// (\rf|data[24][1]~q )) # (\rr|reg_count [0] & ((\rf|data[25][1]~q ))) ) ) ) # ( \rf|data[25][5]~q  & ( !\rr|num_count [0] & ( (\rr|reg_count [0]) # (\rf|data[24][5]~q ) ) ) ) # ( !\rf|data[25][5]~q  & ( !\rr|num_count [0] & ( (\rf|data[24][5]~q  & 
// !\rr|reg_count [0]) ) ) )

	.dataa(!\rf|data[24][5]~q ),
	.datab(!\rf|data[24][1]~q ),
	.datac(!\rf|data[25][1]~q ),
	.datad(!\rr|reg_count [0]),
	.datae(!\rf|data[25][5]~q ),
	.dataf(!\rr|num_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~20 .extended_lut = "off";
defparam \rr|Mux1~20 .lut_mask = 64'h550055FF330F330F;
defparam \rr|Mux1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N42
cyclonev_lcell_comb \rf|data[26][5]~feeder (
// Equation(s):
// \rf|data[26][5]~feeder_combout  = ( rf_w_data[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[26][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[26][5]~feeder .extended_lut = "off";
defparam \rf|data[26][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[26][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N44
dffeas \rf|data[26][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[26][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[26][5] .is_wysiwyg = "true";
defparam \rf|data[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y73_N49
dffeas \rf|data[27][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[27][1] .is_wysiwyg = "true";
defparam \rf|data[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y73_N53
dffeas \rf|data[27][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[27][5] .is_wysiwyg = "true";
defparam \rf|data[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y70_N46
dffeas \rf|data[26][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[26][1] .is_wysiwyg = "true";
defparam \rf|data[26][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N51
cyclonev_lcell_comb \rr|Mux1~22 (
// Equation(s):
// \rr|Mux1~22_combout  = ( \rf|data[27][5]~q  & ( \rf|data[26][1]~q  & ( (!\rr|reg_count [0] & (((\rr|num_count [0])) # (\rf|data[26][5]~q ))) # (\rr|reg_count [0] & (((!\rr|num_count [0]) # (\rf|data[27][1]~q )))) ) ) ) # ( !\rf|data[27][5]~q  & ( 
// \rf|data[26][1]~q  & ( (!\rr|reg_count [0] & (((\rr|num_count [0])) # (\rf|data[26][5]~q ))) # (\rr|reg_count [0] & (((\rf|data[27][1]~q  & \rr|num_count [0])))) ) ) ) # ( \rf|data[27][5]~q  & ( !\rf|data[26][1]~q  & ( (!\rr|reg_count [0] & 
// (\rf|data[26][5]~q  & ((!\rr|num_count [0])))) # (\rr|reg_count [0] & (((!\rr|num_count [0]) # (\rf|data[27][1]~q )))) ) ) ) # ( !\rf|data[27][5]~q  & ( !\rf|data[26][1]~q  & ( (!\rr|reg_count [0] & (\rf|data[26][5]~q  & ((!\rr|num_count [0])))) # 
// (\rr|reg_count [0] & (((\rf|data[27][1]~q  & \rr|num_count [0])))) ) ) )

	.dataa(!\rr|reg_count [0]),
	.datab(!\rf|data[26][5]~q ),
	.datac(!\rf|data[27][1]~q ),
	.datad(!\rr|num_count [0]),
	.datae(!\rf|data[27][5]~q ),
	.dataf(!\rf|data[26][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~22 .extended_lut = "off";
defparam \rr|Mux1~22 .lut_mask = 64'h2205770522AF77AF;
defparam \rr|Mux1~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y69_N29
dffeas \rf|data[29][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[29][1] .is_wysiwyg = "true";
defparam \rf|data[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y69_N47
dffeas \rf|data[28][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[28][5] .is_wysiwyg = "true";
defparam \rf|data[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y69_N5
dffeas \rf|data[28][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[28][1] .is_wysiwyg = "true";
defparam \rf|data[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y69_N26
dffeas \rf|data[29][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[29][5] .is_wysiwyg = "true";
defparam \rf|data[29][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N24
cyclonev_lcell_comb \rr|Mux1~21 (
// Equation(s):
// \rr|Mux1~21_combout  = ( \rf|data[29][5]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & ((\rf|data[28][1]~q ))) # (\rr|reg_count [0] & (\rf|data[29][1]~q )) ) ) ) # ( !\rf|data[29][5]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & 
// ((\rf|data[28][1]~q ))) # (\rr|reg_count [0] & (\rf|data[29][1]~q )) ) ) ) # ( \rf|data[29][5]~q  & ( !\rr|num_count [0] & ( (\rr|reg_count [0]) # (\rf|data[28][5]~q ) ) ) ) # ( !\rf|data[29][5]~q  & ( !\rr|num_count [0] & ( (\rf|data[28][5]~q  & 
// !\rr|reg_count [0]) ) ) )

	.dataa(!\rf|data[29][1]~q ),
	.datab(!\rf|data[28][5]~q ),
	.datac(!\rf|data[28][1]~q ),
	.datad(!\rr|reg_count [0]),
	.datae(!\rf|data[29][5]~q ),
	.dataf(!\rr|num_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~21 .extended_lut = "off";
defparam \rr|Mux1~21 .lut_mask = 64'h330033FF0F550F55;
defparam \rr|Mux1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y71_N12
cyclonev_lcell_comb \rr|Mux1~24 (
// Equation(s):
// \rr|Mux1~24_combout  = ( \rr|Mux1~22_combout  & ( \rr|Mux1~21_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((\rr|Mux1~20_combout ) # (\rr|reg_count[2]~DUPLICATE_q )))) # (\rr|reg_count[1]~DUPLICATE_q  & (((!\rr|reg_count[2]~DUPLICATE_q )) # 
// (\rr|Mux1~23_combout ))) ) ) ) # ( !\rr|Mux1~22_combout  & ( \rr|Mux1~21_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((\rr|Mux1~20_combout ) # (\rr|reg_count[2]~DUPLICATE_q )))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rr|Mux1~23_combout  & 
// (\rr|reg_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|Mux1~22_combout  & ( !\rr|Mux1~21_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((!\rr|reg_count[2]~DUPLICATE_q  & \rr|Mux1~20_combout )))) # (\rr|reg_count[1]~DUPLICATE_q  & 
// (((!\rr|reg_count[2]~DUPLICATE_q )) # (\rr|Mux1~23_combout ))) ) ) ) # ( !\rr|Mux1~22_combout  & ( !\rr|Mux1~21_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((!\rr|reg_count[2]~DUPLICATE_q  & \rr|Mux1~20_combout )))) # (\rr|reg_count[1]~DUPLICATE_q  & 
// (\rr|Mux1~23_combout  & (\rr|reg_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|Mux1~23_combout ),
	.datab(!\rr|reg_count[1]~DUPLICATE_q ),
	.datac(!\rr|reg_count[2]~DUPLICATE_q ),
	.datad(!\rr|Mux1~20_combout ),
	.datae(!\rr|Mux1~22_combout ),
	.dataf(!\rr|Mux1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~24 .extended_lut = "off";
defparam \rr|Mux1~24 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \rr|Mux1~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y71_N8
dffeas \rf|data[13][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[13][5] .is_wysiwyg = "true";
defparam \rf|data[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y71_N10
dffeas \rf|data[15][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[15][1] .is_wysiwyg = "true";
defparam \rf|data[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y71_N41
dffeas \rf|data[13][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[13][1] .is_wysiwyg = "true";
defparam \rf|data[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y71_N20
dffeas \rf|data[15][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[15][5] .is_wysiwyg = "true";
defparam \rf|data[15][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y71_N18
cyclonev_lcell_comb \rr|Mux1~18 (
// Equation(s):
// \rr|Mux1~18_combout  = ( \rf|data[15][5]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|num_count [0]) # (\rf|data[15][1]~q ) ) ) ) # ( !\rf|data[15][5]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (\rr|num_count [0] & \rf|data[15][1]~q ) ) ) ) # ( 
// \rf|data[15][5]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|num_count [0] & (\rf|data[13][5]~q )) # (\rr|num_count [0] & ((\rf|data[13][1]~q ))) ) ) ) # ( !\rf|data[15][5]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|num_count [0] & 
// (\rf|data[13][5]~q )) # (\rr|num_count [0] & ((\rf|data[13][1]~q ))) ) ) )

	.dataa(!\rr|num_count [0]),
	.datab(!\rf|data[13][5]~q ),
	.datac(!\rf|data[15][1]~q ),
	.datad(!\rf|data[13][1]~q ),
	.datae(!\rf|data[15][5]~q ),
	.dataf(!\rr|reg_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~18 .extended_lut = "off";
defparam \rr|Mux1~18 .lut_mask = 64'h227722770505AFAF;
defparam \rr|Mux1~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y68_N10
dffeas \rf|data[11][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[11][1] .is_wysiwyg = "true";
defparam \rf|data[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y71_N5
dffeas \rf|data[9][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[9][5] .is_wysiwyg = "true";
defparam \rf|data[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y70_N2
dffeas \rf|data[11][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[11][5] .is_wysiwyg = "true";
defparam \rf|data[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y71_N10
dffeas \rf|data[9][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[9][1] .is_wysiwyg = "true";
defparam \rf|data[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y70_N0
cyclonev_lcell_comb \rr|Mux1~17 (
// Equation(s):
// \rr|Mux1~17_combout  = ( \rf|data[11][5]~q  & ( \rf|data[9][1]~q  & ( (!\rr|num_count [0] & (((\rf|data[9][5]~q )) # (\rr|reg_count[1]~DUPLICATE_q ))) # (\rr|num_count [0] & ((!\rr|reg_count[1]~DUPLICATE_q ) # ((\rf|data[11][1]~q )))) ) ) ) # ( 
// !\rf|data[11][5]~q  & ( \rf|data[9][1]~q  & ( (!\rr|num_count [0] & (!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[9][5]~q )))) # (\rr|num_count [0] & ((!\rr|reg_count[1]~DUPLICATE_q ) # ((\rf|data[11][1]~q )))) ) ) ) # ( \rf|data[11][5]~q  & ( 
// !\rf|data[9][1]~q  & ( (!\rr|num_count [0] & (((\rf|data[9][5]~q )) # (\rr|reg_count[1]~DUPLICATE_q ))) # (\rr|num_count [0] & (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[11][1]~q ))) ) ) ) # ( !\rf|data[11][5]~q  & ( !\rf|data[9][1]~q  & ( (!\rr|num_count 
// [0] & (!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[9][5]~q )))) # (\rr|num_count [0] & (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[11][1]~q ))) ) ) )

	.dataa(!\rr|num_count [0]),
	.datab(!\rr|reg_count[1]~DUPLICATE_q ),
	.datac(!\rf|data[11][1]~q ),
	.datad(!\rf|data[9][5]~q ),
	.datae(!\rf|data[11][5]~q ),
	.dataf(!\rf|data[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~17 .extended_lut = "off";
defparam \rr|Mux1~17 .lut_mask = 64'h018923AB45CD67EF;
defparam \rr|Mux1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y70_N31
dffeas \rf|data[10][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[10][1] .is_wysiwyg = "true";
defparam \rf|data[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y70_N17
dffeas \rf|data[8][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[8][1] .is_wysiwyg = "true";
defparam \rf|data[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y70_N35
dffeas \rf|data[10][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[10][5] .is_wysiwyg = "true";
defparam \rf|data[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y70_N12
cyclonev_lcell_comb \rf|data[8][5]~feeder (
// Equation(s):
// \rf|data[8][5]~feeder_combout  = ( rf_w_data[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[8][5]~feeder .extended_lut = "off";
defparam \rf|data[8][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y70_N14
dffeas \rf|data[8][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[8][5] .is_wysiwyg = "true";
defparam \rf|data[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y70_N33
cyclonev_lcell_comb \rr|Mux1~15 (
// Equation(s):
// \rr|Mux1~15_combout  = ( \rf|data[10][5]~q  & ( \rf|data[8][5]~q  & ( (!\rr|num_count [0]) # ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[8][1]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[10][1]~q ))) ) ) ) # ( !\rf|data[10][5]~q  & ( 
// \rf|data[8][5]~q  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((!\rr|num_count [0]) # (\rf|data[8][1]~q )))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[10][1]~q  & ((\rr|num_count [0])))) ) ) ) # ( \rf|data[10][5]~q  & ( !\rf|data[8][5]~q  & ( 
// (!\rr|reg_count[1]~DUPLICATE_q  & (((\rf|data[8][1]~q  & \rr|num_count [0])))) # (\rr|reg_count[1]~DUPLICATE_q  & (((!\rr|num_count [0])) # (\rf|data[10][1]~q ))) ) ) ) # ( !\rf|data[10][5]~q  & ( !\rf|data[8][5]~q  & ( (\rr|num_count [0] & 
// ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[8][1]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[10][1]~q )))) ) ) )

	.dataa(!\rf|data[10][1]~q ),
	.datab(!\rf|data[8][1]~q ),
	.datac(!\rr|reg_count[1]~DUPLICATE_q ),
	.datad(!\rr|num_count [0]),
	.datae(!\rf|data[10][5]~q ),
	.dataf(!\rf|data[8][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~15 .extended_lut = "off";
defparam \rr|Mux1~15 .lut_mask = 64'h00350F35F035FF35;
defparam \rr|Mux1~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y72_N38
dffeas \rf|data[14][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[14][1] .is_wysiwyg = "true";
defparam \rf|data[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y72_N47
dffeas \rf|data[12][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[12][1] .is_wysiwyg = "true";
defparam \rf|data[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N42
cyclonev_lcell_comb \rf|data[12][5]~feeder (
// Equation(s):
// \rf|data[12][5]~feeder_combout  = ( rf_w_data[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[12][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[12][5]~feeder .extended_lut = "off";
defparam \rf|data[12][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[12][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y72_N44
dffeas \rf|data[12][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[12][5] .is_wysiwyg = "true";
defparam \rf|data[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y72_N41
dffeas \rf|data[14][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[14][5] .is_wysiwyg = "true";
defparam \rf|data[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N39
cyclonev_lcell_comb \rr|Mux1~16 (
// Equation(s):
// \rr|Mux1~16_combout  = ( \rf|data[14][5]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|num_count [0]) # (\rf|data[14][1]~q ) ) ) ) # ( !\rf|data[14][5]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (\rf|data[14][1]~q  & \rr|num_count [0]) ) ) ) # ( 
// \rf|data[14][5]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|num_count [0] & ((\rf|data[12][5]~q ))) # (\rr|num_count [0] & (\rf|data[12][1]~q )) ) ) ) # ( !\rf|data[14][5]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|num_count [0] & 
// ((\rf|data[12][5]~q ))) # (\rr|num_count [0] & (\rf|data[12][1]~q )) ) ) )

	.dataa(!\rf|data[14][1]~q ),
	.datab(!\rf|data[12][1]~q ),
	.datac(!\rf|data[12][5]~q ),
	.datad(!\rr|num_count [0]),
	.datae(!\rf|data[14][5]~q ),
	.dataf(!\rr|reg_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~16 .extended_lut = "off";
defparam \rr|Mux1~16 .lut_mask = 64'h0F330F330055FF55;
defparam \rr|Mux1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y71_N3
cyclonev_lcell_comb \rr|Mux1~19 (
// Equation(s):
// \rr|Mux1~19_combout  = ( \rr|Mux1~15_combout  & ( \rr|Mux1~16_combout  & ( (!\rr|reg_count [0]) # ((!\rr|reg_count[2]~DUPLICATE_q  & ((\rr|Mux1~17_combout ))) # (\rr|reg_count[2]~DUPLICATE_q  & (\rr|Mux1~18_combout ))) ) ) ) # ( !\rr|Mux1~15_combout  & ( 
// \rr|Mux1~16_combout  & ( (!\rr|reg_count[2]~DUPLICATE_q  & (((\rr|reg_count [0] & \rr|Mux1~17_combout )))) # (\rr|reg_count[2]~DUPLICATE_q  & (((!\rr|reg_count [0])) # (\rr|Mux1~18_combout ))) ) ) ) # ( \rr|Mux1~15_combout  & ( !\rr|Mux1~16_combout  & ( 
// (!\rr|reg_count[2]~DUPLICATE_q  & (((!\rr|reg_count [0]) # (\rr|Mux1~17_combout )))) # (\rr|reg_count[2]~DUPLICATE_q  & (\rr|Mux1~18_combout  & (\rr|reg_count [0]))) ) ) ) # ( !\rr|Mux1~15_combout  & ( !\rr|Mux1~16_combout  & ( (\rr|reg_count [0] & 
// ((!\rr|reg_count[2]~DUPLICATE_q  & ((\rr|Mux1~17_combout ))) # (\rr|reg_count[2]~DUPLICATE_q  & (\rr|Mux1~18_combout )))) ) ) )

	.dataa(!\rr|reg_count[2]~DUPLICATE_q ),
	.datab(!\rr|Mux1~18_combout ),
	.datac(!\rr|reg_count [0]),
	.datad(!\rr|Mux1~17_combout ),
	.datae(!\rr|Mux1~15_combout ),
	.dataf(!\rr|Mux1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~19 .extended_lut = "off";
defparam \rr|Mux1~19 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \rr|Mux1~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y70_N5
dffeas \rf|data[16][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[16][1] .is_wysiwyg = "true";
defparam \rf|data[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y70_N23
dffeas \rf|data[16][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[16][5] .is_wysiwyg = "true";
defparam \rf|data[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y70_N14
dffeas \rf|data[20][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[20][5] .is_wysiwyg = "true";
defparam \rf|data[20][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y70_N33
cyclonev_lcell_comb \rf|data[20][1]~feeder (
// Equation(s):
// \rf|data[20][1]~feeder_combout  = ( rf_w_data[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[20][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[20][1]~feeder .extended_lut = "off";
defparam \rf|data[20][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[20][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y70_N34
dffeas \rf|data[20][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[20][1] .is_wysiwyg = "true";
defparam \rf|data[20][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y70_N12
cyclonev_lcell_comb \rr|Mux1~10 (
// Equation(s):
// \rr|Mux1~10_combout  = ( \rf|data[20][5]~q  & ( \rf|data[20][1]~q  & ( ((!\rr|num_count [0] & ((\rf|data[16][5]~q ))) # (\rr|num_count [0] & (\rf|data[16][1]~q ))) # (\rr|reg_count [2]) ) ) ) # ( !\rf|data[20][5]~q  & ( \rf|data[20][1]~q  & ( 
// (!\rr|num_count [0] & (((\rf|data[16][5]~q  & !\rr|reg_count [2])))) # (\rr|num_count [0] & (((\rr|reg_count [2])) # (\rf|data[16][1]~q ))) ) ) ) # ( \rf|data[20][5]~q  & ( !\rf|data[20][1]~q  & ( (!\rr|num_count [0] & (((\rr|reg_count [2]) # 
// (\rf|data[16][5]~q )))) # (\rr|num_count [0] & (\rf|data[16][1]~q  & ((!\rr|reg_count [2])))) ) ) ) # ( !\rf|data[20][5]~q  & ( !\rf|data[20][1]~q  & ( (!\rr|reg_count [2] & ((!\rr|num_count [0] & ((\rf|data[16][5]~q ))) # (\rr|num_count [0] & 
// (\rf|data[16][1]~q )))) ) ) )

	.dataa(!\rf|data[16][1]~q ),
	.datab(!\rr|num_count [0]),
	.datac(!\rf|data[16][5]~q ),
	.datad(!\rr|reg_count [2]),
	.datae(!\rf|data[20][5]~q ),
	.dataf(!\rf|data[20][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~10 .extended_lut = "off";
defparam \rr|Mux1~10 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \rr|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N12
cyclonev_lcell_comb \rf|data[18][5]~feeder (
// Equation(s):
// \rf|data[18][5]~feeder_combout  = ( rf_w_data[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[18][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[18][5]~feeder .extended_lut = "off";
defparam \rf|data[18][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[18][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N13
dffeas \rf|data[18][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[18][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[18][5] .is_wysiwyg = "true";
defparam \rf|data[18][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N57
cyclonev_lcell_comb \rf|data[18][1]~feeder (
// Equation(s):
// \rf|data[18][1]~feeder_combout  = ( rf_w_data[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[18][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[18][1]~feeder .extended_lut = "off";
defparam \rf|data[18][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[18][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N58
dffeas \rf|data[18][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[18][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[18][1] .is_wysiwyg = "true";
defparam \rf|data[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N23
dffeas \rf|data[22][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[22][1] .is_wysiwyg = "true";
defparam \rf|data[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N20
dffeas \rf|data[22][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[22][5] .is_wysiwyg = "true";
defparam \rf|data[22][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N18
cyclonev_lcell_comb \rr|Mux1~12 (
// Equation(s):
// \rr|Mux1~12_combout  = ( \rf|data[22][5]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[18][1]~q )) # (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[22][1]~q ))) ) ) ) # ( !\rf|data[22][5]~q  & ( \rr|num_count [0] & ( 
// (!\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[18][1]~q )) # (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[22][1]~q ))) ) ) ) # ( \rf|data[22][5]~q  & ( !\rr|num_count [0] & ( (\rr|reg_count[2]~DUPLICATE_q ) # (\rf|data[18][5]~q ) ) ) ) # ( !\rf|data[22][5]~q  
// & ( !\rr|num_count [0] & ( (\rf|data[18][5]~q  & !\rr|reg_count[2]~DUPLICATE_q ) ) ) )

	.dataa(!\rf|data[18][5]~q ),
	.datab(!\rf|data[18][1]~q ),
	.datac(!\rf|data[22][1]~q ),
	.datad(!\rr|reg_count[2]~DUPLICATE_q ),
	.datae(!\rf|data[22][5]~q ),
	.dataf(!\rr|num_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~12 .extended_lut = "off";
defparam \rr|Mux1~12 .lut_mask = 64'h550055FF330F330F;
defparam \rr|Mux1~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N58
dffeas \rf|data[23][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[23][1] .is_wysiwyg = "true";
defparam \rf|data[23][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N45
cyclonev_lcell_comb \rf|data[19][1]~feeder (
// Equation(s):
// \rf|data[19][1]~feeder_combout  = ( rf_w_data[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[19][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[19][1]~feeder .extended_lut = "off";
defparam \rf|data[19][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[19][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N46
dffeas \rf|data[19][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[19][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[19][1] .is_wysiwyg = "true";
defparam \rf|data[19][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N42
cyclonev_lcell_comb \rf|data[19][5]~feeder (
// Equation(s):
// \rf|data[19][5]~feeder_combout  = ( rf_w_data[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[19][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[19][5]~feeder .extended_lut = "off";
defparam \rf|data[19][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[19][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N43
dffeas \rf|data[19][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[19][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[19][5] .is_wysiwyg = "true";
defparam \rf|data[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y70_N50
dffeas \rf|data[23][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[23][5] .is_wysiwyg = "true";
defparam \rf|data[23][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N48
cyclonev_lcell_comb \rr|Mux1~13 (
// Equation(s):
// \rr|Mux1~13_combout  = ( \rf|data[23][5]~q  & ( \rr|reg_count[2]~DUPLICATE_q  & ( (!\rr|num_count [0]) # (\rf|data[23][1]~q ) ) ) ) # ( !\rf|data[23][5]~q  & ( \rr|reg_count[2]~DUPLICATE_q  & ( (\rf|data[23][1]~q  & \rr|num_count [0]) ) ) ) # ( 
// \rf|data[23][5]~q  & ( !\rr|reg_count[2]~DUPLICATE_q  & ( (!\rr|num_count [0] & ((\rf|data[19][5]~q ))) # (\rr|num_count [0] & (\rf|data[19][1]~q )) ) ) ) # ( !\rf|data[23][5]~q  & ( !\rr|reg_count[2]~DUPLICATE_q  & ( (!\rr|num_count [0] & 
// ((\rf|data[19][5]~q ))) # (\rr|num_count [0] & (\rf|data[19][1]~q )) ) ) )

	.dataa(!\rf|data[23][1]~q ),
	.datab(!\rf|data[19][1]~q ),
	.datac(!\rf|data[19][5]~q ),
	.datad(!\rr|num_count [0]),
	.datae(!\rf|data[23][5]~q ),
	.dataf(!\rr|reg_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~13 .extended_lut = "off";
defparam \rr|Mux1~13 .lut_mask = 64'h0F330F330055FF55;
defparam \rr|Mux1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y68_N17
dffeas \rf|data[21][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[21][1] .is_wysiwyg = "true";
defparam \rf|data[21][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y68_N9
cyclonev_lcell_comb \rf|data[17][5]~feeder (
// Equation(s):
// \rf|data[17][5]~feeder_combout  = ( rf_w_data[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[17][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[17][5]~feeder .extended_lut = "off";
defparam \rf|data[17][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[17][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y68_N10
dffeas \rf|data[17][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[17][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[17][5] .is_wysiwyg = "true";
defparam \rf|data[17][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y68_N6
cyclonev_lcell_comb \rf|data[17][1]~feeder (
// Equation(s):
// \rf|data[17][1]~feeder_combout  = ( rf_w_data[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[17][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[17][1]~feeder .extended_lut = "off";
defparam \rf|data[17][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[17][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y68_N8
dffeas \rf|data[17][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[17][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[17][1] .is_wysiwyg = "true";
defparam \rf|data[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y68_N14
dffeas \rf|data[21][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[21][5] .is_wysiwyg = "true";
defparam \rf|data[21][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y68_N12
cyclonev_lcell_comb \rr|Mux1~11 (
// Equation(s):
// \rr|Mux1~11_combout  = ( \rf|data[21][5]~q  & ( \rr|reg_count [2] & ( (!\rr|num_count [0]) # (\rf|data[21][1]~q ) ) ) ) # ( !\rf|data[21][5]~q  & ( \rr|reg_count [2] & ( (\rr|num_count [0] & \rf|data[21][1]~q ) ) ) ) # ( \rf|data[21][5]~q  & ( 
// !\rr|reg_count [2] & ( (!\rr|num_count [0] & (\rf|data[17][5]~q )) # (\rr|num_count [0] & ((\rf|data[17][1]~q ))) ) ) ) # ( !\rf|data[21][5]~q  & ( !\rr|reg_count [2] & ( (!\rr|num_count [0] & (\rf|data[17][5]~q )) # (\rr|num_count [0] & 
// ((\rf|data[17][1]~q ))) ) ) )

	.dataa(!\rr|num_count [0]),
	.datab(!\rf|data[21][1]~q ),
	.datac(!\rf|data[17][5]~q ),
	.datad(!\rf|data[17][1]~q ),
	.datae(!\rf|data[21][5]~q ),
	.dataf(!\rr|reg_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~11 .extended_lut = "off";
defparam \rr|Mux1~11 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \rr|Mux1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y71_N24
cyclonev_lcell_comb \rr|Mux1~14 (
// Equation(s):
// \rr|Mux1~14_combout  = ( \rr|Mux1~13_combout  & ( \rr|Mux1~11_combout  & ( ((!\rr|reg_count [1] & (\rr|Mux1~10_combout )) # (\rr|reg_count [1] & ((\rr|Mux1~12_combout )))) # (\rr|reg_count [0]) ) ) ) # ( !\rr|Mux1~13_combout  & ( \rr|Mux1~11_combout  & ( 
// (!\rr|reg_count [1] & (((\rr|reg_count [0])) # (\rr|Mux1~10_combout ))) # (\rr|reg_count [1] & (((\rr|Mux1~12_combout  & !\rr|reg_count [0])))) ) ) ) # ( \rr|Mux1~13_combout  & ( !\rr|Mux1~11_combout  & ( (!\rr|reg_count [1] & (\rr|Mux1~10_combout  & 
// ((!\rr|reg_count [0])))) # (\rr|reg_count [1] & (((\rr|reg_count [0]) # (\rr|Mux1~12_combout )))) ) ) ) # ( !\rr|Mux1~13_combout  & ( !\rr|Mux1~11_combout  & ( (!\rr|reg_count [0] & ((!\rr|reg_count [1] & (\rr|Mux1~10_combout )) # (\rr|reg_count [1] & 
// ((\rr|Mux1~12_combout ))))) ) ) )

	.dataa(!\rr|Mux1~10_combout ),
	.datab(!\rr|Mux1~12_combout ),
	.datac(!\rr|reg_count [1]),
	.datad(!\rr|reg_count [0]),
	.datae(!\rr|Mux1~13_combout ),
	.dataf(!\rr|Mux1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~14 .extended_lut = "off";
defparam \rr|Mux1~14 .lut_mask = 64'h5300530F53F053FF;
defparam \rr|Mux1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y71_N30
cyclonev_lcell_comb \rr|Mux1~25 (
// Equation(s):
// \rr|Mux1~25_combout  = ( \rr|Mux1~19_combout  & ( \rr|Mux1~14_combout  & ( (!\rr|reg_count [3] & (((\rr|reg_count [4])) # (\rr|Mux1~9_combout ))) # (\rr|reg_count [3] & (((!\rr|reg_count [4]) # (\rr|Mux1~24_combout )))) ) ) ) # ( !\rr|Mux1~19_combout  & ( 
// \rr|Mux1~14_combout  & ( (!\rr|reg_count [3] & (((\rr|reg_count [4])) # (\rr|Mux1~9_combout ))) # (\rr|reg_count [3] & (((\rr|reg_count [4] & \rr|Mux1~24_combout )))) ) ) ) # ( \rr|Mux1~19_combout  & ( !\rr|Mux1~14_combout  & ( (!\rr|reg_count [3] & 
// (\rr|Mux1~9_combout  & (!\rr|reg_count [4]))) # (\rr|reg_count [3] & (((!\rr|reg_count [4]) # (\rr|Mux1~24_combout )))) ) ) ) # ( !\rr|Mux1~19_combout  & ( !\rr|Mux1~14_combout  & ( (!\rr|reg_count [3] & (\rr|Mux1~9_combout  & (!\rr|reg_count [4]))) # 
// (\rr|reg_count [3] & (((\rr|reg_count [4] & \rr|Mux1~24_combout )))) ) ) )

	.dataa(!\rr|Mux1~9_combout ),
	.datab(!\rr|reg_count [3]),
	.datac(!\rr|reg_count [4]),
	.datad(!\rr|Mux1~24_combout ),
	.datae(!\rr|Mux1~19_combout ),
	.dataf(!\rr|Mux1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~25 .extended_lut = "off";
defparam \rr|Mux1~25 .lut_mask = 64'h404370734C4F7C7F;
defparam \rr|Mux1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y71_N18
cyclonev_lcell_comb \rr|Mux1~31 (
// Equation(s):
// \rr|Mux1~31_combout  = ( \rr|Mux1~30_combout  & ( \rr|Mux1~25_combout  & ( ((\rr|Mux1~4_combout  & \rr|reg_num[1]~1_combout )) # (\rr|reg_num[1]~0_combout ) ) ) ) # ( !\rr|Mux1~30_combout  & ( \rr|Mux1~25_combout  & ( (\rr|reg_num[1]~1_combout  & 
// ((\rr|Mux1~4_combout ) # (\rr|reg_num[1]~0_combout ))) ) ) ) # ( \rr|Mux1~30_combout  & ( !\rr|Mux1~25_combout  & ( (!\rr|reg_num[1]~0_combout  & (\rr|Mux1~4_combout  & \rr|reg_num[1]~1_combout )) # (\rr|reg_num[1]~0_combout  & ((!\rr|reg_num[1]~1_combout 
// ))) ) ) ) # ( !\rr|Mux1~30_combout  & ( !\rr|Mux1~25_combout  & ( (!\rr|reg_num[1]~0_combout  & (\rr|Mux1~4_combout  & \rr|reg_num[1]~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\rr|reg_num[1]~0_combout ),
	.datac(!\rr|Mux1~4_combout ),
	.datad(!\rr|reg_num[1]~1_combout ),
	.datae(!\rr|Mux1~30_combout ),
	.dataf(!\rr|Mux1~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~31 .extended_lut = "off";
defparam \rr|Mux1~31 .lut_mask = 64'h000C330C003F333F;
defparam \rr|Mux1~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y71_N20
dffeas \rr|reg_num[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Mux1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|reg_num[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_num[1] .is_wysiwyg = "true";
defparam \rr|reg_num[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N45
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \SW[7]~input_o  & ( ((rf_w_data[7] & ((!\WideOr11~0_combout ) # (\S.READ_ADDR~q )))) # (\S.READ_DATA~q ) ) ) # ( !\SW[7]~input_o  & ( (rf_w_data[7] & ((!\WideOr11~0_combout ) # (\S.READ_ADDR~q ))) ) )

	.dataa(!\S.READ_DATA~q ),
	.datab(!\WideOr11~0_combout ),
	.datac(!\S.READ_ADDR~q ),
	.datad(!rf_w_data[7]),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h00CF00CF55DF55DF;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N47
dffeas \rf_w_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[7] .is_wysiwyg = "true";
defparam \rf_w_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N3
cyclonev_lcell_comb \rf|data[23][7]~feeder (
// Equation(s):
// \rf|data[23][7]~feeder_combout  = ( rf_w_data[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[23][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[23][7]~feeder .extended_lut = "off";
defparam \rf|data[23][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[23][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N4
dffeas \rf|data[23][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[23][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[23][7] .is_wysiwyg = "true";
defparam \rf|data[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y70_N5
dffeas \rf|data[19][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[19][7] .is_wysiwyg = "true";
defparam \rf|data[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y70_N10
dffeas \rf|data[27][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[27][7] .is_wysiwyg = "true";
defparam \rf|data[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y70_N44
dffeas \rf|data[31][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[31][7] .is_wysiwyg = "true";
defparam \rf|data[31][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y70_N42
cyclonev_lcell_comb \rr|Mux3~13 (
// Equation(s):
// \rr|Mux3~13_combout  = ( \rf|data[31][7]~q  & ( \rr|reg_count [3] & ( (\rf|data[27][7]~q ) # (\rr|reg_count[2]~DUPLICATE_q ) ) ) ) # ( !\rf|data[31][7]~q  & ( \rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & \rf|data[27][7]~q ) ) ) ) # ( 
// \rf|data[31][7]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[19][7]~q ))) # (\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[23][7]~q )) ) ) ) # ( !\rf|data[31][7]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & 
// ((\rf|data[19][7]~q ))) # (\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[23][7]~q )) ) ) )

	.dataa(!\rr|reg_count[2]~DUPLICATE_q ),
	.datab(!\rf|data[23][7]~q ),
	.datac(!\rf|data[19][7]~q ),
	.datad(!\rf|data[27][7]~q ),
	.datae(!\rf|data[31][7]~q ),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~13 .extended_lut = "off";
defparam \rr|Mux3~13 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \rr|Mux3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y70_N37
dffeas \rf|data[16][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[16][7] .is_wysiwyg = "true";
defparam \rf|data[16][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y70_N30
cyclonev_lcell_comb \rf|data[24][7]~feeder (
// Equation(s):
// \rf|data[24][7]~feeder_combout  = ( rf_w_data[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[24][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[24][7]~feeder .extended_lut = "off";
defparam \rf|data[24][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[24][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y70_N31
dffeas \rf|data[24][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[24][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[24][7] .is_wysiwyg = "true";
defparam \rf|data[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y70_N8
dffeas \rf|data[20][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[20][7] .is_wysiwyg = "true";
defparam \rf|data[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y70_N14
dffeas \rf|data[28][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[28][7] .is_wysiwyg = "true";
defparam \rf|data[28][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y70_N12
cyclonev_lcell_comb \rr|Mux3~10 (
// Equation(s):
// \rr|Mux3~10_combout  = ( \rf|data[28][7]~q  & ( \rr|reg_count [3] & ( (\rf|data[24][7]~q ) # (\rr|reg_count[2]~DUPLICATE_q ) ) ) ) # ( !\rf|data[28][7]~q  & ( \rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & \rf|data[24][7]~q ) ) ) ) # ( 
// \rf|data[28][7]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[16][7]~q )) # (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[20][7]~q ))) ) ) ) # ( !\rf|data[28][7]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & 
// (\rf|data[16][7]~q )) # (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[20][7]~q ))) ) ) )

	.dataa(!\rr|reg_count[2]~DUPLICATE_q ),
	.datab(!\rf|data[16][7]~q ),
	.datac(!\rf|data[24][7]~q ),
	.datad(!\rf|data[20][7]~q ),
	.datae(!\rf|data[28][7]~q ),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~10 .extended_lut = "off";
defparam \rr|Mux3~10 .lut_mask = 64'h227722770A0A5F5F;
defparam \rr|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y68_N10
dffeas \rf|data[25][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[25][7] .is_wysiwyg = "true";
defparam \rf|data[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y68_N49
dffeas \rf|data[21][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[21][7] .is_wysiwyg = "true";
defparam \rf|data[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y68_N31
dffeas \rf|data[17][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[17][7] .is_wysiwyg = "true";
defparam \rf|data[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y69_N23
dffeas \rf|data[29][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[29][7] .is_wysiwyg = "true";
defparam \rf|data[29][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y69_N21
cyclonev_lcell_comb \rr|Mux3~11 (
// Equation(s):
// \rr|Mux3~11_combout  = ( \rf|data[29][7]~q  & ( \rr|reg_count [3] & ( (\rr|reg_count [2]) # (\rf|data[25][7]~q ) ) ) ) # ( !\rf|data[29][7]~q  & ( \rr|reg_count [3] & ( (\rf|data[25][7]~q  & !\rr|reg_count [2]) ) ) ) # ( \rf|data[29][7]~q  & ( 
// !\rr|reg_count [3] & ( (!\rr|reg_count [2] & ((\rf|data[17][7]~q ))) # (\rr|reg_count [2] & (\rf|data[21][7]~q )) ) ) ) # ( !\rf|data[29][7]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count [2] & ((\rf|data[17][7]~q ))) # (\rr|reg_count [2] & 
// (\rf|data[21][7]~q )) ) ) )

	.dataa(!\rf|data[25][7]~q ),
	.datab(!\rf|data[21][7]~q ),
	.datac(!\rf|data[17][7]~q ),
	.datad(!\rr|reg_count [2]),
	.datae(!\rf|data[29][7]~q ),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~11 .extended_lut = "off";
defparam \rr|Mux3~11 .lut_mask = 64'h0F330F33550055FF;
defparam \rr|Mux3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N36
cyclonev_lcell_comb \rf|data[26][7]~feeder (
// Equation(s):
// \rf|data[26][7]~feeder_combout  = ( rf_w_data[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[26][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[26][7]~feeder .extended_lut = "off";
defparam \rf|data[26][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[26][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y71_N38
dffeas \rf|data[26][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[26][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[26][7] .is_wysiwyg = "true";
defparam \rf|data[26][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N33
cyclonev_lcell_comb \rf|data[18][7]~feeder (
// Equation(s):
// \rf|data[18][7]~feeder_combout  = ( rf_w_data[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[18][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[18][7]~feeder .extended_lut = "off";
defparam \rf|data[18][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[18][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N34
dffeas \rf|data[18][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[18][7] .is_wysiwyg = "true";
defparam \rf|data[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N50
dffeas \rf|data[30][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[30][7] .is_wysiwyg = "true";
defparam \rf|data[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N32
dffeas \rf|data[22][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[22][7] .is_wysiwyg = "true";
defparam \rf|data[22][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N48
cyclonev_lcell_comb \rr|Mux3~12 (
// Equation(s):
// \rr|Mux3~12_combout  = ( \rf|data[30][7]~q  & ( \rf|data[22][7]~q  & ( ((!\rr|reg_count [3] & ((\rf|data[18][7]~q ))) # (\rr|reg_count [3] & (\rf|data[26][7]~q ))) # (\rr|reg_count [2]) ) ) ) # ( !\rf|data[30][7]~q  & ( \rf|data[22][7]~q  & ( 
// (!\rr|reg_count [2] & ((!\rr|reg_count [3] & ((\rf|data[18][7]~q ))) # (\rr|reg_count [3] & (\rf|data[26][7]~q )))) # (\rr|reg_count [2] & (((!\rr|reg_count [3])))) ) ) ) # ( \rf|data[30][7]~q  & ( !\rf|data[22][7]~q  & ( (!\rr|reg_count [2] & 
// ((!\rr|reg_count [3] & ((\rf|data[18][7]~q ))) # (\rr|reg_count [3] & (\rf|data[26][7]~q )))) # (\rr|reg_count [2] & (((\rr|reg_count [3])))) ) ) ) # ( !\rf|data[30][7]~q  & ( !\rf|data[22][7]~q  & ( (!\rr|reg_count [2] & ((!\rr|reg_count [3] & 
// ((\rf|data[18][7]~q ))) # (\rr|reg_count [3] & (\rf|data[26][7]~q )))) ) ) )

	.dataa(!\rf|data[26][7]~q ),
	.datab(!\rf|data[18][7]~q ),
	.datac(!\rr|reg_count [2]),
	.datad(!\rr|reg_count [3]),
	.datae(!\rf|data[30][7]~q ),
	.dataf(!\rf|data[22][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~12 .extended_lut = "off";
defparam \rr|Mux3~12 .lut_mask = 64'h3050305F3F503F5F;
defparam \rr|Mux3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y70_N6
cyclonev_lcell_comb \rr|Mux3~14 (
// Equation(s):
// \rr|Mux3~14_combout  = ( \rr|Mux3~11_combout  & ( \rr|Mux3~12_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((\rr|Mux3~10_combout ) # (\rr|reg_count [0])))) # (\rr|reg_count[1]~DUPLICATE_q  & (((!\rr|reg_count [0])) # (\rr|Mux3~13_combout ))) ) ) ) # ( 
// !\rr|Mux3~11_combout  & ( \rr|Mux3~12_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((!\rr|reg_count [0] & \rr|Mux3~10_combout )))) # (\rr|reg_count[1]~DUPLICATE_q  & (((!\rr|reg_count [0])) # (\rr|Mux3~13_combout ))) ) ) ) # ( \rr|Mux3~11_combout  & ( 
// !\rr|Mux3~12_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((\rr|Mux3~10_combout ) # (\rr|reg_count [0])))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rr|Mux3~13_combout  & (\rr|reg_count [0]))) ) ) ) # ( !\rr|Mux3~11_combout  & ( !\rr|Mux3~12_combout  & ( 
// (!\rr|reg_count[1]~DUPLICATE_q  & (((!\rr|reg_count [0] & \rr|Mux3~10_combout )))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rr|Mux3~13_combout  & (\rr|reg_count [0]))) ) ) )

	.dataa(!\rr|reg_count[1]~DUPLICATE_q ),
	.datab(!\rr|Mux3~13_combout ),
	.datac(!\rr|reg_count [0]),
	.datad(!\rr|Mux3~10_combout ),
	.datae(!\rr|Mux3~11_combout ),
	.dataf(!\rr|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~14 .extended_lut = "off";
defparam \rr|Mux3~14 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \rr|Mux3~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N6
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \S.READ_DATA~q  & ( ((rf_w_data[3] & ((!\WideOr11~0_combout ) # (\S.READ_ADDR~q )))) # (\SW[3]~input_o ) ) ) # ( !\S.READ_DATA~q  & ( (rf_w_data[3] & ((!\WideOr11~0_combout ) # (\S.READ_ADDR~q ))) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\S.READ_ADDR~q ),
	.datac(!\WideOr11~0_combout ),
	.datad(!rf_w_data[3]),
	.datae(gnd),
	.dataf(!\S.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h00F300F355F755F7;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N8
dffeas \rf_w_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[3] .is_wysiwyg = "true";
defparam \rf_w_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N21
cyclonev_lcell_comb \rf|data[21][3]~feeder (
// Equation(s):
// \rf|data[21][3]~feeder_combout  = ( rf_w_data[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[21][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[21][3]~feeder .extended_lut = "off";
defparam \rf|data[21][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[21][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N23
dffeas \rf|data[21][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[21][3] .is_wysiwyg = "true";
defparam \rf|data[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y70_N32
dffeas \rf|data[20][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[20][3] .is_wysiwyg = "true";
defparam \rf|data[20][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N39
cyclonev_lcell_comb \rf|data[22][3]~feeder (
// Equation(s):
// \rf|data[22][3]~feeder_combout  = ( rf_w_data[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[22][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[22][3]~feeder .extended_lut = "off";
defparam \rf|data[22][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[22][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N41
dffeas \rf|data[22][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[22][3] .is_wysiwyg = "true";
defparam \rf|data[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y70_N56
dffeas \rf|data[23][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[23][3] .is_wysiwyg = "true";
defparam \rf|data[23][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N54
cyclonev_lcell_comb \rr|Mux3~17 (
// Equation(s):
// \rr|Mux3~17_combout  = ( \rf|data[23][3]~q  & ( \rr|reg_count [0] & ( (\rr|reg_count[1]~DUPLICATE_q ) # (\rf|data[21][3]~q ) ) ) ) # ( !\rf|data[23][3]~q  & ( \rr|reg_count [0] & ( (\rf|data[21][3]~q  & !\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( 
// \rf|data[23][3]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[20][3]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[22][3]~q ))) ) ) ) # ( !\rf|data[23][3]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & 
// (\rf|data[20][3]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[22][3]~q ))) ) ) )

	.dataa(!\rf|data[21][3]~q ),
	.datab(!\rr|reg_count[1]~DUPLICATE_q ),
	.datac(!\rf|data[20][3]~q ),
	.datad(!\rf|data[22][3]~q ),
	.datae(!\rf|data[23][3]~q ),
	.dataf(!\rr|reg_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~17 .extended_lut = "off";
defparam \rr|Mux3~17 .lut_mask = 64'h0C3F0C3F44447777;
defparam \rr|Mux3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y70_N44
dffeas \rf|data[27][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[27][3] .is_wysiwyg = "true";
defparam \rf|data[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y70_N32
dffeas \rf|data[24][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[24][3] .is_wysiwyg = "true";
defparam \rf|data[24][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N9
cyclonev_lcell_comb \rf|data[26][3]~feeder (
// Equation(s):
// \rf|data[26][3]~feeder_combout  = ( rf_w_data[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[26][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[26][3]~feeder .extended_lut = "off";
defparam \rf|data[26][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[26][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y70_N10
dffeas \rf|data[26][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[26][3] .is_wysiwyg = "true";
defparam \rf|data[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y68_N7
dffeas \rf|data[25][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[25][3] .is_wysiwyg = "true";
defparam \rf|data[25][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y70_N45
cyclonev_lcell_comb \rr|Mux3~16 (
// Equation(s):
// \rr|Mux3~16_combout  = ( \rf|data[25][3]~q  & ( \rr|reg_count [0] & ( (!\rr|reg_count [1]) # (\rf|data[27][3]~q ) ) ) ) # ( !\rf|data[25][3]~q  & ( \rr|reg_count [0] & ( (\rr|reg_count [1] & \rf|data[27][3]~q ) ) ) ) # ( \rf|data[25][3]~q  & ( 
// !\rr|reg_count [0] & ( (!\rr|reg_count [1] & (\rf|data[24][3]~q )) # (\rr|reg_count [1] & ((\rf|data[26][3]~q ))) ) ) ) # ( !\rf|data[25][3]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count [1] & (\rf|data[24][3]~q )) # (\rr|reg_count [1] & 
// ((\rf|data[26][3]~q ))) ) ) )

	.dataa(!\rr|reg_count [1]),
	.datab(!\rf|data[27][3]~q ),
	.datac(!\rf|data[24][3]~q ),
	.datad(!\rf|data[26][3]~q ),
	.datae(!\rf|data[25][3]~q ),
	.dataf(!\rr|reg_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~16 .extended_lut = "off";
defparam \rr|Mux3~16 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \rr|Mux3~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y69_N20
dffeas \rf|data[29][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[29][3] .is_wysiwyg = "true";
defparam \rf|data[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y70_N4
dffeas \rf|data[28][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[28][3] .is_wysiwyg = "true";
defparam \rf|data[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y69_N2
dffeas \rf|data[30][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[30][3] .is_wysiwyg = "true";
defparam \rf|data[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y69_N44
dffeas \rf|data[31][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[31][3] .is_wysiwyg = "true";
defparam \rf|data[31][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y69_N42
cyclonev_lcell_comb \rr|Mux3~18 (
// Equation(s):
// \rr|Mux3~18_combout  = ( \rf|data[31][3]~q  & ( \rr|reg_count [0] & ( (\rr|reg_count[1]~DUPLICATE_q ) # (\rf|data[29][3]~q ) ) ) ) # ( !\rf|data[31][3]~q  & ( \rr|reg_count [0] & ( (\rf|data[29][3]~q  & !\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( 
// \rf|data[31][3]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[28][3]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[30][3]~q ))) ) ) ) # ( !\rf|data[31][3]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & 
// (\rf|data[28][3]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[30][3]~q ))) ) ) )

	.dataa(!\rf|data[29][3]~q ),
	.datab(!\rf|data[28][3]~q ),
	.datac(!\rf|data[30][3]~q ),
	.datad(!\rr|reg_count[1]~DUPLICATE_q ),
	.datae(!\rf|data[31][3]~q ),
	.dataf(!\rr|reg_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~18 .extended_lut = "off";
defparam \rr|Mux3~18 .lut_mask = 64'h330F330F550055FF;
defparam \rr|Mux3~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N27
cyclonev_lcell_comb \rf|data[18][3]~feeder (
// Equation(s):
// \rf|data[18][3]~feeder_combout  = ( rf_w_data[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[18][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[18][3]~feeder .extended_lut = "off";
defparam \rf|data[18][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[18][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N28
dffeas \rf|data[18][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[18][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[18][3] .is_wysiwyg = "true";
defparam \rf|data[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y70_N11
dffeas \rf|data[16][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[16][3] .is_wysiwyg = "true";
defparam \rf|data[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y70_N40
dffeas \rf|data[19][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[19][3] .is_wysiwyg = "true";
defparam \rf|data[19][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y68_N36
cyclonev_lcell_comb \rf|data[17][3]~feeder (
// Equation(s):
// \rf|data[17][3]~feeder_combout  = ( rf_w_data[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[17][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[17][3]~feeder .extended_lut = "off";
defparam \rf|data[17][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[17][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y68_N37
dffeas \rf|data[17][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[17][3] .is_wysiwyg = "true";
defparam \rf|data[17][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y70_N6
cyclonev_lcell_comb \rr|Mux3~15 (
// Equation(s):
// \rr|Mux3~15_combout  = ( \rr|reg_count [0] & ( \rf|data[17][3]~q  & ( (!\rr|reg_count[1]~DUPLICATE_q ) # (\rf|data[19][3]~q ) ) ) ) # ( !\rr|reg_count [0] & ( \rf|data[17][3]~q  & ( (!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[16][3]~q ))) # 
// (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[18][3]~q )) ) ) ) # ( \rr|reg_count [0] & ( !\rf|data[17][3]~q  & ( (\rf|data[19][3]~q  & \rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( !\rr|reg_count [0] & ( !\rf|data[17][3]~q  & ( (!\rr|reg_count[1]~DUPLICATE_q  & 
// ((\rf|data[16][3]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[18][3]~q )) ) ) )

	.dataa(!\rf|data[18][3]~q ),
	.datab(!\rf|data[16][3]~q ),
	.datac(!\rf|data[19][3]~q ),
	.datad(!\rr|reg_count[1]~DUPLICATE_q ),
	.datae(!\rr|reg_count [0]),
	.dataf(!\rf|data[17][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~15 .extended_lut = "off";
defparam \rr|Mux3~15 .lut_mask = 64'h3355000F3355FF0F;
defparam \rr|Mux3~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y69_N54
cyclonev_lcell_comb \rr|Mux3~19 (
// Equation(s):
// \rr|Mux3~19_combout  = ( \rr|Mux3~18_combout  & ( \rr|Mux3~15_combout  & ( (!\rr|reg_count[2]~DUPLICATE_q  & (((!\rr|reg_count [3]) # (\rr|Mux3~16_combout )))) # (\rr|reg_count[2]~DUPLICATE_q  & (((\rr|reg_count [3])) # (\rr|Mux3~17_combout ))) ) ) ) # ( 
// !\rr|Mux3~18_combout  & ( \rr|Mux3~15_combout  & ( (!\rr|reg_count[2]~DUPLICATE_q  & (((!\rr|reg_count [3]) # (\rr|Mux3~16_combout )))) # (\rr|reg_count[2]~DUPLICATE_q  & (\rr|Mux3~17_combout  & ((!\rr|reg_count [3])))) ) ) ) # ( \rr|Mux3~18_combout  & ( 
// !\rr|Mux3~15_combout  & ( (!\rr|reg_count[2]~DUPLICATE_q  & (((\rr|Mux3~16_combout  & \rr|reg_count [3])))) # (\rr|reg_count[2]~DUPLICATE_q  & (((\rr|reg_count [3])) # (\rr|Mux3~17_combout ))) ) ) ) # ( !\rr|Mux3~18_combout  & ( !\rr|Mux3~15_combout  & ( 
// (!\rr|reg_count[2]~DUPLICATE_q  & (((\rr|Mux3~16_combout  & \rr|reg_count [3])))) # (\rr|reg_count[2]~DUPLICATE_q  & (\rr|Mux3~17_combout  & ((!\rr|reg_count [3])))) ) ) )

	.dataa(!\rr|reg_count[2]~DUPLICATE_q ),
	.datab(!\rr|Mux3~17_combout ),
	.datac(!\rr|Mux3~16_combout ),
	.datad(!\rr|reg_count [3]),
	.datae(!\rr|Mux3~18_combout ),
	.dataf(!\rr|Mux3~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~19 .extended_lut = "off";
defparam \rr|Mux3~19 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \rr|Mux3~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y69_N43
dffeas \rf|data[8][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[8][3] .is_wysiwyg = "true";
defparam \rf|data[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y69_N31
dffeas \rf|data[9][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[9][3] .is_wysiwyg = "true";
defparam \rf|data[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N45
cyclonev_lcell_comb \rf|data[10][3]~feeder (
// Equation(s):
// \rf|data[10][3]~feeder_combout  = ( rf_w_data[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[10][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[10][3]~feeder .extended_lut = "off";
defparam \rf|data[10][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[10][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y67_N46
dffeas \rf|data[10][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[10][3] .is_wysiwyg = "true";
defparam \rf|data[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y69_N20
dffeas \rf|data[11][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[11][3] .is_wysiwyg = "true";
defparam \rf|data[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y69_N18
cyclonev_lcell_comb \rr|Mux3~6 (
// Equation(s):
// \rr|Mux3~6_combout  = ( \rf|data[11][3]~q  & ( \rr|reg_count [0] & ( (\rr|reg_count[1]~DUPLICATE_q ) # (\rf|data[9][3]~q ) ) ) ) # ( !\rf|data[11][3]~q  & ( \rr|reg_count [0] & ( (\rf|data[9][3]~q  & !\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( 
// \rf|data[11][3]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[8][3]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[10][3]~q ))) ) ) ) # ( !\rf|data[11][3]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & 
// (\rf|data[8][3]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[10][3]~q ))) ) ) )

	.dataa(!\rf|data[8][3]~q ),
	.datab(!\rf|data[9][3]~q ),
	.datac(!\rr|reg_count[1]~DUPLICATE_q ),
	.datad(!\rf|data[10][3]~q ),
	.datae(!\rf|data[11][3]~q ),
	.dataf(!\rr|reg_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~6 .extended_lut = "off";
defparam \rr|Mux3~6 .lut_mask = 64'h505F505F30303F3F;
defparam \rr|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y69_N17
dffeas \rf|data[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][3] .is_wysiwyg = "true";
defparam \rf|data[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N51
cyclonev_lcell_comb \rf|data[3][3]~feeder (
// Equation(s):
// \rf|data[3][3]~feeder_combout  = ( rf_w_data[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[3][3]~feeder .extended_lut = "off";
defparam \rf|data[3][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y71_N52
dffeas \rf|data[3][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[3][3] .is_wysiwyg = "true";
defparam \rf|data[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y68_N55
dffeas \rf|data[2][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[2][3] .is_wysiwyg = "true";
defparam \rf|data[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y69_N12
cyclonev_lcell_comb \rr|Mux3~5 (
// Equation(s):
// \rr|Mux3~5_combout  = ( \rf|data[3][3]~q  & ( \rf|data[2][3]~q  & ( ((\rr|reg_count [0] & \rf|data[1][3]~q )) # (\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( !\rf|data[3][3]~q  & ( \rf|data[2][3]~q  & ( (!\rr|reg_count [0] & ((\rr|reg_count[1]~DUPLICATE_q ))) 
// # (\rr|reg_count [0] & (\rf|data[1][3]~q  & !\rr|reg_count[1]~DUPLICATE_q )) ) ) ) # ( \rf|data[3][3]~q  & ( !\rf|data[2][3]~q  & ( (\rr|reg_count [0] & ((\rr|reg_count[1]~DUPLICATE_q ) # (\rf|data[1][3]~q ))) ) ) ) # ( !\rf|data[3][3]~q  & ( 
// !\rf|data[2][3]~q  & ( (\rr|reg_count [0] & (\rf|data[1][3]~q  & !\rr|reg_count[1]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|reg_count [0]),
	.datab(!\rf|data[1][3]~q ),
	.datac(!\rr|reg_count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rf|data[3][3]~q ),
	.dataf(!\rf|data[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~5 .extended_lut = "off";
defparam \rr|Mux3~5 .lut_mask = 64'h101015151A1A1F1F;
defparam \rr|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y71_N16
dffeas \rf|data[13][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[13][3] .is_wysiwyg = "true";
defparam \rf|data[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y68_N18
cyclonev_lcell_comb \rf|data[15][3]~feeder (
// Equation(s):
// \rf|data[15][3]~feeder_combout  = ( rf_w_data[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[15][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[15][3]~feeder .extended_lut = "off";
defparam \rf|data[15][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[15][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y68_N19
dffeas \rf|data[15][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[15][3] .is_wysiwyg = "true";
defparam \rf|data[15][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y68_N3
cyclonev_lcell_comb \rf|data[12][3]~feeder (
// Equation(s):
// \rf|data[12][3]~feeder_combout  = ( rf_w_data[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[12][3]~feeder .extended_lut = "off";
defparam \rf|data[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y68_N4
dffeas \rf|data[12][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[12][3] .is_wysiwyg = "true";
defparam \rf|data[12][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y68_N15
cyclonev_lcell_comb \rf|data[14][3]~feeder (
// Equation(s):
// \rf|data[14][3]~feeder_combout  = ( rf_w_data[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[14][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[14][3]~feeder .extended_lut = "off";
defparam \rf|data[14][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[14][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y68_N16
dffeas \rf|data[14][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[14][3] .is_wysiwyg = "true";
defparam \rf|data[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y69_N15
cyclonev_lcell_comb \rr|Mux3~8 (
// Equation(s):
// \rr|Mux3~8_combout  = ( \rf|data[14][3]~q  & ( \rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[13][3]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[15][3]~q ))) ) ) ) # ( !\rf|data[14][3]~q  & ( \rr|reg_count [0] & ( 
// (!\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[13][3]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[15][3]~q ))) ) ) ) # ( \rf|data[14][3]~q  & ( !\rr|reg_count [0] & ( (\rr|reg_count[1]~DUPLICATE_q ) # (\rf|data[12][3]~q ) ) ) ) # ( !\rf|data[14][3]~q  
// & ( !\rr|reg_count [0] & ( (\rf|data[12][3]~q  & !\rr|reg_count[1]~DUPLICATE_q ) ) ) )

	.dataa(!\rf|data[13][3]~q ),
	.datab(!\rf|data[15][3]~q ),
	.datac(!\rf|data[12][3]~q ),
	.datad(!\rr|reg_count[1]~DUPLICATE_q ),
	.datae(!\rf|data[14][3]~q ),
	.dataf(!\rr|reg_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~8 .extended_lut = "off";
defparam \rr|Mux3~8 .lut_mask = 64'h0F000FFF55335533;
defparam \rr|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y68_N20
dffeas \rf|data[5][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[5][3] .is_wysiwyg = "true";
defparam \rf|data[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N24
cyclonev_lcell_comb \rf|data[6][3]~feeder (
// Equation(s):
// \rf|data[6][3]~feeder_combout  = ( rf_w_data[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[6][3]~feeder .extended_lut = "off";
defparam \rf|data[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y67_N26
dffeas \rf|data[6][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[6][3] .is_wysiwyg = "true";
defparam \rf|data[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y67_N27
cyclonev_lcell_comb \rf|data[4][3]~feeder (
// Equation(s):
// \rf|data[4][3]~feeder_combout  = ( rf_w_data[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[4][3]~feeder .extended_lut = "off";
defparam \rf|data[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y67_N28
dffeas \rf|data[4][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[4][3] .is_wysiwyg = "true";
defparam \rf|data[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y68_N53
dffeas \rf|data[7][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[7][3] .is_wysiwyg = "true";
defparam \rf|data[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N51
cyclonev_lcell_comb \rr|Mux3~7 (
// Equation(s):
// \rr|Mux3~7_combout  = ( \rf|data[7][3]~q  & ( \rr|reg_count [0] & ( (\rr|reg_count[1]~DUPLICATE_q ) # (\rf|data[5][3]~q ) ) ) ) # ( !\rf|data[7][3]~q  & ( \rr|reg_count [0] & ( (\rf|data[5][3]~q  & !\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( 
// \rf|data[7][3]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[4][3]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[6][3]~q )) ) ) ) # ( !\rf|data[7][3]~q  & ( !\rr|reg_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & 
// ((\rf|data[4][3]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[6][3]~q )) ) ) )

	.dataa(!\rf|data[5][3]~q ),
	.datab(!\rf|data[6][3]~q ),
	.datac(!\rr|reg_count[1]~DUPLICATE_q ),
	.datad(!\rf|data[4][3]~q ),
	.datae(!\rf|data[7][3]~q ),
	.dataf(!\rr|reg_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~7 .extended_lut = "off";
defparam \rr|Mux3~7 .lut_mask = 64'h03F303F350505F5F;
defparam \rr|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N36
cyclonev_lcell_comb \rr|Mux3~9 (
// Equation(s):
// \rr|Mux3~9_combout  = ( \rr|Mux3~8_combout  & ( \rr|Mux3~7_combout  & ( ((!\rr|reg_count [3] & ((\rr|Mux3~5_combout ))) # (\rr|reg_count [3] & (\rr|Mux3~6_combout ))) # (\rr|reg_count [2]) ) ) ) # ( !\rr|Mux3~8_combout  & ( \rr|Mux3~7_combout  & ( 
// (!\rr|reg_count [2] & ((!\rr|reg_count [3] & ((\rr|Mux3~5_combout ))) # (\rr|reg_count [3] & (\rr|Mux3~6_combout )))) # (\rr|reg_count [2] & (((!\rr|reg_count [3])))) ) ) ) # ( \rr|Mux3~8_combout  & ( !\rr|Mux3~7_combout  & ( (!\rr|reg_count [2] & 
// ((!\rr|reg_count [3] & ((\rr|Mux3~5_combout ))) # (\rr|reg_count [3] & (\rr|Mux3~6_combout )))) # (\rr|reg_count [2] & (((\rr|reg_count [3])))) ) ) ) # ( !\rr|Mux3~8_combout  & ( !\rr|Mux3~7_combout  & ( (!\rr|reg_count [2] & ((!\rr|reg_count [3] & 
// ((\rr|Mux3~5_combout ))) # (\rr|reg_count [3] & (\rr|Mux3~6_combout )))) ) ) )

	.dataa(!\rr|reg_count [2]),
	.datab(!\rr|Mux3~6_combout ),
	.datac(!\rr|reg_count [3]),
	.datad(!\rr|Mux3~5_combout ),
	.datae(!\rr|Mux3~8_combout ),
	.dataf(!\rr|Mux3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~9 .extended_lut = "off";
defparam \rr|Mux3~9 .lut_mask = 64'h02A207A752F257F7;
defparam \rr|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y69_N29
dffeas \rf|data[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][7] .is_wysiwyg = "true";
defparam \rf|data[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y69_N59
dffeas \rf|data[9][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[9][7] .is_wysiwyg = "true";
defparam \rf|data[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y69_N44
dffeas \rf|data[13][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[13][7] .is_wysiwyg = "true";
defparam \rf|data[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y68_N23
dffeas \rf|data[5][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[5][7] .is_wysiwyg = "true";
defparam \rf|data[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y69_N45
cyclonev_lcell_comb \rr|Mux3~1 (
// Equation(s):
// \rr|Mux3~1_combout  = ( \rr|reg_count [3] & ( \rr|reg_count [2] & ( \rf|data[13][7]~q  ) ) ) # ( !\rr|reg_count [3] & ( \rr|reg_count [2] & ( \rf|data[5][7]~q  ) ) ) # ( \rr|reg_count [3] & ( !\rr|reg_count [2] & ( \rf|data[9][7]~q  ) ) ) # ( 
// !\rr|reg_count [3] & ( !\rr|reg_count [2] & ( \rf|data[1][7]~q  ) ) )

	.dataa(!\rf|data[1][7]~q ),
	.datab(!\rf|data[9][7]~q ),
	.datac(!\rf|data[13][7]~q ),
	.datad(!\rf|data[5][7]~q ),
	.datae(!\rr|reg_count [3]),
	.dataf(!\rr|reg_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~1 .extended_lut = "off";
defparam \rr|Mux3~1 .lut_mask = 64'h5555333300FF0F0F;
defparam \rr|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y69_N23
dffeas \rf|data[4][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[4][7] .is_wysiwyg = "true";
defparam \rf|data[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y69_N17
dffeas \rf|data[12][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[12][7] .is_wysiwyg = "true";
defparam \rf|data[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y69_N2
dffeas \rf|data[8][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[8][7] .is_wysiwyg = "true";
defparam \rf|data[8][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y69_N3
cyclonev_lcell_comb \rr|Mux3~0 (
// Equation(s):
// \rr|Mux3~0_combout  = ( \rr|reg_count [2] & ( \rr|reg_count [3] & ( \rf|data[12][7]~q  ) ) ) # ( !\rr|reg_count [2] & ( \rr|reg_count [3] & ( \rf|data[8][7]~q  ) ) ) # ( \rr|reg_count [2] & ( !\rr|reg_count [3] & ( \rf|data[4][7]~q  ) ) )

	.dataa(!\rf|data[4][7]~q ),
	.datab(gnd),
	.datac(!\rf|data[12][7]~q ),
	.datad(!\rf|data[8][7]~q ),
	.datae(!\rr|reg_count [2]),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~0 .extended_lut = "off";
defparam \rr|Mux3~0 .lut_mask = 64'h0000555500FF0F0F;
defparam \rr|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y68_N29
dffeas \rf|data[3][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[3][7] .is_wysiwyg = "true";
defparam \rf|data[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y68_N47
dffeas \rf|data[11][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[11][7] .is_wysiwyg = "true";
defparam \rf|data[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y68_N49
dffeas \rf|data[7][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[7][7] .is_wysiwyg = "true";
defparam \rf|data[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y68_N14
dffeas \rf|data[15][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[15][7] .is_wysiwyg = "true";
defparam \rf|data[15][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y68_N12
cyclonev_lcell_comb \rr|Mux3~3 (
// Equation(s):
// \rr|Mux3~3_combout  = ( \rf|data[15][7]~q  & ( \rr|reg_count [3] & ( (\rr|reg_count[2]~DUPLICATE_q ) # (\rf|data[11][7]~q ) ) ) ) # ( !\rf|data[15][7]~q  & ( \rr|reg_count [3] & ( (\rf|data[11][7]~q  & !\rr|reg_count[2]~DUPLICATE_q ) ) ) ) # ( 
// \rf|data[15][7]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[3][7]~q )) # (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[7][7]~q ))) ) ) ) # ( !\rf|data[15][7]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & 
// (\rf|data[3][7]~q )) # (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[7][7]~q ))) ) ) )

	.dataa(!\rf|data[3][7]~q ),
	.datab(!\rf|data[11][7]~q ),
	.datac(!\rf|data[7][7]~q ),
	.datad(!\rr|reg_count[2]~DUPLICATE_q ),
	.datae(!\rf|data[15][7]~q ),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~3 .extended_lut = "off";
defparam \rr|Mux3~3 .lut_mask = 64'h550F550F330033FF;
defparam \rr|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y68_N2
dffeas \rf|data[10][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[10][7] .is_wysiwyg = "true";
defparam \rf|data[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y68_N22
dffeas \rf|data[2][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[2][7] .is_wysiwyg = "true";
defparam \rf|data[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y68_N56
dffeas \rf|data[6][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[6][7] .is_wysiwyg = "true";
defparam \rf|data[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y68_N50
dffeas \rf|data[14][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[14][7] .is_wysiwyg = "true";
defparam \rf|data[14][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y68_N48
cyclonev_lcell_comb \rr|Mux3~2 (
// Equation(s):
// \rr|Mux3~2_combout  = ( \rf|data[14][7]~q  & ( \rr|reg_count [3] & ( (\rr|reg_count[2]~DUPLICATE_q ) # (\rf|data[10][7]~q ) ) ) ) # ( !\rf|data[14][7]~q  & ( \rr|reg_count [3] & ( (\rf|data[10][7]~q  & !\rr|reg_count[2]~DUPLICATE_q ) ) ) ) # ( 
// \rf|data[14][7]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[2][7]~q )) # (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[6][7]~q ))) ) ) ) # ( !\rf|data[14][7]~q  & ( !\rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & 
// (\rf|data[2][7]~q )) # (\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[6][7]~q ))) ) ) )

	.dataa(!\rf|data[10][7]~q ),
	.datab(!\rf|data[2][7]~q ),
	.datac(!\rf|data[6][7]~q ),
	.datad(!\rr|reg_count[2]~DUPLICATE_q ),
	.datae(!\rf|data[14][7]~q ),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~2 .extended_lut = "off";
defparam \rr|Mux3~2 .lut_mask = 64'h330F330F550055FF;
defparam \rr|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y67_N42
cyclonev_lcell_comb \rr|Mux3~4 (
// Equation(s):
// \rr|Mux3~4_combout  = ( \rr|Mux3~3_combout  & ( \rr|Mux3~2_combout  & ( ((!\rr|reg_count [0] & ((\rr|Mux3~0_combout ))) # (\rr|reg_count [0] & (\rr|Mux3~1_combout ))) # (\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( !\rr|Mux3~3_combout  & ( \rr|Mux3~2_combout  
// & ( (!\rr|reg_count [0] & (((\rr|Mux3~0_combout ) # (\rr|reg_count[1]~DUPLICATE_q )))) # (\rr|reg_count [0] & (\rr|Mux3~1_combout  & (!\rr|reg_count[1]~DUPLICATE_q ))) ) ) ) # ( \rr|Mux3~3_combout  & ( !\rr|Mux3~2_combout  & ( (!\rr|reg_count [0] & 
// (((!\rr|reg_count[1]~DUPLICATE_q  & \rr|Mux3~0_combout )))) # (\rr|reg_count [0] & (((\rr|reg_count[1]~DUPLICATE_q )) # (\rr|Mux3~1_combout ))) ) ) ) # ( !\rr|Mux3~3_combout  & ( !\rr|Mux3~2_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & ((!\rr|reg_count 
// [0] & ((\rr|Mux3~0_combout ))) # (\rr|reg_count [0] & (\rr|Mux3~1_combout )))) ) ) )

	.dataa(!\rr|reg_count [0]),
	.datab(!\rr|Mux3~1_combout ),
	.datac(!\rr|reg_count[1]~DUPLICATE_q ),
	.datad(!\rr|Mux3~0_combout ),
	.datae(!\rr|Mux3~3_combout ),
	.dataf(!\rr|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~4 .extended_lut = "off";
defparam \rr|Mux3~4 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \rr|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N30
cyclonev_lcell_comb \rr|Mux3~20 (
// Equation(s):
// \rr|Mux3~20_combout  = ( \rr|Mux3~9_combout  & ( \rr|Mux3~4_combout  & ( (!\rr|reg_count [4]) # ((!\rr|num_count [0] & (\rr|Mux3~14_combout )) # (\rr|num_count [0] & ((\rr|Mux3~19_combout )))) ) ) ) # ( !\rr|Mux3~9_combout  & ( \rr|Mux3~4_combout  & ( 
// (!\rr|reg_count [4] & (((!\rr|num_count [0])))) # (\rr|reg_count [4] & ((!\rr|num_count [0] & (\rr|Mux3~14_combout )) # (\rr|num_count [0] & ((\rr|Mux3~19_combout ))))) ) ) ) # ( \rr|Mux3~9_combout  & ( !\rr|Mux3~4_combout  & ( (!\rr|reg_count [4] & 
// (((\rr|num_count [0])))) # (\rr|reg_count [4] & ((!\rr|num_count [0] & (\rr|Mux3~14_combout )) # (\rr|num_count [0] & ((\rr|Mux3~19_combout ))))) ) ) ) # ( !\rr|Mux3~9_combout  & ( !\rr|Mux3~4_combout  & ( (\rr|reg_count [4] & ((!\rr|num_count [0] & 
// (\rr|Mux3~14_combout )) # (\rr|num_count [0] & ((\rr|Mux3~19_combout ))))) ) ) )

	.dataa(!\rr|Mux3~14_combout ),
	.datab(!\rr|reg_count [4]),
	.datac(!\rr|num_count [0]),
	.datad(!\rr|Mux3~19_combout ),
	.datae(!\rr|Mux3~9_combout ),
	.dataf(!\rr|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~20 .extended_lut = "off";
defparam \rr|Mux3~20 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \rr|Mux3~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N12
cyclonev_lcell_comb \rr|Mux3~21 (
// Equation(s):
// \rr|Mux3~21_combout  = ( \rr|Mux3~20_combout  & ( (\rr|num_count [2] & \rr|num_count [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|num_count [2]),
	.datad(!\rr|num_count [1]),
	.datae(gnd),
	.dataf(!\rr|Mux3~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~21 .extended_lut = "off";
defparam \rr|Mux3~21 .lut_mask = 64'h00000000000F000F;
defparam \rr|Mux3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y69_N14
dffeas \rr|reg_num[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Mux3~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|reg_num[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_num[3] .is_wysiwyg = "true";
defparam \rr|reg_num[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N15
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \S.READ_DATA~q  & ( ((rf_w_data[8] & ((!\WideOr11~0_combout ) # (\S.READ_ADDR~q )))) # (\SW[8]~input_o ) ) ) # ( !\S.READ_DATA~q  & ( (rf_w_data[8] & ((!\WideOr11~0_combout ) # (\S.READ_ADDR~q ))) ) )

	.dataa(!\WideOr11~0_combout ),
	.datab(!\S.READ_ADDR~q ),
	.datac(!\SW[8]~input_o ),
	.datad(!rf_w_data[8]),
	.datae(gnd),
	.dataf(!\S.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h00BB00BB0FBF0FBF;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N17
dffeas \rf_w_data[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[8] .is_wysiwyg = "true";
defparam \rf_w_data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N27
cyclonev_lcell_comb \rf|data[23][8]~feeder (
// Equation(s):
// \rf|data[23][8]~feeder_combout  = ( rf_w_data[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[23][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[23][8]~feeder .extended_lut = "off";
defparam \rf|data[23][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[23][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N28
dffeas \rf|data[23][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[23][8] .is_wysiwyg = "true";
defparam \rf|data[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y68_N52
dffeas \rf|data[21][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[21][8] .is_wysiwyg = "true";
defparam \rf|data[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y70_N56
dffeas \rf|data[31][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[31][8] .is_wysiwyg = "true";
defparam \rf|data[31][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y70_N39
cyclonev_lcell_comb \rf|data[29][8]~feeder (
// Equation(s):
// \rf|data[29][8]~feeder_combout  = ( rf_w_data[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[29][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[29][8]~feeder .extended_lut = "off";
defparam \rf|data[29][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[29][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y70_N40
dffeas \rf|data[29][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[29][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[29][8] .is_wysiwyg = "true";
defparam \rf|data[29][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y70_N54
cyclonev_lcell_comb \rr|Mux0~29 (
// Equation(s):
// \rr|Mux0~29_combout  = ( \rf|data[31][8]~q  & ( \rf|data[29][8]~q  & ( ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[21][8]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[23][8]~q ))) # (\rr|reg_count [3]) ) ) ) # ( !\rf|data[31][8]~q  & ( 
// \rf|data[29][8]~q  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((\rr|reg_count [3]) # (\rf|data[21][8]~q )))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[23][8]~q  & ((!\rr|reg_count [3])))) ) ) ) # ( \rf|data[31][8]~q  & ( !\rf|data[29][8]~q  & ( 
// (!\rr|reg_count[1]~DUPLICATE_q  & (((\rf|data[21][8]~q  & !\rr|reg_count [3])))) # (\rr|reg_count[1]~DUPLICATE_q  & (((\rr|reg_count [3])) # (\rf|data[23][8]~q ))) ) ) ) # ( !\rf|data[31][8]~q  & ( !\rf|data[29][8]~q  & ( (!\rr|reg_count [3] & 
// ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[21][8]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[23][8]~q )))) ) ) )

	.dataa(!\rf|data[23][8]~q ),
	.datab(!\rf|data[21][8]~q ),
	.datac(!\rr|reg_count[1]~DUPLICATE_q ),
	.datad(!\rr|reg_count [3]),
	.datae(!\rf|data[31][8]~q ),
	.dataf(!\rf|data[29][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~29 .extended_lut = "off";
defparam \rr|Mux0~29 .lut_mask = 64'h3500350F35F035FF;
defparam \rr|Mux0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y70_N57
cyclonev_lcell_comb \rf|data[16][8]~feeder (
// Equation(s):
// \rf|data[16][8]~feeder_combout  = ( rf_w_data[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[16][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[16][8]~feeder .extended_lut = "off";
defparam \rf|data[16][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[16][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y70_N58
dffeas \rf|data[16][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[16][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[16][8] .is_wysiwyg = "true";
defparam \rf|data[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N25
dffeas \rf|data[26][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[26][8] .is_wysiwyg = "true";
defparam \rf|data[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y71_N37
dffeas \rf|data[18][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[18][8] .is_wysiwyg = "true";
defparam \rf|data[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y70_N29
dffeas \rf|data[24][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[24][8] .is_wysiwyg = "true";
defparam \rf|data[24][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y70_N27
cyclonev_lcell_comb \rr|Mux0~26 (
// Equation(s):
// \rr|Mux0~26_combout  = ( \rf|data[24][8]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [3] & ((\rf|data[18][8]~q ))) # (\rr|reg_count [3] & (\rf|data[26][8]~q )) ) ) ) # ( !\rf|data[24][8]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( 
// (!\rr|reg_count [3] & ((\rf|data[18][8]~q ))) # (\rr|reg_count [3] & (\rf|data[26][8]~q )) ) ) ) # ( \rf|data[24][8]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (\rr|reg_count [3]) # (\rf|data[16][8]~q ) ) ) ) # ( !\rf|data[24][8]~q  & ( 
// !\rr|reg_count[1]~DUPLICATE_q  & ( (\rf|data[16][8]~q  & !\rr|reg_count [3]) ) ) )

	.dataa(!\rf|data[16][8]~q ),
	.datab(!\rf|data[26][8]~q ),
	.datac(!\rf|data[18][8]~q ),
	.datad(!\rr|reg_count [3]),
	.datae(!\rf|data[24][8]~q ),
	.dataf(!\rr|reg_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~26 .extended_lut = "off";
defparam \rr|Mux0~26 .lut_mask = 64'h550055FF0F330F33;
defparam \rr|Mux0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y71_N35
dffeas \rf|data[22][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[22][8] .is_wysiwyg = "true";
defparam \rf|data[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y70_N28
dffeas \rf|data[28][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[28][8] .is_wysiwyg = "true";
defparam \rf|data[28][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y70_N30
cyclonev_lcell_comb \rf|data[20][8]~feeder (
// Equation(s):
// \rf|data[20][8]~feeder_combout  = ( rf_w_data[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[20][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[20][8]~feeder .extended_lut = "off";
defparam \rf|data[20][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[20][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y70_N31
dffeas \rf|data[20][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[20][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[20][8] .is_wysiwyg = "true";
defparam \rf|data[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N2
dffeas \rf|data[30][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[30][8] .is_wysiwyg = "true";
defparam \rf|data[30][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N0
cyclonev_lcell_comb \rr|Mux0~27 (
// Equation(s):
// \rr|Mux0~27_combout  = ( \rf|data[30][8]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (\rr|reg_count [3]) # (\rf|data[22][8]~q ) ) ) ) # ( !\rf|data[30][8]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (\rf|data[22][8]~q  & !\rr|reg_count [3]) ) ) ) # ( 
// \rf|data[30][8]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [3] & ((\rf|data[20][8]~q ))) # (\rr|reg_count [3] & (\rf|data[28][8]~q )) ) ) ) # ( !\rf|data[30][8]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [3] & 
// ((\rf|data[20][8]~q ))) # (\rr|reg_count [3] & (\rf|data[28][8]~q )) ) ) )

	.dataa(!\rf|data[22][8]~q ),
	.datab(!\rr|reg_count [3]),
	.datac(!\rf|data[28][8]~q ),
	.datad(!\rf|data[20][8]~q ),
	.datae(!\rf|data[30][8]~q ),
	.dataf(!\rr|reg_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~27 .extended_lut = "off";
defparam \rr|Mux0~27 .lut_mask = 64'h03CF03CF44447777;
defparam \rr|Mux0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y69_N52
dffeas \rf|data[25][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[25][8] .is_wysiwyg = "true";
defparam \rf|data[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y68_N58
dffeas \rf|data[17][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[17][8] .is_wysiwyg = "true";
defparam \rf|data[17][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y70_N21
cyclonev_lcell_comb \rf|data[19][8]~feeder (
// Equation(s):
// \rf|data[19][8]~feeder_combout  = ( rf_w_data[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[19][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[19][8]~feeder .extended_lut = "off";
defparam \rf|data[19][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[19][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y70_N23
dffeas \rf|data[19][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[19][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[19][8] .is_wysiwyg = "true";
defparam \rf|data[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y70_N8
dffeas \rf|data[27][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[27][8] .is_wysiwyg = "true";
defparam \rf|data[27][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y70_N6
cyclonev_lcell_comb \rr|Mux0~28 (
// Equation(s):
// \rr|Mux0~28_combout  = ( \rf|data[27][8]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (\rr|reg_count [3]) # (\rf|data[19][8]~q ) ) ) ) # ( !\rf|data[27][8]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (\rf|data[19][8]~q  & !\rr|reg_count [3]) ) ) ) # ( 
// \rf|data[27][8]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [3] & ((\rf|data[17][8]~q ))) # (\rr|reg_count [3] & (\rf|data[25][8]~q )) ) ) ) # ( !\rf|data[27][8]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|reg_count [3] & 
// ((\rf|data[17][8]~q ))) # (\rr|reg_count [3] & (\rf|data[25][8]~q )) ) ) )

	.dataa(!\rf|data[25][8]~q ),
	.datab(!\rf|data[17][8]~q ),
	.datac(!\rf|data[19][8]~q ),
	.datad(!\rr|reg_count [3]),
	.datae(!\rf|data[27][8]~q ),
	.dataf(!\rr|reg_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~28 .extended_lut = "off";
defparam \rr|Mux0~28 .lut_mask = 64'h335533550F000FFF;
defparam \rr|Mux0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y69_N24
cyclonev_lcell_comb \rr|Mux0~30 (
// Equation(s):
// \rr|Mux0~30_combout  = ( \rr|Mux0~27_combout  & ( \rr|Mux0~28_combout  & ( (!\rr|reg_count [2] & (((\rr|Mux0~26_combout ) # (\rr|reg_count [0])))) # (\rr|reg_count [2] & (((!\rr|reg_count [0])) # (\rr|Mux0~29_combout ))) ) ) ) # ( !\rr|Mux0~27_combout  & 
// ( \rr|Mux0~28_combout  & ( (!\rr|reg_count [2] & (((\rr|Mux0~26_combout ) # (\rr|reg_count [0])))) # (\rr|reg_count [2] & (\rr|Mux0~29_combout  & (\rr|reg_count [0]))) ) ) ) # ( \rr|Mux0~27_combout  & ( !\rr|Mux0~28_combout  & ( (!\rr|reg_count [2] & 
// (((!\rr|reg_count [0] & \rr|Mux0~26_combout )))) # (\rr|reg_count [2] & (((!\rr|reg_count [0])) # (\rr|Mux0~29_combout ))) ) ) ) # ( !\rr|Mux0~27_combout  & ( !\rr|Mux0~28_combout  & ( (!\rr|reg_count [2] & (((!\rr|reg_count [0] & \rr|Mux0~26_combout )))) 
// # (\rr|reg_count [2] & (\rr|Mux0~29_combout  & (\rr|reg_count [0]))) ) ) )

	.dataa(!\rr|reg_count [2]),
	.datab(!\rr|Mux0~29_combout ),
	.datac(!\rr|reg_count [0]),
	.datad(!\rr|Mux0~26_combout ),
	.datae(!\rr|Mux0~27_combout ),
	.dataf(!\rr|Mux0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~30 .extended_lut = "off";
defparam \rr|Mux0~30 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \rr|Mux0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N4
dffeas \rf|data[2][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[2][8] .is_wysiwyg = "true";
defparam \rf|data[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y68_N59
dffeas \rf|data[6][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[6][8] .is_wysiwyg = "true";
defparam \rf|data[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y68_N52
dffeas \rf|data[14][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[14][8] .is_wysiwyg = "true";
defparam \rf|data[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y68_N5
dffeas \rf|data[10][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[10][8] .is_wysiwyg = "true";
defparam \rf|data[10][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y68_N3
cyclonev_lcell_comb \rr|Mux0~1 (
// Equation(s):
// \rr|Mux0~1_combout  = ( \rf|data[10][8]~q  & ( \rr|reg_count [2] & ( (!\rr|reg_count [3] & (\rf|data[6][8]~q )) # (\rr|reg_count [3] & ((\rf|data[14][8]~q ))) ) ) ) # ( !\rf|data[10][8]~q  & ( \rr|reg_count [2] & ( (!\rr|reg_count [3] & (\rf|data[6][8]~q 
// )) # (\rr|reg_count [3] & ((\rf|data[14][8]~q ))) ) ) ) # ( \rf|data[10][8]~q  & ( !\rr|reg_count [2] & ( (\rr|reg_count [3]) # (\rf|data[2][8]~q ) ) ) ) # ( !\rf|data[10][8]~q  & ( !\rr|reg_count [2] & ( (\rf|data[2][8]~q  & !\rr|reg_count [3]) ) ) )

	.dataa(!\rf|data[2][8]~q ),
	.datab(!\rf|data[6][8]~q ),
	.datac(!\rf|data[14][8]~q ),
	.datad(!\rr|reg_count [3]),
	.datae(!\rf|data[10][8]~q ),
	.dataf(!\rr|reg_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~1 .extended_lut = "off";
defparam \rr|Mux0~1 .lut_mask = 64'h550055FF330F330F;
defparam \rr|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y68_N1
dffeas \rf|data[5][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[5][8] .is_wysiwyg = "true";
defparam \rf|data[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y69_N1
dffeas \rf|data[1][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][8] .is_wysiwyg = "true";
defparam \rf|data[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y69_N41
dffeas \rf|data[13][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[13][8] .is_wysiwyg = "true";
defparam \rf|data[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y69_N20
dffeas \rf|data[9][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[9][8] .is_wysiwyg = "true";
defparam \rf|data[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y69_N39
cyclonev_lcell_comb \rr|Mux0~2 (
// Equation(s):
// \rr|Mux0~2_combout  = ( \rf|data[13][8]~q  & ( \rf|data[9][8]~q  & ( ((!\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[1][8]~q ))) # (\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[5][8]~q ))) # (\rr|reg_count [3]) ) ) ) # ( !\rf|data[13][8]~q  & ( 
// \rf|data[9][8]~q  & ( (!\rr|reg_count[2]~DUPLICATE_q  & (((\rf|data[1][8]~q )) # (\rr|reg_count [3]))) # (\rr|reg_count[2]~DUPLICATE_q  & (!\rr|reg_count [3] & (\rf|data[5][8]~q ))) ) ) ) # ( \rf|data[13][8]~q  & ( !\rf|data[9][8]~q  & ( 
// (!\rr|reg_count[2]~DUPLICATE_q  & (!\rr|reg_count [3] & ((\rf|data[1][8]~q )))) # (\rr|reg_count[2]~DUPLICATE_q  & (((\rf|data[5][8]~q )) # (\rr|reg_count [3]))) ) ) ) # ( !\rf|data[13][8]~q  & ( !\rf|data[9][8]~q  & ( (!\rr|reg_count [3] & 
// ((!\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[1][8]~q ))) # (\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[5][8]~q )))) ) ) )

	.dataa(!\rr|reg_count[2]~DUPLICATE_q ),
	.datab(!\rr|reg_count [3]),
	.datac(!\rf|data[5][8]~q ),
	.datad(!\rf|data[1][8]~q ),
	.datae(!\rf|data[13][8]~q ),
	.dataf(!\rf|data[9][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~2 .extended_lut = "off";
defparam \rr|Mux0~2 .lut_mask = 64'h048C159D26AE37BF;
defparam \rr|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y68_N47
dffeas \rf|data[7][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[7][8] .is_wysiwyg = "true";
defparam \rf|data[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y68_N5
dffeas \rf|data[3][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[3][8] .is_wysiwyg = "true";
defparam \rf|data[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y68_N50
dffeas \rf|data[15][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[15][8] .is_wysiwyg = "true";
defparam \rf|data[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y68_N58
dffeas \rf|data[11][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[11][8] .is_wysiwyg = "true";
defparam \rf|data[11][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y68_N48
cyclonev_lcell_comb \rr|Mux0~3 (
// Equation(s):
// \rr|Mux0~3_combout  = ( \rf|data[15][8]~q  & ( \rf|data[11][8]~q  & ( ((!\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[3][8]~q ))) # (\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[7][8]~q ))) # (\rr|reg_count [3]) ) ) ) # ( !\rf|data[15][8]~q  & ( 
// \rf|data[11][8]~q  & ( (!\rr|reg_count [3] & ((!\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[3][8]~q ))) # (\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[7][8]~q )))) # (\rr|reg_count [3] & (((!\rr|reg_count[2]~DUPLICATE_q )))) ) ) ) # ( \rf|data[15][8]~q  & ( 
// !\rf|data[11][8]~q  & ( (!\rr|reg_count [3] & ((!\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[3][8]~q ))) # (\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[7][8]~q )))) # (\rr|reg_count [3] & (((\rr|reg_count[2]~DUPLICATE_q )))) ) ) ) # ( !\rf|data[15][8]~q  & ( 
// !\rf|data[11][8]~q  & ( (!\rr|reg_count [3] & ((!\rr|reg_count[2]~DUPLICATE_q  & ((\rf|data[3][8]~q ))) # (\rr|reg_count[2]~DUPLICATE_q  & (\rf|data[7][8]~q )))) ) ) )

	.dataa(!\rf|data[7][8]~q ),
	.datab(!\rr|reg_count [3]),
	.datac(!\rf|data[3][8]~q ),
	.datad(!\rr|reg_count[2]~DUPLICATE_q ),
	.datae(!\rf|data[15][8]~q ),
	.dataf(!\rf|data[11][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~3 .extended_lut = "off";
defparam \rr|Mux0~3 .lut_mask = 64'h0C440C773F443F77;
defparam \rr|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y69_N10
dffeas \rf|data[8][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[8][8] .is_wysiwyg = "true";
defparam \rf|data[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y69_N28
dffeas \rf|data[4][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[4][8] .is_wysiwyg = "true";
defparam \rf|data[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y69_N53
dffeas \rf|data[12][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[8]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[12][8] .is_wysiwyg = "true";
defparam \rf|data[12][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y69_N51
cyclonev_lcell_comb \rr|Mux0~0 (
// Equation(s):
// \rr|Mux0~0_combout  = ( \rf|data[12][8]~q  & ( \rr|reg_count [3] & ( (\rr|reg_count [2]) # (\rf|data[8][8]~q ) ) ) ) # ( !\rf|data[12][8]~q  & ( \rr|reg_count [3] & ( (\rf|data[8][8]~q  & !\rr|reg_count [2]) ) ) ) # ( \rf|data[12][8]~q  & ( !\rr|reg_count 
// [3] & ( (\rf|data[4][8]~q  & \rr|reg_count [2]) ) ) ) # ( !\rf|data[12][8]~q  & ( !\rr|reg_count [3] & ( (\rf|data[4][8]~q  & \rr|reg_count [2]) ) ) )

	.dataa(!\rf|data[8][8]~q ),
	.datab(gnd),
	.datac(!\rf|data[4][8]~q ),
	.datad(!\rr|reg_count [2]),
	.datae(!\rf|data[12][8]~q ),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~0 .extended_lut = "off";
defparam \rr|Mux0~0 .lut_mask = 64'h000F000F550055FF;
defparam \rr|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y69_N6
cyclonev_lcell_comb \rr|Mux0~4 (
// Equation(s):
// \rr|Mux0~4_combout  = ( \rr|Mux0~3_combout  & ( \rr|Mux0~0_combout  & ( (!\rr|reg_count [0] & ((!\rr|reg_count[1]~DUPLICATE_q ) # ((\rr|Mux0~1_combout )))) # (\rr|reg_count [0] & (((\rr|Mux0~2_combout )) # (\rr|reg_count[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|Mux0~3_combout  & ( \rr|Mux0~0_combout  & ( (!\rr|reg_count [0] & ((!\rr|reg_count[1]~DUPLICATE_q ) # ((\rr|Mux0~1_combout )))) # (\rr|reg_count [0] & (!\rr|reg_count[1]~DUPLICATE_q  & ((\rr|Mux0~2_combout )))) ) ) ) # ( \rr|Mux0~3_combout  & ( 
// !\rr|Mux0~0_combout  & ( (!\rr|reg_count [0] & (\rr|reg_count[1]~DUPLICATE_q  & (\rr|Mux0~1_combout ))) # (\rr|reg_count [0] & (((\rr|Mux0~2_combout )) # (\rr|reg_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|Mux0~3_combout  & ( !\rr|Mux0~0_combout  & ( 
// (!\rr|reg_count [0] & (\rr|reg_count[1]~DUPLICATE_q  & (\rr|Mux0~1_combout ))) # (\rr|reg_count [0] & (!\rr|reg_count[1]~DUPLICATE_q  & ((\rr|Mux0~2_combout )))) ) ) )

	.dataa(!\rr|reg_count [0]),
	.datab(!\rr|reg_count[1]~DUPLICATE_q ),
	.datac(!\rr|Mux0~1_combout ),
	.datad(!\rr|Mux0~2_combout ),
	.datae(!\rr|Mux0~3_combout ),
	.dataf(!\rr|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~4 .extended_lut = "off";
defparam \rr|Mux0~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \rr|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N39
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \S.READ_DATA~q  & ( ((rf_w_data[4] & ((!\WideOr11~0_combout ) # (\S.READ_ADDR~q )))) # (\SW[4]~input_o ) ) ) # ( !\S.READ_DATA~q  & ( (rf_w_data[4] & ((!\WideOr11~0_combout ) # (\S.READ_ADDR~q ))) ) )

	.dataa(!\WideOr11~0_combout ),
	.datab(!\S.READ_ADDR~q ),
	.datac(!\SW[4]~input_o ),
	.datad(!rf_w_data[4]),
	.datae(gnd),
	.dataf(!\S.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h00BB00BB0FBF0FBF;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y68_N41
dffeas \rf_w_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[4] .is_wysiwyg = "true";
defparam \rf_w_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y73_N16
dffeas \rf|data[26][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[26][4] .is_wysiwyg = "true";
defparam \rf|data[26][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N51
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \WideOr11~0_combout  & ( (!\S.READ_ADDR~q  & (\S.READ_DATA~q  & (\SW[0]~input_o ))) # (\S.READ_ADDR~q  & (((\S.READ_DATA~q  & \SW[0]~input_o )) # (rf_w_data[0]))) ) ) # ( !\WideOr11~0_combout  & ( ((\S.READ_DATA~q  & 
// \SW[0]~input_o )) # (rf_w_data[0]) ) )

	.dataa(!\S.READ_ADDR~q ),
	.datab(!\S.READ_DATA~q ),
	.datac(!\SW[0]~input_o ),
	.datad(!rf_w_data[0]),
	.datae(gnd),
	.dataf(!\WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h03FF03FF03570357;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N53
dffeas \rf_w_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[0] .is_wysiwyg = "true";
defparam \rf_w_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y70_N28
dffeas \rf|data[26][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[26][0] .is_wysiwyg = "true";
defparam \rf|data[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y70_N59
dffeas \rf|data[27][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[27][0] .is_wysiwyg = "true";
defparam \rf|data[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y70_N56
dffeas \rf|data[27][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[27][4] .is_wysiwyg = "true";
defparam \rf|data[27][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y70_N54
cyclonev_lcell_comb \rr|Mux0~22 (
// Equation(s):
// \rr|Mux0~22_combout  = ( \rf|data[27][4]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & (\rf|data[26][0]~q )) # (\rr|reg_count [0] & ((\rf|data[27][0]~q ))) ) ) ) # ( !\rf|data[27][4]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & 
// (\rf|data[26][0]~q )) # (\rr|reg_count [0] & ((\rf|data[27][0]~q ))) ) ) ) # ( \rf|data[27][4]~q  & ( !\rr|num_count [0] & ( (\rr|reg_count [0]) # (\rf|data[26][4]~q ) ) ) ) # ( !\rf|data[27][4]~q  & ( !\rr|num_count [0] & ( (\rf|data[26][4]~q  & 
// !\rr|reg_count [0]) ) ) )

	.dataa(!\rf|data[26][4]~q ),
	.datab(!\rr|reg_count [0]),
	.datac(!\rf|data[26][0]~q ),
	.datad(!\rf|data[27][0]~q ),
	.datae(!\rf|data[27][4]~q ),
	.dataf(!\rr|num_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~22 .extended_lut = "off";
defparam \rr|Mux0~22 .lut_mask = 64'h444477770C3F0C3F;
defparam \rr|Mux0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y71_N58
dffeas \rf|data[30][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[30][4] .is_wysiwyg = "true";
defparam \rf|data[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y71_N11
dffeas \rf|data[31][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[31][0] .is_wysiwyg = "true";
defparam \rf|data[31][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N16
dffeas \rf|data[30][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[30][0] .is_wysiwyg = "true";
defparam \rf|data[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y71_N8
dffeas \rf|data[31][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[31][4] .is_wysiwyg = "true";
defparam \rf|data[31][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y71_N6
cyclonev_lcell_comb \rr|Mux0~23 (
// Equation(s):
// \rr|Mux0~23_combout  = ( \rf|data[31][4]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & ((\rf|data[30][0]~q ))) # (\rr|reg_count [0] & (\rf|data[31][0]~q )) ) ) ) # ( !\rf|data[31][4]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & 
// ((\rf|data[30][0]~q ))) # (\rr|reg_count [0] & (\rf|data[31][0]~q )) ) ) ) # ( \rf|data[31][4]~q  & ( !\rr|num_count [0] & ( (\rr|reg_count [0]) # (\rf|data[30][4]~q ) ) ) ) # ( !\rf|data[31][4]~q  & ( !\rr|num_count [0] & ( (\rf|data[30][4]~q  & 
// !\rr|reg_count [0]) ) ) )

	.dataa(!\rf|data[30][4]~q ),
	.datab(!\rf|data[31][0]~q ),
	.datac(!\rr|reg_count [0]),
	.datad(!\rf|data[30][0]~q ),
	.datae(!\rf|data[31][4]~q ),
	.dataf(!\rr|num_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~23 .extended_lut = "off";
defparam \rr|Mux0~23 .lut_mask = 64'h50505F5F03F303F3;
defparam \rr|Mux0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N18
cyclonev_lcell_comb \rf|data[25][0]~feeder (
// Equation(s):
// \rf|data[25][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[25][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[25][0]~feeder .extended_lut = "off";
defparam \rf|data[25][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[25][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y68_N19
dffeas \rf|data[25][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[25][0] .is_wysiwyg = "true";
defparam \rf|data[25][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N21
cyclonev_lcell_comb \rf|data[25][4]~feeder (
// Equation(s):
// \rf|data[25][4]~feeder_combout  = ( rf_w_data[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[25][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[25][4]~feeder .extended_lut = "off";
defparam \rf|data[25][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[25][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y68_N22
dffeas \rf|data[25][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[25][4] .is_wysiwyg = "true";
defparam \rf|data[25][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N3
cyclonev_lcell_comb \rf|data[24][4]~feeder (
// Equation(s):
// \rf|data[24][4]~feeder_combout  = ( rf_w_data[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[24][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[24][4]~feeder .extended_lut = "off";
defparam \rf|data[24][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[24][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y68_N4
dffeas \rf|data[24][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[24][4] .is_wysiwyg = "true";
defparam \rf|data[24][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N45
cyclonev_lcell_comb \rf|data[24][0]~feeder (
// Equation(s):
// \rf|data[24][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[24][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[24][0]~feeder .extended_lut = "off";
defparam \rf|data[24][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[24][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y68_N46
dffeas \rf|data[24][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[24][0] .is_wysiwyg = "true";
defparam \rf|data[24][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y68_N45
cyclonev_lcell_comb \rr|Mux0~20 (
// Equation(s):
// \rr|Mux0~20_combout  = ( \rf|data[24][4]~q  & ( \rf|data[24][0]~q  & ( (!\rr|reg_count [0]) # ((!\rr|num_count [0] & ((\rf|data[25][4]~q ))) # (\rr|num_count [0] & (\rf|data[25][0]~q ))) ) ) ) # ( !\rf|data[24][4]~q  & ( \rf|data[24][0]~q  & ( 
// (!\rr|num_count [0] & (((\rr|reg_count [0] & \rf|data[25][4]~q )))) # (\rr|num_count [0] & (((!\rr|reg_count [0])) # (\rf|data[25][0]~q ))) ) ) ) # ( \rf|data[24][4]~q  & ( !\rf|data[24][0]~q  & ( (!\rr|num_count [0] & (((!\rr|reg_count [0]) # 
// (\rf|data[25][4]~q )))) # (\rr|num_count [0] & (\rf|data[25][0]~q  & (\rr|reg_count [0]))) ) ) ) # ( !\rf|data[24][4]~q  & ( !\rf|data[24][0]~q  & ( (\rr|reg_count [0] & ((!\rr|num_count [0] & ((\rf|data[25][4]~q ))) # (\rr|num_count [0] & 
// (\rf|data[25][0]~q )))) ) ) )

	.dataa(!\rr|num_count [0]),
	.datab(!\rf|data[25][0]~q ),
	.datac(!\rr|reg_count [0]),
	.datad(!\rf|data[25][4]~q ),
	.datae(!\rf|data[24][4]~q ),
	.dataf(!\rf|data[24][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~20 .extended_lut = "off";
defparam \rr|Mux0~20 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \rr|Mux0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y69_N10
dffeas \rf|data[28][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[28][4] .is_wysiwyg = "true";
defparam \rf|data[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y69_N17
dffeas \rf|data[28][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[28][0] .is_wysiwyg = "true";
defparam \rf|data[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y69_N41
dffeas \rf|data[29][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[29][0] .is_wysiwyg = "true";
defparam \rf|data[29][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y69_N38
dffeas \rf|data[29][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[29][4] .is_wysiwyg = "true";
defparam \rf|data[29][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N36
cyclonev_lcell_comb \rr|Mux0~21 (
// Equation(s):
// \rr|Mux0~21_combout  = ( \rf|data[29][4]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & (\rf|data[28][0]~q )) # (\rr|reg_count [0] & ((\rf|data[29][0]~q ))) ) ) ) # ( !\rf|data[29][4]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count [0] & 
// (\rf|data[28][0]~q )) # (\rr|reg_count [0] & ((\rf|data[29][0]~q ))) ) ) ) # ( \rf|data[29][4]~q  & ( !\rr|num_count [0] & ( (\rr|reg_count [0]) # (\rf|data[28][4]~q ) ) ) ) # ( !\rf|data[29][4]~q  & ( !\rr|num_count [0] & ( (\rf|data[28][4]~q  & 
// !\rr|reg_count [0]) ) ) )

	.dataa(!\rf|data[28][4]~q ),
	.datab(!\rf|data[28][0]~q ),
	.datac(!\rr|reg_count [0]),
	.datad(!\rf|data[29][0]~q ),
	.datae(!\rf|data[29][4]~q ),
	.dataf(!\rr|num_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~21 .extended_lut = "off";
defparam \rr|Mux0~21 .lut_mask = 64'h50505F5F303F303F;
defparam \rr|Mux0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N24
cyclonev_lcell_comb \rr|Mux0~24 (
// Equation(s):
// \rr|Mux0~24_combout  = ( \rr|Mux0~20_combout  & ( \rr|Mux0~21_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q ) # ((!\rr|reg_count [2] & (\rr|Mux0~22_combout )) # (\rr|reg_count [2] & ((\rr|Mux0~23_combout )))) ) ) ) # ( !\rr|Mux0~20_combout  & ( 
// \rr|Mux0~21_combout  & ( (!\rr|reg_count [2] & (\rr|Mux0~22_combout  & (\rr|reg_count[1]~DUPLICATE_q ))) # (\rr|reg_count [2] & (((!\rr|reg_count[1]~DUPLICATE_q ) # (\rr|Mux0~23_combout )))) ) ) ) # ( \rr|Mux0~20_combout  & ( !\rr|Mux0~21_combout  & ( 
// (!\rr|reg_count [2] & (((!\rr|reg_count[1]~DUPLICATE_q )) # (\rr|Mux0~22_combout ))) # (\rr|reg_count [2] & (((\rr|reg_count[1]~DUPLICATE_q  & \rr|Mux0~23_combout )))) ) ) ) # ( !\rr|Mux0~20_combout  & ( !\rr|Mux0~21_combout  & ( 
// (\rr|reg_count[1]~DUPLICATE_q  & ((!\rr|reg_count [2] & (\rr|Mux0~22_combout )) # (\rr|reg_count [2] & ((\rr|Mux0~23_combout ))))) ) ) )

	.dataa(!\rr|reg_count [2]),
	.datab(!\rr|Mux0~22_combout ),
	.datac(!\rr|reg_count[1]~DUPLICATE_q ),
	.datad(!\rr|Mux0~23_combout ),
	.datae(!\rr|Mux0~20_combout ),
	.dataf(!\rr|Mux0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~24 .extended_lut = "off";
defparam \rr|Mux0~24 .lut_mask = 64'h0207A2A75257F2F7;
defparam \rr|Mux0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y71_N29
dffeas \rf|data[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][0] .is_wysiwyg = "true";
defparam \rf|data[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y71_N20
dffeas \rf|data[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][4] .is_wysiwyg = "true";
defparam \rf|data[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y71_N18
cyclonev_lcell_comb \rr|Mux0~5 (
// Equation(s):
// \rr|Mux0~5_combout  = ( \rr|num_count [0] & ( (\rr|reg_count [0] & \rf|data[1][0]~q ) ) ) # ( !\rr|num_count [0] & ( (\rr|reg_count [0] & \rf|data[1][4]~q ) ) )

	.dataa(!\rr|reg_count [0]),
	.datab(gnd),
	.datac(!\rf|data[1][0]~q ),
	.datad(!\rf|data[1][4]~q ),
	.datae(gnd),
	.dataf(!\rr|num_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~5 .extended_lut = "off";
defparam \rr|Mux0~5 .lut_mask = 64'h0055005505050505;
defparam \rr|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N33
cyclonev_lcell_comb \rf|data[6][4]~feeder (
// Equation(s):
// \rf|data[6][4]~feeder_combout  = ( rf_w_data[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[6][4]~feeder .extended_lut = "off";
defparam \rf|data[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y68_N34
dffeas \rf|data[6][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[6][4] .is_wysiwyg = "true";
defparam \rf|data[6][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N39
cyclonev_lcell_comb \rf|data[7][0]~feeder (
// Equation(s):
// \rf|data[7][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[7][0]~feeder .extended_lut = "off";
defparam \rf|data[7][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y68_N40
dffeas \rf|data[7][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[7][0] .is_wysiwyg = "true";
defparam \rf|data[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y68_N26
dffeas \rf|data[7][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[7][4] .is_wysiwyg = "true";
defparam \rf|data[7][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N0
cyclonev_lcell_comb \rf|data[6][0]~feeder (
// Equation(s):
// \rf|data[6][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[6][0]~feeder .extended_lut = "off";
defparam \rf|data[6][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y68_N1
dffeas \rf|data[6][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[6][0] .is_wysiwyg = "true";
defparam \rf|data[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N24
cyclonev_lcell_comb \rr|Mux0~8 (
// Equation(s):
// \rr|Mux0~8_combout  = ( \rf|data[7][4]~q  & ( \rf|data[6][0]~q  & ( (!\rr|reg_count [0] & (((\rr|num_count [0])) # (\rf|data[6][4]~q ))) # (\rr|reg_count [0] & (((!\rr|num_count [0]) # (\rf|data[7][0]~q )))) ) ) ) # ( !\rf|data[7][4]~q  & ( 
// \rf|data[6][0]~q  & ( (!\rr|reg_count [0] & (((\rr|num_count [0])) # (\rf|data[6][4]~q ))) # (\rr|reg_count [0] & (((\rf|data[7][0]~q  & \rr|num_count [0])))) ) ) ) # ( \rf|data[7][4]~q  & ( !\rf|data[6][0]~q  & ( (!\rr|reg_count [0] & (\rf|data[6][4]~q  
// & ((!\rr|num_count [0])))) # (\rr|reg_count [0] & (((!\rr|num_count [0]) # (\rf|data[7][0]~q )))) ) ) ) # ( !\rf|data[7][4]~q  & ( !\rf|data[6][0]~q  & ( (!\rr|reg_count [0] & (\rf|data[6][4]~q  & ((!\rr|num_count [0])))) # (\rr|reg_count [0] & 
// (((\rf|data[7][0]~q  & \rr|num_count [0])))) ) ) )

	.dataa(!\rf|data[6][4]~q ),
	.datab(!\rr|reg_count [0]),
	.datac(!\rf|data[7][0]~q ),
	.datad(!\rr|num_count [0]),
	.datae(!\rf|data[7][4]~q ),
	.dataf(!\rf|data[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~8 .extended_lut = "off";
defparam \rr|Mux0~8 .lut_mask = 64'h4403770344CF77CF;
defparam \rr|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y67_N36
cyclonev_lcell_comb \rf|data[5][0]~feeder (
// Equation(s):
// \rf|data[5][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[5][0]~feeder .extended_lut = "off";
defparam \rf|data[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y67_N37
dffeas \rf|data[5][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[5][0] .is_wysiwyg = "true";
defparam \rf|data[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y67_N18
cyclonev_lcell_comb \rf|data[4][4]~feeder (
// Equation(s):
// \rf|data[4][4]~feeder_combout  = ( rf_w_data[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[4][4]~feeder .extended_lut = "off";
defparam \rf|data[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y67_N19
dffeas \rf|data[4][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[4][4] .is_wysiwyg = "true";
defparam \rf|data[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y67_N9
cyclonev_lcell_comb \rf|data[5][4]~feeder (
// Equation(s):
// \rf|data[5][4]~feeder_combout  = ( rf_w_data[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[5][4]~feeder .extended_lut = "off";
defparam \rf|data[5][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y67_N10
dffeas \rf|data[5][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[5][4] .is_wysiwyg = "true";
defparam \rf|data[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y67_N51
cyclonev_lcell_comb \rf|data[4][0]~feeder (
// Equation(s):
// \rf|data[4][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[4][0]~feeder .extended_lut = "off";
defparam \rf|data[4][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y67_N52
dffeas \rf|data[4][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[4][0] .is_wysiwyg = "true";
defparam \rf|data[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y69_N0
cyclonev_lcell_comb \rr|Mux0~7 (
// Equation(s):
// \rr|Mux0~7_combout  = ( \rf|data[5][4]~q  & ( \rf|data[4][0]~q  & ( (!\rr|reg_count [0] & (((\rr|num_count [0]) # (\rf|data[4][4]~q )))) # (\rr|reg_count [0] & (((!\rr|num_count [0])) # (\rf|data[5][0]~q ))) ) ) ) # ( !\rf|data[5][4]~q  & ( 
// \rf|data[4][0]~q  & ( (!\rr|reg_count [0] & (((\rr|num_count [0]) # (\rf|data[4][4]~q )))) # (\rr|reg_count [0] & (\rf|data[5][0]~q  & ((\rr|num_count [0])))) ) ) ) # ( \rf|data[5][4]~q  & ( !\rf|data[4][0]~q  & ( (!\rr|reg_count [0] & (((\rf|data[4][4]~q 
//  & !\rr|num_count [0])))) # (\rr|reg_count [0] & (((!\rr|num_count [0])) # (\rf|data[5][0]~q ))) ) ) ) # ( !\rf|data[5][4]~q  & ( !\rf|data[4][0]~q  & ( (!\rr|reg_count [0] & (((\rf|data[4][4]~q  & !\rr|num_count [0])))) # (\rr|reg_count [0] & 
// (\rf|data[5][0]~q  & ((\rr|num_count [0])))) ) ) )

	.dataa(!\rr|reg_count [0]),
	.datab(!\rf|data[5][0]~q ),
	.datac(!\rf|data[4][4]~q ),
	.datad(!\rr|num_count [0]),
	.datae(!\rf|data[5][4]~q ),
	.dataf(!\rf|data[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~7 .extended_lut = "off";
defparam \rr|Mux0~7 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \rr|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N16
dffeas \rf|data[2][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[2][0] .is_wysiwyg = "true";
defparam \rf|data[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y73_N0
cyclonev_lcell_comb \rf|data[3][0]~feeder (
// Equation(s):
// \rf|data[3][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[3][0]~feeder .extended_lut = "off";
defparam \rf|data[3][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y73_N1
dffeas \rf|data[3][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[3][0] .is_wysiwyg = "true";
defparam \rf|data[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y71_N53
dffeas \rf|data[3][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[3][4] .is_wysiwyg = "true";
defparam \rf|data[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N16
dffeas \rf|data[2][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[2][4] .is_wysiwyg = "true";
defparam \rf|data[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y71_N51
cyclonev_lcell_comb \rr|Mux0~6 (
// Equation(s):
// \rr|Mux0~6_combout  = ( \rf|data[3][4]~q  & ( \rf|data[2][4]~q  & ( (!\rr|num_count [0]) # ((!\rr|reg_count [0] & (\rf|data[2][0]~q )) # (\rr|reg_count [0] & ((\rf|data[3][0]~q )))) ) ) ) # ( !\rf|data[3][4]~q  & ( \rf|data[2][4]~q  & ( (!\rr|num_count 
// [0] & (((!\rr|reg_count [0])))) # (\rr|num_count [0] & ((!\rr|reg_count [0] & (\rf|data[2][0]~q )) # (\rr|reg_count [0] & ((\rf|data[3][0]~q ))))) ) ) ) # ( \rf|data[3][4]~q  & ( !\rf|data[2][4]~q  & ( (!\rr|num_count [0] & (((\rr|reg_count [0])))) # 
// (\rr|num_count [0] & ((!\rr|reg_count [0] & (\rf|data[2][0]~q )) # (\rr|reg_count [0] & ((\rf|data[3][0]~q ))))) ) ) ) # ( !\rf|data[3][4]~q  & ( !\rf|data[2][4]~q  & ( (\rr|num_count [0] & ((!\rr|reg_count [0] & (\rf|data[2][0]~q )) # (\rr|reg_count [0] 
// & ((\rf|data[3][0]~q ))))) ) ) )

	.dataa(!\rf|data[2][0]~q ),
	.datab(!\rr|num_count [0]),
	.datac(!\rr|reg_count [0]),
	.datad(!\rf|data[3][0]~q ),
	.datae(!\rf|data[3][4]~q ),
	.dataf(!\rf|data[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~6 .extended_lut = "off";
defparam \rr|Mux0~6 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \rr|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N42
cyclonev_lcell_comb \rr|Mux0~9 (
// Equation(s):
// \rr|Mux0~9_combout  = ( \rr|Mux0~7_combout  & ( \rr|Mux0~6_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((\rr|Mux0~5_combout )) # (\rr|reg_count[2]~DUPLICATE_q ))) # (\rr|reg_count[1]~DUPLICATE_q  & ((!\rr|reg_count[2]~DUPLICATE_q ) # 
// ((\rr|Mux0~8_combout )))) ) ) ) # ( !\rr|Mux0~7_combout  & ( \rr|Mux0~6_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (!\rr|reg_count[2]~DUPLICATE_q  & (\rr|Mux0~5_combout ))) # (\rr|reg_count[1]~DUPLICATE_q  & ((!\rr|reg_count[2]~DUPLICATE_q ) # 
// ((\rr|Mux0~8_combout )))) ) ) ) # ( \rr|Mux0~7_combout  & ( !\rr|Mux0~6_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((\rr|Mux0~5_combout )) # (\rr|reg_count[2]~DUPLICATE_q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rr|reg_count[2]~DUPLICATE_q  & 
// ((\rr|Mux0~8_combout )))) ) ) ) # ( !\rr|Mux0~7_combout  & ( !\rr|Mux0~6_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (!\rr|reg_count[2]~DUPLICATE_q  & (\rr|Mux0~5_combout ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rr|reg_count[2]~DUPLICATE_q  & 
// ((\rr|Mux0~8_combout )))) ) ) )

	.dataa(!\rr|reg_count[1]~DUPLICATE_q ),
	.datab(!\rr|reg_count[2]~DUPLICATE_q ),
	.datac(!\rr|Mux0~5_combout ),
	.datad(!\rr|Mux0~8_combout ),
	.datae(!\rr|Mux0~7_combout ),
	.dataf(!\rr|Mux0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~9 .extended_lut = "off";
defparam \rr|Mux0~9 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \rr|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y72_N26
dffeas \rf|data[12][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[12][4] .is_wysiwyg = "true";
defparam \rf|data[12][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N15
cyclonev_lcell_comb \rf|data[12][0]~feeder (
// Equation(s):
// \rf|data[12][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[12][0]~feeder .extended_lut = "off";
defparam \rf|data[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y72_N17
dffeas \rf|data[12][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[12][0] .is_wysiwyg = "true";
defparam \rf|data[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y72_N50
dffeas \rf|data[14][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[14][4] .is_wysiwyg = "true";
defparam \rf|data[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N57
cyclonev_lcell_comb \rf|data[14][0]~feeder (
// Equation(s):
// \rf|data[14][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[14][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[14][0]~feeder .extended_lut = "off";
defparam \rf|data[14][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[14][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y72_N59
dffeas \rf|data[14][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[14][0] .is_wysiwyg = "true";
defparam \rf|data[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N51
cyclonev_lcell_comb \rr|Mux0~16 (
// Equation(s):
// \rr|Mux0~16_combout  = ( \rf|data[14][0]~q  & ( \rr|num_count [0] & ( (\rf|data[12][0]~q ) # (\rr|reg_count[1]~DUPLICATE_q ) ) ) ) # ( !\rf|data[14][0]~q  & ( \rr|num_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & \rf|data[12][0]~q ) ) ) ) # ( 
// \rf|data[14][0]~q  & ( !\rr|num_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[12][4]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[14][4]~q ))) ) ) ) # ( !\rf|data[14][0]~q  & ( !\rr|num_count [0] & ( (!\rr|reg_count[1]~DUPLICATE_q  & 
// (\rf|data[12][4]~q )) # (\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[14][4]~q ))) ) ) )

	.dataa(!\rf|data[12][4]~q ),
	.datab(!\rr|reg_count[1]~DUPLICATE_q ),
	.datac(!\rf|data[12][0]~q ),
	.datad(!\rf|data[14][4]~q ),
	.datae(!\rf|data[14][0]~q ),
	.dataf(!\rr|num_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~16 .extended_lut = "off";
defparam \rr|Mux0~16 .lut_mask = 64'h447744770C0C3F3F;
defparam \rr|Mux0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y70_N37
dffeas \rf|data[10][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[10][0] .is_wysiwyg = "true";
defparam \rf|data[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y67_N15
cyclonev_lcell_comb \rf|data[8][0]~feeder (
// Equation(s):
// \rf|data[8][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[8][0]~feeder .extended_lut = "off";
defparam \rf|data[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y67_N16
dffeas \rf|data[8][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[8][0] .is_wysiwyg = "true";
defparam \rf|data[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y69_N44
dffeas \rf|data[10][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[10][4] .is_wysiwyg = "true";
defparam \rf|data[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y67_N42
cyclonev_lcell_comb \rf|data[8][4]~feeder (
// Equation(s):
// \rf|data[8][4]~feeder_combout  = ( rf_w_data[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[8][4]~feeder .extended_lut = "off";
defparam \rf|data[8][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y67_N44
dffeas \rf|data[8][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[8][4] .is_wysiwyg = "true";
defparam \rf|data[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y69_N42
cyclonev_lcell_comb \rr|Mux0~15 (
// Equation(s):
// \rr|Mux0~15_combout  = ( \rf|data[10][4]~q  & ( \rf|data[8][4]~q  & ( (!\rr|num_count [0]) # ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[8][0]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[10][0]~q ))) ) ) ) # ( !\rf|data[10][4]~q  & ( 
// \rf|data[8][4]~q  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((!\rr|num_count [0]) # (\rf|data[8][0]~q )))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[10][0]~q  & ((\rr|num_count [0])))) ) ) ) # ( \rf|data[10][4]~q  & ( !\rf|data[8][4]~q  & ( 
// (!\rr|reg_count[1]~DUPLICATE_q  & (((\rf|data[8][0]~q  & \rr|num_count [0])))) # (\rr|reg_count[1]~DUPLICATE_q  & (((!\rr|num_count [0])) # (\rf|data[10][0]~q ))) ) ) ) # ( !\rf|data[10][4]~q  & ( !\rf|data[8][4]~q  & ( (\rr|num_count [0] & 
// ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[8][0]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[10][0]~q )))) ) ) )

	.dataa(!\rf|data[10][0]~q ),
	.datab(!\rf|data[8][0]~q ),
	.datac(!\rr|reg_count[1]~DUPLICATE_q ),
	.datad(!\rr|num_count [0]),
	.datae(!\rf|data[10][4]~q ),
	.dataf(!\rf|data[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~15 .extended_lut = "off";
defparam \rr|Mux0~15 .lut_mask = 64'h00350F35F035FF35;
defparam \rr|Mux0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y71_N53
dffeas \rf|data[13][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[13][0] .is_wysiwyg = "true";
defparam \rf|data[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y71_N59
dffeas \rf|data[13][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[13][4] .is_wysiwyg = "true";
defparam \rf|data[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y68_N33
cyclonev_lcell_comb \rf|data[15][0]~feeder (
// Equation(s):
// \rf|data[15][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[15][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[15][0]~feeder .extended_lut = "off";
defparam \rf|data[15][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[15][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y68_N34
dffeas \rf|data[15][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[15][0] .is_wysiwyg = "true";
defparam \rf|data[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y71_N2
dffeas \rf|data[15][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[15][4] .is_wysiwyg = "true";
defparam \rf|data[15][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y71_N0
cyclonev_lcell_comb \rr|Mux0~18 (
// Equation(s):
// \rr|Mux0~18_combout  = ( \rf|data[15][4]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|num_count [0]) # (\rf|data[15][0]~q ) ) ) ) # ( !\rf|data[15][4]~q  & ( \rr|reg_count[1]~DUPLICATE_q  & ( (\rr|num_count [0] & \rf|data[15][0]~q ) ) ) ) # ( 
// \rf|data[15][4]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|num_count [0] & ((\rf|data[13][4]~q ))) # (\rr|num_count [0] & (\rf|data[13][0]~q )) ) ) ) # ( !\rf|data[15][4]~q  & ( !\rr|reg_count[1]~DUPLICATE_q  & ( (!\rr|num_count [0] & 
// ((\rf|data[13][4]~q ))) # (\rr|num_count [0] & (\rf|data[13][0]~q )) ) ) )

	.dataa(!\rf|data[13][0]~q ),
	.datab(!\rf|data[13][4]~q ),
	.datac(!\rr|num_count [0]),
	.datad(!\rf|data[15][0]~q ),
	.datae(!\rf|data[15][4]~q ),
	.dataf(!\rr|reg_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~18 .extended_lut = "off";
defparam \rr|Mux0~18 .lut_mask = 64'h35353535000FF0FF;
defparam \rr|Mux0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y70_N11
dffeas \rf|data[11][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[11][0] .is_wysiwyg = "true";
defparam \rf|data[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y71_N47
dffeas \rf|data[9][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[9][0] .is_wysiwyg = "true";
defparam \rf|data[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y70_N8
dffeas \rf|data[11][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[11][4] .is_wysiwyg = "true";
defparam \rf|data[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y71_N40
dffeas \rf|data[9][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[9][4] .is_wysiwyg = "true";
defparam \rf|data[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y70_N6
cyclonev_lcell_comb \rr|Mux0~17 (
// Equation(s):
// \rr|Mux0~17_combout  = ( \rf|data[11][4]~q  & ( \rf|data[9][4]~q  & ( (!\rr|num_count [0]) # ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[9][0]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[11][0]~q ))) ) ) ) # ( !\rf|data[11][4]~q  & ( 
// \rf|data[9][4]~q  & ( (!\rr|num_count [0] & (((!\rr|reg_count[1]~DUPLICATE_q )))) # (\rr|num_count [0] & ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[9][0]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[11][0]~q )))) ) ) ) # ( \rf|data[11][4]~q  & ( 
// !\rf|data[9][4]~q  & ( (!\rr|num_count [0] & (((\rr|reg_count[1]~DUPLICATE_q )))) # (\rr|num_count [0] & ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[9][0]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[11][0]~q )))) ) ) ) # ( !\rf|data[11][4]~q  & ( 
// !\rf|data[9][4]~q  & ( (\rr|num_count [0] & ((!\rr|reg_count[1]~DUPLICATE_q  & ((\rf|data[9][0]~q ))) # (\rr|reg_count[1]~DUPLICATE_q  & (\rf|data[11][0]~q )))) ) ) )

	.dataa(!\rr|num_count [0]),
	.datab(!\rf|data[11][0]~q ),
	.datac(!\rf|data[9][0]~q ),
	.datad(!\rr|reg_count[1]~DUPLICATE_q ),
	.datae(!\rf|data[11][4]~q ),
	.dataf(!\rf|data[9][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~17 .extended_lut = "off";
defparam \rr|Mux0~17 .lut_mask = 64'h051105BBAF11AFBB;
defparam \rr|Mux0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y69_N27
cyclonev_lcell_comb \rr|Mux0~19 (
// Equation(s):
// \rr|Mux0~19_combout  = ( \rr|Mux0~18_combout  & ( \rr|Mux0~17_combout  & ( ((!\rr|reg_count [2] & ((\rr|Mux0~15_combout ))) # (\rr|reg_count [2] & (\rr|Mux0~16_combout ))) # (\rr|reg_count [0]) ) ) ) # ( !\rr|Mux0~18_combout  & ( \rr|Mux0~17_combout  & ( 
// (!\rr|reg_count [2] & (((\rr|reg_count [0]) # (\rr|Mux0~15_combout )))) # (\rr|reg_count [2] & (\rr|Mux0~16_combout  & ((!\rr|reg_count [0])))) ) ) ) # ( \rr|Mux0~18_combout  & ( !\rr|Mux0~17_combout  & ( (!\rr|reg_count [2] & (((\rr|Mux0~15_combout  & 
// !\rr|reg_count [0])))) # (\rr|reg_count [2] & (((\rr|reg_count [0])) # (\rr|Mux0~16_combout ))) ) ) ) # ( !\rr|Mux0~18_combout  & ( !\rr|Mux0~17_combout  & ( (!\rr|reg_count [0] & ((!\rr|reg_count [2] & ((\rr|Mux0~15_combout ))) # (\rr|reg_count [2] & 
// (\rr|Mux0~16_combout )))) ) ) )

	.dataa(!\rr|Mux0~16_combout ),
	.datab(!\rr|reg_count [2]),
	.datac(!\rr|Mux0~15_combout ),
	.datad(!\rr|reg_count [0]),
	.datae(!\rr|Mux0~18_combout ),
	.dataf(!\rr|Mux0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~19 .extended_lut = "off";
defparam \rr|Mux0~19 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \rr|Mux0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N8
dffeas \rf|data[18][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[18][4] .is_wysiwyg = "true";
defparam \rf|data[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y71_N4
dffeas \rf|data[18][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[18][0] .is_wysiwyg = "true";
defparam \rf|data[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y70_N17
dffeas \rf|data[22][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[22][0] .is_wysiwyg = "true";
defparam \rf|data[22][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y70_N14
dffeas \rf|data[22][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[22][4] .is_wysiwyg = "true";
defparam \rf|data[22][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N12
cyclonev_lcell_comb \rr|Mux0~12 (
// Equation(s):
// \rr|Mux0~12_combout  = ( \rf|data[22][4]~q  & ( \rr|reg_count[2]~DUPLICATE_q  & ( (!\rr|num_count [0]) # (\rf|data[22][0]~q ) ) ) ) # ( !\rf|data[22][4]~q  & ( \rr|reg_count[2]~DUPLICATE_q  & ( (\rr|num_count [0] & \rf|data[22][0]~q ) ) ) ) # ( 
// \rf|data[22][4]~q  & ( !\rr|reg_count[2]~DUPLICATE_q  & ( (!\rr|num_count [0] & (\rf|data[18][4]~q )) # (\rr|num_count [0] & ((\rf|data[18][0]~q ))) ) ) ) # ( !\rf|data[22][4]~q  & ( !\rr|reg_count[2]~DUPLICATE_q  & ( (!\rr|num_count [0] & 
// (\rf|data[18][4]~q )) # (\rr|num_count [0] & ((\rf|data[18][0]~q ))) ) ) )

	.dataa(!\rf|data[18][4]~q ),
	.datab(!\rr|num_count [0]),
	.datac(!\rf|data[18][0]~q ),
	.datad(!\rf|data[22][0]~q ),
	.datae(!\rf|data[22][4]~q ),
	.dataf(!\rr|reg_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~12 .extended_lut = "off";
defparam \rr|Mux0~12 .lut_mask = 64'h474747470033CCFF;
defparam \rr|Mux0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y70_N3
cyclonev_lcell_comb \rf|data[19][0]~feeder (
// Equation(s):
// \rf|data[19][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[19][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[19][0]~feeder .extended_lut = "off";
defparam \rf|data[19][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[19][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y70_N4
dffeas \rf|data[19][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[19][0] .is_wysiwyg = "true";
defparam \rf|data[19][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y70_N18
cyclonev_lcell_comb \rf|data[19][4]~feeder (
// Equation(s):
// \rf|data[19][4]~feeder_combout  = ( rf_w_data[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[19][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[19][4]~feeder .extended_lut = "off";
defparam \rf|data[19][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[19][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y70_N20
dffeas \rf|data[19][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[19][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[19][4] .is_wysiwyg = "true";
defparam \rf|data[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y70_N11
dffeas \rf|data[23][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[23][0] .is_wysiwyg = "true";
defparam \rf|data[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y70_N8
dffeas \rf|data[23][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[23][4] .is_wysiwyg = "true";
defparam \rf|data[23][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N6
cyclonev_lcell_comb \rr|Mux0~13 (
// Equation(s):
// \rr|Mux0~13_combout  = ( \rf|data[23][4]~q  & ( \rr|reg_count[2]~DUPLICATE_q  & ( (!\rr|num_count [0]) # (\rf|data[23][0]~q ) ) ) ) # ( !\rf|data[23][4]~q  & ( \rr|reg_count[2]~DUPLICATE_q  & ( (\rr|num_count [0] & \rf|data[23][0]~q ) ) ) ) # ( 
// \rf|data[23][4]~q  & ( !\rr|reg_count[2]~DUPLICATE_q  & ( (!\rr|num_count [0] & ((\rf|data[19][4]~q ))) # (\rr|num_count [0] & (\rf|data[19][0]~q )) ) ) ) # ( !\rf|data[23][4]~q  & ( !\rr|reg_count[2]~DUPLICATE_q  & ( (!\rr|num_count [0] & 
// ((\rf|data[19][4]~q ))) # (\rr|num_count [0] & (\rf|data[19][0]~q )) ) ) )

	.dataa(!\rf|data[19][0]~q ),
	.datab(!\rr|num_count [0]),
	.datac(!\rf|data[19][4]~q ),
	.datad(!\rf|data[23][0]~q ),
	.datae(!\rf|data[23][4]~q ),
	.dataf(!\rr|reg_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~13 .extended_lut = "off";
defparam \rr|Mux0~13 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \rr|Mux0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y70_N35
dffeas \rf|data[16][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[16][4] .is_wysiwyg = "true";
defparam \rf|data[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y70_N29
dffeas \rf|data[16][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[16][0] .is_wysiwyg = "true";
defparam \rf|data[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y70_N50
dffeas \rf|data[20][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[20][4] .is_wysiwyg = "true";
defparam \rf|data[20][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y70_N51
cyclonev_lcell_comb \rf|data[20][0]~feeder (
// Equation(s):
// \rf|data[20][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[20][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[20][0]~feeder .extended_lut = "off";
defparam \rf|data[20][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[20][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y70_N52
dffeas \rf|data[20][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[20][0] .is_wysiwyg = "true";
defparam \rf|data[20][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y70_N48
cyclonev_lcell_comb \rr|Mux0~10 (
// Equation(s):
// \rr|Mux0~10_combout  = ( \rf|data[20][4]~q  & ( \rf|data[20][0]~q  & ( ((!\rr|num_count [0] & (\rf|data[16][4]~q )) # (\rr|num_count [0] & ((\rf|data[16][0]~q )))) # (\rr|reg_count [2]) ) ) ) # ( !\rf|data[20][4]~q  & ( \rf|data[20][0]~q  & ( 
// (!\rr|num_count [0] & (\rf|data[16][4]~q  & ((!\rr|reg_count [2])))) # (\rr|num_count [0] & (((\rr|reg_count [2]) # (\rf|data[16][0]~q )))) ) ) ) # ( \rf|data[20][4]~q  & ( !\rf|data[20][0]~q  & ( (!\rr|num_count [0] & (((\rr|reg_count [2])) # 
// (\rf|data[16][4]~q ))) # (\rr|num_count [0] & (((\rf|data[16][0]~q  & !\rr|reg_count [2])))) ) ) ) # ( !\rf|data[20][4]~q  & ( !\rf|data[20][0]~q  & ( (!\rr|reg_count [2] & ((!\rr|num_count [0] & (\rf|data[16][4]~q )) # (\rr|num_count [0] & 
// ((\rf|data[16][0]~q ))))) ) ) )

	.dataa(!\rf|data[16][4]~q ),
	.datab(!\rr|num_count [0]),
	.datac(!\rf|data[16][0]~q ),
	.datad(!\rr|reg_count [2]),
	.datae(!\rf|data[20][4]~q ),
	.dataf(!\rf|data[20][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~10 .extended_lut = "off";
defparam \rr|Mux0~10 .lut_mask = 64'h470047CC473347FF;
defparam \rr|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y68_N39
cyclonev_lcell_comb \rf|data[17][0]~feeder (
// Equation(s):
// \rf|data[17][0]~feeder_combout  = ( rf_w_data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[17][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[17][0]~feeder .extended_lut = "off";
defparam \rf|data[17][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[17][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y68_N41
dffeas \rf|data[17][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[17][0] .is_wysiwyg = "true";
defparam \rf|data[17][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y68_N29
dffeas \rf|data[21][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[0]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[21][0] .is_wysiwyg = "true";
defparam \rf|data[21][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y68_N44
dffeas \rf|data[17][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[17][4] .is_wysiwyg = "true";
defparam \rf|data[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y68_N26
dffeas \rf|data[21][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[4]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[21][4] .is_wysiwyg = "true";
defparam \rf|data[21][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y68_N24
cyclonev_lcell_comb \rr|Mux0~11 (
// Equation(s):
// \rr|Mux0~11_combout  = ( \rf|data[21][4]~q  & ( \rr|reg_count [2] & ( (!\rr|num_count [0]) # (\rf|data[21][0]~q ) ) ) ) # ( !\rf|data[21][4]~q  & ( \rr|reg_count [2] & ( (\rr|num_count [0] & \rf|data[21][0]~q ) ) ) ) # ( \rf|data[21][4]~q  & ( 
// !\rr|reg_count [2] & ( (!\rr|num_count [0] & ((\rf|data[17][4]~q ))) # (\rr|num_count [0] & (\rf|data[17][0]~q )) ) ) ) # ( !\rf|data[21][4]~q  & ( !\rr|reg_count [2] & ( (!\rr|num_count [0] & ((\rf|data[17][4]~q ))) # (\rr|num_count [0] & 
// (\rf|data[17][0]~q )) ) ) )

	.dataa(!\rr|num_count [0]),
	.datab(!\rf|data[17][0]~q ),
	.datac(!\rf|data[21][0]~q ),
	.datad(!\rf|data[17][4]~q ),
	.datae(!\rf|data[21][4]~q ),
	.dataf(!\rr|reg_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~11 .extended_lut = "off";
defparam \rr|Mux0~11 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \rr|Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y70_N12
cyclonev_lcell_comb \rr|Mux0~14 (
// Equation(s):
// \rr|Mux0~14_combout  = ( \rr|Mux0~10_combout  & ( \rr|Mux0~11_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q ) # ((!\rr|reg_count [0] & (\rr|Mux0~12_combout )) # (\rr|reg_count [0] & ((\rr|Mux0~13_combout )))) ) ) ) # ( !\rr|Mux0~10_combout  & ( 
// \rr|Mux0~11_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((\rr|reg_count [0])))) # (\rr|reg_count[1]~DUPLICATE_q  & ((!\rr|reg_count [0] & (\rr|Mux0~12_combout )) # (\rr|reg_count [0] & ((\rr|Mux0~13_combout ))))) ) ) ) # ( \rr|Mux0~10_combout  & ( 
// !\rr|Mux0~11_combout  & ( (!\rr|reg_count[1]~DUPLICATE_q  & (((!\rr|reg_count [0])))) # (\rr|reg_count[1]~DUPLICATE_q  & ((!\rr|reg_count [0] & (\rr|Mux0~12_combout )) # (\rr|reg_count [0] & ((\rr|Mux0~13_combout ))))) ) ) ) # ( !\rr|Mux0~10_combout  & ( 
// !\rr|Mux0~11_combout  & ( (\rr|reg_count[1]~DUPLICATE_q  & ((!\rr|reg_count [0] & (\rr|Mux0~12_combout )) # (\rr|reg_count [0] & ((\rr|Mux0~13_combout ))))) ) ) )

	.dataa(!\rr|Mux0~12_combout ),
	.datab(!\rr|reg_count[1]~DUPLICATE_q ),
	.datac(!\rr|Mux0~13_combout ),
	.datad(!\rr|reg_count [0]),
	.datae(!\rr|Mux0~10_combout ),
	.dataf(!\rr|Mux0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~14 .extended_lut = "off";
defparam \rr|Mux0~14 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \rr|Mux0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N6
cyclonev_lcell_comb \rr|Mux0~25 (
// Equation(s):
// \rr|Mux0~25_combout  = ( \rr|Mux0~19_combout  & ( \rr|Mux0~14_combout  & ( (!\rr|reg_count [3] & (((\rr|Mux0~9_combout )) # (\rr|reg_count [4]))) # (\rr|reg_count [3] & ((!\rr|reg_count [4]) # ((\rr|Mux0~24_combout )))) ) ) ) # ( !\rr|Mux0~19_combout  & ( 
// \rr|Mux0~14_combout  & ( (!\rr|reg_count [3] & (((\rr|Mux0~9_combout )) # (\rr|reg_count [4]))) # (\rr|reg_count [3] & (\rr|reg_count [4] & (\rr|Mux0~24_combout ))) ) ) ) # ( \rr|Mux0~19_combout  & ( !\rr|Mux0~14_combout  & ( (!\rr|reg_count [3] & 
// (!\rr|reg_count [4] & ((\rr|Mux0~9_combout )))) # (\rr|reg_count [3] & ((!\rr|reg_count [4]) # ((\rr|Mux0~24_combout )))) ) ) ) # ( !\rr|Mux0~19_combout  & ( !\rr|Mux0~14_combout  & ( (!\rr|reg_count [3] & (!\rr|reg_count [4] & ((\rr|Mux0~9_combout )))) # 
// (\rr|reg_count [3] & (\rr|reg_count [4] & (\rr|Mux0~24_combout ))) ) ) )

	.dataa(!\rr|reg_count [3]),
	.datab(!\rr|reg_count [4]),
	.datac(!\rr|Mux0~24_combout ),
	.datad(!\rr|Mux0~9_combout ),
	.datae(!\rr|Mux0~19_combout ),
	.dataf(!\rr|Mux0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~25 .extended_lut = "off";
defparam \rr|Mux0~25 .lut_mask = 64'h018945CD23AB67EF;
defparam \rr|Mux0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N15
cyclonev_lcell_comb \rr|Mux0~31 (
// Equation(s):
// \rr|Mux0~31_combout  = ( \rr|Mux0~25_combout  & ( (!\rr|reg_num[1]~1_combout  & (\rr|Mux0~30_combout  & (\rr|reg_num[1]~0_combout ))) # (\rr|reg_num[1]~1_combout  & (((\rr|Mux0~4_combout ) # (\rr|reg_num[1]~0_combout )))) ) ) # ( !\rr|Mux0~25_combout  & ( 
// (!\rr|reg_num[1]~1_combout  & (\rr|Mux0~30_combout  & (\rr|reg_num[1]~0_combout ))) # (\rr|reg_num[1]~1_combout  & (((!\rr|reg_num[1]~0_combout  & \rr|Mux0~4_combout )))) ) )

	.dataa(!\rr|reg_num[1]~1_combout ),
	.datab(!\rr|Mux0~30_combout ),
	.datac(!\rr|reg_num[1]~0_combout ),
	.datad(!\rr|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\rr|Mux0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~31 .extended_lut = "off";
defparam \rr|Mux0~31 .lut_mask = 64'h0252025207570757;
defparam \rr|Mux0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y69_N17
dffeas \rr|reg_num[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Mux0~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|reg_num[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_num[0] .is_wysiwyg = "true";
defparam \rr|reg_num[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N57
cyclonev_lcell_comb \rr|hex|WideOr3~0 (
// Equation(s):
// \rr|hex|WideOr3~0_combout  = ( \rr|reg_num [0] & ( (!\rr|reg_num [3]) # ((!\rr|reg_num [2] & !\rr|reg_num [1])) ) ) # ( !\rr|reg_num [0] & ( (\rr|reg_num [3] & ((\rr|reg_num [1]) # (\rr|reg_num [2]))) ) )

	.dataa(!\rr|reg_num [2]),
	.datab(gnd),
	.datac(!\rr|reg_num [1]),
	.datad(!\rr|reg_num [3]),
	.datae(gnd),
	.dataf(!\rr|reg_num [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|hex|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|hex|WideOr3~0 .extended_lut = "off";
defparam \rr|hex|WideOr3~0 .lut_mask = 64'h005F005FFFA0FFA0;
defparam \rr|hex|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N29
dffeas \rr|S.WRITE_REG (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|S.READ_NUM~q ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.WRITE_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.WRITE_REG .is_wysiwyg = "true";
defparam \rr|S.WRITE_REG .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y72_N58
dffeas \rr|bg_str_count[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N21
cyclonev_lcell_comb \rr|WideOr4~7 (
// Equation(s):
// \rr|WideOr4~7_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [3] & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [3] & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count [0])) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [3] & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count [0]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~7 .extended_lut = "off";
defparam \rr|WideOr4~7 .lut_mask = 64'h0000888888002222;
defparam \rr|WideOr4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N12
cyclonev_lcell_comb \rr|WideOr4~6 (
// Equation(s):
// \rr|WideOr4~6_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count [3] & ( (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count [8])) ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [8]),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~6 .extended_lut = "off";
defparam \rr|WideOr4~6 .lut_mask = 64'h0000000000000003;
defparam \rr|WideOr4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N42
cyclonev_lcell_comb \rr|WideOr4~54 (
// Equation(s):
// \rr|WideOr4~54_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|WideOr4~6_combout  & ( (!\rr|bg_str_count [0] & (!\rr|bg_str_count [1] & \rr|bg_str_count[2]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|WideOr4~6_combout  & ( 
// (\rr|bg_str_count [0] & \rr|bg_str_count [1]) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(gnd),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|WideOr4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~54 .extended_lut = "off";
defparam \rr|WideOr4~54 .lut_mask = 64'h00000000050500A0;
defparam \rr|WideOr4~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N48
cyclonev_lcell_comb \rr|WideOr4~8 (
// Equation(s):
// \rr|WideOr4~8_combout  = ( \rr|WideOr4~7_combout  & ( \rr|WideOr4~54_combout  ) ) # ( !\rr|WideOr4~7_combout  & ( \rr|WideOr4~54_combout  ) ) # ( \rr|WideOr4~7_combout  & ( !\rr|WideOr4~54_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count [8] & (!\rr|bg_str_count [1] & !\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|WideOr4~7_combout ),
	.dataf(!\rr|WideOr4~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~8 .extended_lut = "off";
defparam \rr|WideOr4~8 .lut_mask = 64'h00008000FFFFFFFF;
defparam \rr|WideOr4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N39
cyclonev_lcell_comb \rr|WideOr4~43 (
// Equation(s):
// \rr|WideOr4~43_combout  = ( !\rr|bg_str_count [8] & ( \rr|bg_str_count [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count [11]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~43 .extended_lut = "off";
defparam \rr|WideOr4~43 .lut_mask = 64'h00FF00FF00000000;
defparam \rr|WideOr4~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N7
dffeas \rr|bg_str_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[9] .is_wysiwyg = "true";
defparam \rr|bg_str_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N36
cyclonev_lcell_comb \rr|WideOr5~8 (
// Equation(s):
// \rr|WideOr5~8_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count [1] & (!\rr|bg_str_count [3] & !\rr|bg_str_count [0]))) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count [3]),
	.datad(!\rr|bg_str_count [0]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~8 .extended_lut = "off";
defparam \rr|WideOr5~8 .lut_mask = 64'h0000000040004000;
defparam \rr|WideOr5~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N25
dffeas \rr|bg_str_count[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N24
cyclonev_lcell_comb \rr|WideOr4~45 (
// Equation(s):
// \rr|WideOr4~45_combout  = ( \rr|bg_str_count [1] & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & 
// (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~45 .extended_lut = "off";
defparam \rr|WideOr4~45 .lut_mask = 64'h4422442211001100;
defparam \rr|WideOr4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N12
cyclonev_lcell_comb \rr|WideOr4~46 (
// Equation(s):
// \rr|WideOr4~46_combout  = ( \rr|bg_str_count [2] & ( \rr|WideOr4~45_combout  & ( (\rr|WideOr4~43_combout  & (\rr|WideOr5~8_combout  & (!\rr|bg_str_count [9] $ (!\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count [2] & ( \rr|WideOr4~45_combout  & ( 
// (\rr|WideOr4~43_combout  & ((!\rr|bg_str_count [9] & ((!\rr|bg_str_count [5]) # (\rr|WideOr5~8_combout ))) # (\rr|bg_str_count [9] & (\rr|WideOr5~8_combout  & !\rr|bg_str_count [5])))) ) ) ) # ( \rr|bg_str_count [2] & ( !\rr|WideOr4~45_combout  & ( 
// (\rr|WideOr4~43_combout  & (\rr|WideOr5~8_combout  & (!\rr|bg_str_count [9] $ (!\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count [2] & ( !\rr|WideOr4~45_combout  & ( (\rr|WideOr4~43_combout  & (\rr|WideOr5~8_combout  & (!\rr|bg_str_count [9] $ 
// (!\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|WideOr4~43_combout ),
	.datab(!\rr|bg_str_count [9]),
	.datac(!\rr|WideOr5~8_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [2]),
	.dataf(!\rr|WideOr4~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~46 .extended_lut = "off";
defparam \rr|WideOr4~46 .lut_mask = 64'h0104010445040104;
defparam \rr|WideOr4~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N29
dffeas \rr|bg_str_count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y72_N23
dffeas \rr|bg_str_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[4] .is_wysiwyg = "true";
defparam \rr|bg_str_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y71_N27
cyclonev_lcell_comb \rr|WideOr4~22 (
// Equation(s):
// \rr|WideOr4~22_combout  = ( \rr|bg_str_count [3] & ( !\rr|bg_str_count [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count [4]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~22 .extended_lut = "off";
defparam \rr|WideOr4~22 .lut_mask = 64'h00000000FF00FF00;
defparam \rr|WideOr4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y71_N48
cyclonev_lcell_comb \rr|WideOr4~52 (
// Equation(s):
// \rr|WideOr4~52_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count [2] & !\rr|bg_str_count[1]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [2] & !\rr|bg_str_count [9]) ) ) ) # ( \rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q ) # ((!\rr|bg_str_count [2] & \rr|bg_str_count [9])) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(gnd),
	.datac(!\rr|bg_str_count [9]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~52 .extended_lut = "off";
defparam \rr|WideOr4~52 .lut_mask = 64'h0000FF0AA0A05500;
defparam \rr|WideOr4~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N54
cyclonev_lcell_comb \rr|WideOr4~51 (
// Equation(s):
// \rr|WideOr4~51_combout  = ( \rr|bg_str_count [2] & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [4] & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [2] & ( 
// \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [4])) # (\rr|bg_str_count [3] & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [4])) ) ) ) # ( \rr|bg_str_count [2] & ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count [3] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [4] & \rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [2] & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] 
// & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [4] & \rr|bg_str_count[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [2]),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~51 .extended_lut = "off";
defparam \rr|WideOr4~51 .lut_mask = 64'h0008000442420800;
defparam \rr|WideOr4~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N12
cyclonev_lcell_comb \rr|WideOr4~40 (
// Equation(s):
// \rr|WideOr4~40_combout  = ( \rr|WideOr4~52_combout  & ( \rr|WideOr4~51_combout  & ( (\rr|bg_str_count [11] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # ((\rr|bg_str_count[0]~DUPLICATE_q  & \rr|WideOr4~22_combout )))) ) ) ) # ( \rr|WideOr4~52_combout  & ( 
// !\rr|WideOr4~51_combout  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|WideOr4~22_combout ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|WideOr4~22_combout ),
	.datae(!\rr|WideOr4~52_combout ),
	.dataf(!\rr|WideOr4~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~40 .extended_lut = "off";
defparam \rr|WideOr4~40 .lut_mask = 64'h0000000100002223;
defparam \rr|WideOr4~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y73_N32
dffeas \rr|bg_str_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[7] .is_wysiwyg = "true";
defparam \rr|bg_str_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N33
cyclonev_lcell_comb \rr|WideOr4~42 (
// Equation(s):
// \rr|WideOr4~42_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count [0]) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [1] & ( (\rr|bg_str_count[2]~DUPLICATE_q 
//  & \rr|bg_str_count [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [0]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~42 .extended_lut = "off";
defparam \rr|WideOr4~42 .lut_mask = 64'h0000000F00F00000;
defparam \rr|WideOr4~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N48
cyclonev_lcell_comb \rr|WideOr4~41 (
// Equation(s):
// \rr|WideOr4~41_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [2] $ (\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [2] & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q 
//  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [2] & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~41 .extended_lut = "off";
defparam \rr|WideOr4~41 .lut_mask = 64'h0080022000408020;
defparam \rr|WideOr4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N24
cyclonev_lcell_comb \rr|WideOr4~44 (
// Equation(s):
// \rr|WideOr4~44_combout  = ( \rr|WideOr4~43_combout  & ( \rr|WideOr4~41_combout  & ( ((\rr|WideOr4~42_combout  & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) ) # ( \rr|WideOr4~43_combout  
// & ( !\rr|WideOr4~41_combout  & ( (\rr|WideOr4~42_combout  & (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|WideOr4~42_combout ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|WideOr4~43_combout ),
	.dataf(!\rr|WideOr4~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~44 .extended_lut = "off";
defparam \rr|WideOr4~44 .lut_mask = 64'h00000100000001FF;
defparam \rr|WideOr4~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N54
cyclonev_lcell_comb \rr|WideOr4~47 (
// Equation(s):
// \rr|WideOr4~47_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|WideOr4~6_combout  & ( (!\rr|bg_str_count [0] & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count [1])) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|WideOr4~6_combout  & ( 
// (\rr|bg_str_count [0] & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count [1])) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(gnd),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|WideOr4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~47 .extended_lut = "off";
defparam \rr|WideOr4~47 .lut_mask = 64'h0000000004042020;
defparam \rr|WideOr4~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N30
cyclonev_lcell_comb \rr|WideOr4~18 (
// Equation(s):
// \rr|WideOr4~18_combout  = ( !\rr|bg_str_count [7] & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [10] & (\rr|WideOr4~47_combout ))) # (\rr|bg_str_count [6] & ((((\rr|WideOr4~44_combout ))) # (\rr|bg_str_count [10]))) ) ) # ( \rr|bg_str_count [7] & ( 
// (!\rr|bg_str_count [6] & (!\rr|bg_str_count [10] & (\rr|WideOr4~46_combout ))) # (\rr|bg_str_count [6] & ((((\rr|WideOr4~40_combout ))) # (\rr|bg_str_count [10]))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|WideOr4~46_combout ),
	.datad(!\rr|WideOr4~40_combout ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|WideOr4~44_combout ),
	.datag(!\rr|WideOr4~47_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~18 .extended_lut = "on";
defparam \rr|WideOr4~18 .lut_mask = 64'h1919195D5D5D195D;
defparam \rr|WideOr4~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N36
cyclonev_lcell_comb \rr|WideOr4~16 (
// Equation(s):
// \rr|WideOr4~16_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~16 .extended_lut = "off";
defparam \rr|WideOr4~16 .lut_mask = 64'h0000000000000020;
defparam \rr|WideOr4~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N27
cyclonev_lcell_comb \rr|WideOr4~14 (
// Equation(s):
// \rr|WideOr4~14_combout  = ( \rr|bg_str_count [2] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count [2] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (!\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~14 .extended_lut = "off";
defparam \rr|WideOr4~14 .lut_mask = 64'hA000A0000A000A00;
defparam \rr|WideOr4~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N51
cyclonev_lcell_comb \rr|WideOr4~13 (
// Equation(s):
// \rr|WideOr4~13_combout  = ( \rr|bg_str_count [1] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [3] & \rr|bg_str_count [2]))) ) ) # ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [3] & !\rr|bg_str_count [2]))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [3] $ (\rr|bg_str_count [2])))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [3]),
	.datad(!\rr|bg_str_count [2]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~13 .extended_lut = "off";
defparam \rr|WideOr4~13 .lut_mask = 64'h3803380300040004;
defparam \rr|WideOr4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N30
cyclonev_lcell_comb \rr|WideOr4~15 (
// Equation(s):
// \rr|WideOr4~15_combout  = ( \rr|WideOr4~13_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [5] & \rr|WideOr4~14_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (((!\rr|bg_str_count [5])))) ) ) # ( 
// !\rr|WideOr4~13_combout  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [5] & \rr|WideOr4~14_combout ))) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|WideOr4~14_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~15 .extended_lut = "off";
defparam \rr|WideOr4~15 .lut_mask = 64'h0004000430343034;
defparam \rr|WideOr4~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N6
cyclonev_lcell_comb \rr|WideOr4~17 (
// Equation(s):
// \rr|WideOr4~17_combout  = ( \rr|WideOr4~15_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr4~16_combout  & \rr|bg_str_count[11]~DUPLICATE_q ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// (((!\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) # ( !\rr|WideOr4~15_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr4~16_combout  & \rr|bg_str_count[11]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~16_combout ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~17 .extended_lut = "off";
defparam \rr|WideOr4~17 .lut_mask = 64'h0002000255025502;
defparam \rr|WideOr4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N0
cyclonev_lcell_comb \rr|WideOr4~33 (
// Equation(s):
// \rr|WideOr4~33_combout  = ( \rr|bg_str_count [3] & ( !\rr|bg_str_count [1] & ( (\rr|bg_str_count [9] & (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count [3] & ( !\rr|bg_str_count 
// [1] & ( (\rr|bg_str_count [9] & (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~33 .extended_lut = "off";
defparam \rr|WideOr4~33 .lut_mask = 64'h0100000100000000;
defparam \rr|WideOr4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N42
cyclonev_lcell_comb \rr|WideOr4~32 (
// Equation(s):
// \rr|WideOr4~32_combout  = ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count [3] & (!\rr|bg_str_count [1] & \rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [2] $ (\rr|bg_str_count [3])))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~32 .extended_lut = "off";
defparam \rr|WideOr4~32 .lut_mask = 64'h0090000000400000;
defparam \rr|WideOr4~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N18
cyclonev_lcell_comb \rr|WideOr4~34 (
// Equation(s):
// \rr|WideOr4~34_combout  = ( \rr|bg_str_count [3] & ( \rr|bg_str_count [1] & ( (\rr|bg_str_count [9] & (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~34 .extended_lut = "off";
defparam \rr|WideOr4~34 .lut_mask = 64'h0000000000000004;
defparam \rr|WideOr4~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N6
cyclonev_lcell_comb \rr|WideOr4~48 (
// Equation(s):
// \rr|WideOr4~48_combout  = ( !\rr|bg_str_count [3] & ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~48 .extended_lut = "off";
defparam \rr|WideOr4~48 .lut_mask = 64'h2000000000000000;
defparam \rr|WideOr4~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N27
cyclonev_lcell_comb \rr|WideOr4~31 (
// Equation(s):
// \rr|WideOr4~31_combout  = ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count [1] & ( !\rr|bg_str_count[11]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[9]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~31 .extended_lut = "off";
defparam \rr|WideOr4~31 .lut_mask = 64'h5A5A5A5A5A005A00;
defparam \rr|WideOr4~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N48
cyclonev_lcell_comb \rr|WideOr4~29 (
// Equation(s):
// \rr|WideOr4~29_combout  = ( \rr|bg_str_count [9] & ( !\rr|bg_str_count[11]~DUPLICATE_q  ) ) # ( !\rr|bg_str_count [9] & ( \rr|bg_str_count[11]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~29 .extended_lut = "off";
defparam \rr|WideOr4~29 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \rr|WideOr4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N24
cyclonev_lcell_comb \rr|WideOr4~49 (
// Equation(s):
// \rr|WideOr4~49_combout  = ( \rr|WideOr4~29_combout  & ( (!\rr|bg_str_count [3]) # ((\rr|WideOr4~31_combout ) # (\rr|bg_str_count [2])) ) ) # ( !\rr|WideOr4~29_combout  & ( (\rr|bg_str_count [3] & (!\rr|bg_str_count [2] & \rr|WideOr4~31_combout )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|WideOr4~31_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~49 .extended_lut = "off";
defparam \rr|WideOr4~49 .lut_mask = 64'h00300030CFFFCFFF;
defparam \rr|WideOr4~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N57
cyclonev_lcell_comb \rr|WideOr4~30 (
// Equation(s):
// \rr|WideOr4~30_combout  = ( \rr|bg_str_count [1] & ( !\rr|bg_str_count[11]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count [1] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[9]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~30 .extended_lut = "off";
defparam \rr|WideOr4~30 .lut_mask = 64'h005A005A5A5A5A5A;
defparam \rr|WideOr4~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N57
cyclonev_lcell_comb \rr|WideOr4~5 (
// Equation(s):
// \rr|WideOr4~5_combout  = ( !\rr|bg_str_count [3] & ( \rr|bg_str_count [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count [2]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~5 .extended_lut = "off";
defparam \rr|WideOr4~5 .lut_mask = 64'h00FF00FF00000000;
defparam \rr|WideOr4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N54
cyclonev_lcell_comb \rr|WideOr4~50 (
// Equation(s):
// \rr|WideOr4~50_combout  = ( \rr|WideOr4~5_combout  & ( \rr|WideOr4~30_combout  ) ) # ( !\rr|WideOr4~5_combout  & ( \rr|WideOr4~29_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|WideOr4~29_combout ),
	.datad(!\rr|WideOr4~30_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~50 .extended_lut = "off";
defparam \rr|WideOr4~50 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \rr|WideOr4~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N30
cyclonev_lcell_comb \rr|WideOr4~35 (
// Equation(s):
// \rr|WideOr4~35_combout  = ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|WideOr4~50_combout  & (!\rr|bg_str_count[8]~DUPLICATE_q ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((((\rr|bg_str_count[8]~DUPLICATE_q ))) # 
// (\rr|WideOr4~48_combout ))) ) ) # ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|WideOr4~49_combout  & (!\rr|bg_str_count[8]~DUPLICATE_q ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((((\rr|WideOr4~29_combout ) # 
// (\rr|bg_str_count[8]~DUPLICATE_q ))))) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|WideOr4~48_combout ),
	.datac(!\rr|WideOr4~49_combout ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|WideOr4~29_combout ),
	.datag(!\rr|WideOr4~50_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~35 .extended_lut = "on";
defparam \rr|WideOr4~35 .lut_mask = 64'h1B550A551B555F55;
defparam \rr|WideOr4~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N36
cyclonev_lcell_comb \rr|WideOr4~39 (
// Equation(s):
// \rr|WideOr4~39_combout  = ( \rr|bg_str_count [3] & ( \rr|bg_str_count [1] & ( (\rr|bg_str_count [9] & (\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count [3] & ( !\rr|bg_str_count [1] & ( (\rr|bg_str_count 
// [9] & (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~39 .extended_lut = "off";
defparam \rr|WideOr4~39 .lut_mask = 64'h0000100000000101;
defparam \rr|WideOr4~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N12
cyclonev_lcell_comb \rr|WideOr4~9 (
// Equation(s):
// \rr|WideOr4~9_combout  = ( !\rr|bg_str_count [5] & ( ((!\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|WideOr4~35_combout )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|WideOr4~35_combout  & ((\rr|WideOr4~39_combout ))) # (\rr|WideOr4~35_combout  & 
// (\rr|WideOr4~33_combout ))))) ) ) # ( \rr|bg_str_count [5] & ( ((!\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|WideOr4~35_combout )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|WideOr4~35_combout  & ((\rr|WideOr4~34_combout ))) # (\rr|WideOr4~35_combout  
// & (\rr|WideOr4~32_combout ))))) ) )

	.dataa(!\rr|WideOr4~33_combout ),
	.datab(!\rr|WideOr4~32_combout ),
	.datac(!\rr|WideOr4~34_combout ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|WideOr4~35_combout ),
	.datag(!\rr|WideOr4~39_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~9 .extended_lut = "on";
defparam \rr|WideOr4~9 .lut_mask = 64'h000F000FFF55FF33;
defparam \rr|WideOr4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y71_N24
cyclonev_lcell_comb \rr|WideOr4~27 (
// Equation(s):
// \rr|WideOr4~27_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [2] & (!\rr|bg_str_count [9] & !\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [9] $ (!\rr|bg_str_count[5]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count [9]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~27 .extended_lut = "off";
defparam \rr|WideOr4~27 .lut_mask = 64'h0550055080008000;
defparam \rr|WideOr4~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y71_N36
cyclonev_lcell_comb \rr|WideOr4~24 (
// Equation(s):
// \rr|WideOr4~24_combout  = ( \rr|bg_str_count [4] & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [3] & \rr|bg_str_count [2])) ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count [2]),
	.datad(gnd),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~24 .extended_lut = "off";
defparam \rr|WideOr4~24 .lut_mask = 64'h0000000000000808;
defparam \rr|WideOr4~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y71_N42
cyclonev_lcell_comb \rr|WideOr4~23 (
// Equation(s):
// \rr|WideOr4~23_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count [2] & (\rr|bg_str_count [4] & (!\rr|bg_str_count [3] & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|bg_str_count [3]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~23 .extended_lut = "off";
defparam \rr|WideOr4~23 .lut_mask = 64'h0000100000000000;
defparam \rr|WideOr4~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y71_N54
cyclonev_lcell_comb \rr|WideOr4~53 (
// Equation(s):
// \rr|WideOr4~53_combout  = ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & (\rr|bg_str_count [4] & (\rr|bg_str_count [2] & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & (\rr|bg_str_count [4] & (!\rr|bg_str_count [2] & \rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count [3] & (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count [4] $ (\rr|bg_str_count [2])))) ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~53 .extended_lut = "off";
defparam \rr|WideOr4~53 .lut_mask = 64'h0000412002000000;
defparam \rr|WideOr4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y71_N33
cyclonev_lcell_comb \rr|WideOr4~25 (
// Equation(s):
// \rr|WideOr4~25_combout  = ( \rr|bg_str_count [4] & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [3] $ (\rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count [4] & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count [3] & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~25 .extended_lut = "off";
defparam \rr|WideOr4~25 .lut_mask = 64'h0000000020008822;
defparam \rr|WideOr4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y71_N12
cyclonev_lcell_comb \rr|WideOr4~26 (
// Equation(s):
// \rr|WideOr4~26_combout  = ( \rr|WideOr4~53_combout  & ( \rr|WideOr4~25_combout  & ( (!\rr|bg_str_count[5]~DUPLICATE_q ) # ((!\rr|bg_str_count [9] & (\rr|WideOr4~24_combout )) # (\rr|bg_str_count [9] & ((\rr|WideOr4~23_combout )))) ) ) ) # ( 
// !\rr|WideOr4~53_combout  & ( \rr|WideOr4~25_combout  & ( (!\rr|bg_str_count [9] & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # ((\rr|WideOr4~24_combout )))) # (\rr|bg_str_count [9] & (\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|WideOr4~23_combout )))) ) ) ) # ( 
// \rr|WideOr4~53_combout  & ( !\rr|WideOr4~25_combout  & ( (!\rr|bg_str_count [9] & (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr4~24_combout ))) # (\rr|bg_str_count [9] & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # ((\rr|WideOr4~23_combout )))) ) ) ) # ( 
// !\rr|WideOr4~53_combout  & ( !\rr|WideOr4~25_combout  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [9] & (\rr|WideOr4~24_combout )) # (\rr|bg_str_count [9] & ((\rr|WideOr4~23_combout ))))) ) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~24_combout ),
	.datad(!\rr|WideOr4~23_combout ),
	.datae(!\rr|WideOr4~53_combout ),
	.dataf(!\rr|WideOr4~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~26 .extended_lut = "off";
defparam \rr|WideOr4~26 .lut_mask = 64'h021346578A9BCEDF;
defparam \rr|WideOr4~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y71_N9
cyclonev_lcell_comb \rr|WideOr4~28 (
// Equation(s):
// \rr|WideOr4~28_combout  = ( \rr|WideOr4~22_combout  & ( \rr|WideOr4~26_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q ) # ((\rr|WideOr4~27_combout  & \rr|bg_str_count[0]~DUPLICATE_q )) ) ) ) # ( !\rr|WideOr4~22_combout  & ( \rr|WideOr4~26_combout  & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  ) ) ) # ( \rr|WideOr4~22_combout  & ( !\rr|WideOr4~26_combout  & ( (\rr|WideOr4~27_combout  & (\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|WideOr4~27_combout ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|WideOr4~22_combout ),
	.dataf(!\rr|WideOr4~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~28 .extended_lut = "off";
defparam \rr|WideOr4~28 .lut_mask = 64'h00000101CCCCCDCD;
defparam \rr|WideOr4~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N36
cyclonev_lcell_comb \rr|WideOr4~0 (
// Equation(s):
// \rr|WideOr4~0_combout  = ( !\rr|bg_str_count [7] & ( ((!\rr|WideOr4~18_combout  & (\rr|WideOr4~28_combout  & (\rr|bg_str_count [10]))) # (\rr|WideOr4~18_combout  & (((!\rr|bg_str_count [10]) # (\rr|WideOr4~9_combout ))))) ) ) # ( \rr|bg_str_count [7] & ( 
// (!\rr|WideOr4~18_combout  & (((\rr|WideOr4~17_combout  & (\rr|bg_str_count [10]))))) # (\rr|WideOr4~18_combout  & ((((!\rr|bg_str_count [10]))) # (\rr|WideOr4~8_combout ))) ) )

	.dataa(!\rr|WideOr4~8_combout ),
	.datab(!\rr|WideOr4~18_combout ),
	.datac(!\rr|WideOr4~17_combout ),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|WideOr4~9_combout ),
	.datag(!\rr|WideOr4~28_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~0 .extended_lut = "on";
defparam \rr|WideOr4~0 .lut_mask = 64'h330C331D333F331D;
defparam \rr|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N42
cyclonev_lcell_comb \rr|Selector12~0 (
// Equation(s):
// \rr|Selector12~0_combout  = ( !\rr|S.WRITE_REG~DUPLICATE_q  & ( (\rr|S.WRITE_BG~DUPLICATE_q  & \rr|bg_str_count [12]) ) )

	.dataa(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count [12]),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector12~0 .extended_lut = "off";
defparam \rr|Selector12~0 .lut_mask = 64'h0055005500000000;
defparam \rr|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N54
cyclonev_lcell_comb \rr|Selector12~1 (
// Equation(s):
// \rr|Selector12~1_combout  = ( \rr|Selector12~0_combout  & ( ((\rr|hex|WideOr3~0_combout  & \rr|S.WRITE_REG~q )) # (\rr|WideOr4~0_combout ) ) ) # ( !\rr|Selector12~0_combout  & ( (\rr|hex|WideOr3~0_combout  & \rr|S.WRITE_REG~q ) ) )

	.dataa(gnd),
	.datab(!\rr|hex|WideOr3~0_combout ),
	.datac(!\rr|S.WRITE_REG~q ),
	.datad(!\rr|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\rr|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector12~1 .extended_lut = "off";
defparam \rr|Selector12~1 .lut_mask = 64'h0303030303FF03FF;
defparam \rr|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N56
dffeas \rr|ascii_input[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[24] .is_wysiwyg = "true";
defparam \rr|ascii_input[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N0
cyclonev_lcell_comb \rr|Add0~1 (
// Equation(s):
// \rr|Add0~1_sumout  = SUM(( \rr|ascii_write_address [0] ) + ( VCC ) + ( !VCC ))
// \rr|Add0~2  = CARRY(( \rr|ascii_write_address [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~1_sumout ),
	.cout(\rr|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~1 .extended_lut = "off";
defparam \rr|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y71_N12
cyclonev_lcell_comb \rr|Equal0~0 (
// Equation(s):
// \rr|Equal0~0_combout  = ( !\rr|reg_count [0] & ( !\rr|reg_count [3] & ( (!\rr|reg_count[2]~DUPLICATE_q  & !\rr|reg_count[1]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|reg_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|reg_count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|reg_count [0]),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Equal0~0 .extended_lut = "off";
defparam \rr|Equal0~0 .lut_mask = 64'hA0A0000000000000;
defparam \rr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N36
cyclonev_lcell_comb \rr|Equal0~1 (
// Equation(s):
// \rr|Equal0~1_combout  = ( \rr|Selector2~0_combout  & ( \rr|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr|Selector2~0_combout ),
	.dataf(!\rr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Equal0~1 .extended_lut = "off";
defparam \rr|Equal0~1 .lut_mask = 64'h000000000000FFFF;
defparam \rr|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N42
cyclonev_lcell_comb \rr|Selector49~0 (
// Equation(s):
// \rr|Selector49~0_combout  = ( \rr|Add0~1_sumout  & ( \rr|Equal0~1_combout  & ( (!\rr|S.DONE~q  & ((!\rr|S.INIT_REG~q ) # (!\rr|reg_count [4]))) ) ) ) # ( !\rr|Add0~1_sumout  & ( \rr|Equal0~1_combout  & ( (!\rr|S.DONE~q  & ((!\rr|S.INIT_REG~q  & 
// (!\rr|S.START~q )) # (\rr|S.INIT_REG~q  & ((!\rr|reg_count [4]))))) ) ) ) # ( \rr|Add0~1_sumout  & ( !\rr|Equal0~1_combout  & ( (!\rr|S.INIT_REG~q  & !\rr|S.DONE~q ) ) ) ) # ( !\rr|Add0~1_sumout  & ( !\rr|Equal0~1_combout  & ( (!\rr|S.START~q  & 
// (!\rr|S.INIT_REG~q  & !\rr|S.DONE~q )) ) ) )

	.dataa(!\rr|S.START~q ),
	.datab(!\rr|S.INIT_REG~q ),
	.datac(!\rr|S.DONE~q ),
	.datad(!\rr|reg_count [4]),
	.datae(!\rr|Add0~1_sumout ),
	.dataf(!\rr|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector49~0 .extended_lut = "off";
defparam \rr|Selector49~0 .lut_mask = 64'h8080C0C0B080F0C0;
defparam \rr|Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N48
cyclonev_lcell_comb \rr|ascii_write_address[2]~0 (
// Equation(s):
// \rr|ascii_write_address[2]~0_combout  = ( \rr|Equal0~0_combout  & ( (\rr|WideOr13~0_combout  & ((!\rr|S.INIT_REG~q ) # (\rr|Selector2~0_combout ))) ) ) # ( !\rr|Equal0~0_combout  & ( (!\rr|S.INIT_REG~q  & \rr|WideOr13~0_combout ) ) )

	.dataa(gnd),
	.datab(!\rr|S.INIT_REG~q ),
	.datac(!\rr|Selector2~0_combout ),
	.datad(!\rr|WideOr13~0_combout ),
	.datae(gnd),
	.dataf(!\rr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|ascii_write_address[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|ascii_write_address[2]~0 .extended_lut = "off";
defparam \rr|ascii_write_address[2]~0 .lut_mask = 64'h00CC00CC00CF00CF;
defparam \rr|ascii_write_address[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y72_N43
dffeas \rr|ascii_write_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|ascii_write_address[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[0] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y72_N53
dffeas \rr|ascii_write_address[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|ascii_write_address[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[1]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N3
cyclonev_lcell_comb \rr|Add0~5 (
// Equation(s):
// \rr|Add0~5_sumout  = SUM(( \rr|ascii_write_address[1]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~2  ))
// \rr|Add0~6  = CARRY(( \rr|ascii_write_address[1]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~2  ))

	.dataa(!\rr|ascii_write_address[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~5_sumout ),
	.cout(\rr|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~5 .extended_lut = "off";
defparam \rr|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \rr|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N51
cyclonev_lcell_comb \rr|Selector48~0 (
// Equation(s):
// \rr|Selector48~0_combout  = ( \rr|S.START~q  & ( (!\rr|S.DONE~q  & (!\rr|S.INIT_REG~q  & \rr|Add0~5_sumout )) ) ) # ( !\rr|S.START~q  & ( (!\rr|S.DONE~q  & !\rr|S.INIT_REG~q ) ) )

	.dataa(!\rr|S.DONE~q ),
	.datab(!\rr|S.INIT_REG~q ),
	.datac(gnd),
	.datad(!\rr|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\rr|S.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector48~0 .extended_lut = "off";
defparam \rr|Selector48~0 .lut_mask = 64'h8888888800880088;
defparam \rr|Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y72_N52
dffeas \rr|ascii_write_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|ascii_write_address[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[1] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N6
cyclonev_lcell_comb \rr|Add0~9 (
// Equation(s):
// \rr|Add0~9_sumout  = SUM(( \rr|ascii_write_address [2] ) + ( GND ) + ( \rr|Add0~6  ))
// \rr|Add0~10  = CARRY(( \rr|ascii_write_address [2] ) + ( GND ) + ( \rr|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~9_sumout ),
	.cout(\rr|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~9 .extended_lut = "off";
defparam \rr|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N54
cyclonev_lcell_comb \rr|Selector47~0 (
// Equation(s):
// \rr|Selector47~0_combout  = ( \rr|Add0~9_sumout  & ( !\rr|S.DONE~q  ) ) # ( !\rr|Add0~9_sumout  & ( (!\rr|S.DONE~q  & ((!\rr|S.START~q ) # (\rr|S.INIT_REG~q ))) ) )

	.dataa(!\rr|S.DONE~q ),
	.datab(!\rr|S.INIT_REG~q ),
	.datac(!\rr|S.START~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector47~0 .extended_lut = "off";
defparam \rr|Selector47~0 .lut_mask = 64'hA2A2A2A2AAAAAAAA;
defparam \rr|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y72_N56
dffeas \rr|ascii_write_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|ascii_write_address[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[2] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N9
cyclonev_lcell_comb \rr|Add0~13 (
// Equation(s):
// \rr|Add0~13_sumout  = SUM(( \rr|ascii_write_address [3] ) + ( GND ) + ( \rr|Add0~10  ))
// \rr|Add0~14  = CARRY(( \rr|ascii_write_address [3] ) + ( GND ) + ( \rr|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~13_sumout ),
	.cout(\rr|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~13 .extended_lut = "off";
defparam \rr|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N0
cyclonev_lcell_comb \rr|Add2~1 (
// Equation(s):
// \rr|Add2~1_sumout  = SUM(( \rr|ascii_write_address [3] ) + ( VCC ) + ( !VCC ))
// \rr|Add2~2  = CARRY(( \rr|ascii_write_address [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~1_sumout ),
	.cout(\rr|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~1 .extended_lut = "off";
defparam \rr|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N54
cyclonev_lcell_comb \rr|Selector46~0 (
// Equation(s):
// \rr|Selector46~0_combout  = ( \rr|Add0~13_sumout  & ( \rr|Add2~1_sumout  & ( (!\rr|S.INIT_REG~q ) # ((!\rr|Equal0~1_combout ) # (!\rr|reg_count [4])) ) ) ) # ( !\rr|Add0~13_sumout  & ( \rr|Add2~1_sumout  & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # 
// (\rr|S.INIT_REG~q  & (((!\rr|Equal0~1_combout ) # (!\rr|reg_count [4])))) ) ) ) # ( \rr|Add0~13_sumout  & ( !\rr|Add2~1_sumout  & ( (!\rr|S.INIT_REG~q ) # ((\rr|Equal0~1_combout  & !\rr|reg_count [4])) ) ) ) # ( !\rr|Add0~13_sumout  & ( !\rr|Add2~1_sumout 
//  & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # (\rr|S.INIT_REG~q  & (((\rr|Equal0~1_combout  & !\rr|reg_count [4])))) ) ) )

	.dataa(!\rr|S.START~q ),
	.datab(!\rr|S.INIT_REG~q ),
	.datac(!\rr|Equal0~1_combout ),
	.datad(!\rr|reg_count [4]),
	.datae(!\rr|Add0~13_sumout ),
	.dataf(!\rr|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector46~0 .extended_lut = "off";
defparam \rr|Selector46~0 .lut_mask = 64'h8B88CFCCBBB8FFFC;
defparam \rr|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N56
dffeas \rr|ascii_write_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[3] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y72_N38
dffeas \rr|ascii_write_address[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[4]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N3
cyclonev_lcell_comb \rr|Add2~5 (
// Equation(s):
// \rr|Add2~5_sumout  = SUM(( \rr|ascii_write_address[4]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add2~2  ))
// \rr|Add2~6  = CARRY(( \rr|ascii_write_address[4]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~5_sumout ),
	.cout(\rr|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~5 .extended_lut = "off";
defparam \rr|Add2~5 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N12
cyclonev_lcell_comb \rr|Add0~17 (
// Equation(s):
// \rr|Add0~17_sumout  = SUM(( \rr|ascii_write_address[4]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~14  ))
// \rr|Add0~18  = CARRY(( \rr|ascii_write_address[4]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~17_sumout ),
	.cout(\rr|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~17 .extended_lut = "off";
defparam \rr|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N36
cyclonev_lcell_comb \rr|Selector45~0 (
// Equation(s):
// \rr|Selector45~0_combout  = ( \rr|Add2~5_sumout  & ( \rr|Add0~17_sumout  & ( (!\rr|Selector2~0_combout ) # ((!\rr|Equal0~0_combout ) # (!\rr|S.INIT_REG~q )) ) ) ) # ( !\rr|Add2~5_sumout  & ( \rr|Add0~17_sumout  & ( !\rr|S.INIT_REG~q  ) ) ) # ( 
// \rr|Add2~5_sumout  & ( !\rr|Add0~17_sumout  & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # (\rr|S.INIT_REG~q  & (((!\rr|Selector2~0_combout ) # (!\rr|Equal0~0_combout )))) ) ) ) # ( !\rr|Add2~5_sumout  & ( !\rr|Add0~17_sumout  & ( (!\rr|S.START~q  & 
// !\rr|S.INIT_REG~q ) ) ) )

	.dataa(!\rr|S.START~q ),
	.datab(!\rr|Selector2~0_combout ),
	.datac(!\rr|Equal0~0_combout ),
	.datad(!\rr|S.INIT_REG~q ),
	.datae(!\rr|Add2~5_sumout ),
	.dataf(!\rr|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector45~0 .extended_lut = "off";
defparam \rr|Selector45~0 .lut_mask = 64'hAA00AAFCFF00FFFC;
defparam \rr|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N37
dffeas \rr|ascii_write_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[4] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y72_N59
dffeas \rr|ascii_write_address[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[5]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N15
cyclonev_lcell_comb \rr|Add0~21 (
// Equation(s):
// \rr|Add0~21_sumout  = SUM(( \rr|ascii_write_address[5]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~18  ))
// \rr|Add0~22  = CARRY(( \rr|ascii_write_address[5]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~21_sumout ),
	.cout(\rr|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~21 .extended_lut = "off";
defparam \rr|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N6
cyclonev_lcell_comb \rr|Add2~9 (
// Equation(s):
// \rr|Add2~9_sumout  = SUM(( \rr|ascii_write_address[5]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add2~6  ))
// \rr|Add2~10  = CARRY(( \rr|ascii_write_address[5]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~9_sumout ),
	.cout(\rr|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~9 .extended_lut = "off";
defparam \rr|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N57
cyclonev_lcell_comb \rr|Selector44~0 (
// Equation(s):
// \rr|Selector44~0_combout  = ( \rr|Add0~21_sumout  & ( \rr|Add2~9_sumout  & ( (!\rr|S.INIT_REG~q ) # ((!\rr|reg_count [4]) # (!\rr|Equal0~1_combout )) ) ) ) # ( !\rr|Add0~21_sumout  & ( \rr|Add2~9_sumout  & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # 
// (\rr|S.INIT_REG~q  & (((!\rr|reg_count [4]) # (!\rr|Equal0~1_combout )))) ) ) ) # ( \rr|Add0~21_sumout  & ( !\rr|Add2~9_sumout  & ( (!\rr|S.INIT_REG~q ) # ((!\rr|reg_count [4] & \rr|Equal0~1_combout )) ) ) ) # ( !\rr|Add0~21_sumout  & ( !\rr|Add2~9_sumout 
//  & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # (\rr|S.INIT_REG~q  & (((!\rr|reg_count [4] & \rr|Equal0~1_combout )))) ) ) )

	.dataa(!\rr|S.START~q ),
	.datab(!\rr|S.INIT_REG~q ),
	.datac(!\rr|reg_count [4]),
	.datad(!\rr|Equal0~1_combout ),
	.datae(!\rr|Add0~21_sumout ),
	.dataf(!\rr|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector44~0 .extended_lut = "off";
defparam \rr|Selector44~0 .lut_mask = 64'h88B8CCFCBBB8FFFC;
defparam \rr|Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N58
dffeas \rr|ascii_write_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[5] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y72_N32
dffeas \rr|ascii_write_address[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[6]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N18
cyclonev_lcell_comb \rr|Add0~25 (
// Equation(s):
// \rr|Add0~25_sumout  = SUM(( \rr|ascii_write_address[6]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~22  ))
// \rr|Add0~26  = CARRY(( \rr|ascii_write_address[6]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~25_sumout ),
	.cout(\rr|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~25 .extended_lut = "off";
defparam \rr|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N9
cyclonev_lcell_comb \rr|Add2~13 (
// Equation(s):
// \rr|Add2~13_sumout  = SUM(( \rr|ascii_write_address[6]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add2~10  ))
// \rr|Add2~14  = CARRY(( \rr|ascii_write_address[6]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~13_sumout ),
	.cout(\rr|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~13 .extended_lut = "off";
defparam \rr|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N30
cyclonev_lcell_comb \rr|Selector43~0 (
// Equation(s):
// \rr|Selector43~0_combout  = ( \rr|reg_count [4] & ( \rr|Equal0~1_combout  & ( ((!\rr|S.START~q ) # (\rr|S.INIT_REG~q )) # (\rr|Add0~25_sumout ) ) ) ) # ( !\rr|reg_count [4] & ( \rr|Equal0~1_combout  & ( (!\rr|S.INIT_REG~q  & ((!\rr|S.START~q ) # 
// (\rr|Add0~25_sumout ))) ) ) ) # ( \rr|reg_count [4] & ( !\rr|Equal0~1_combout  & ( (!\rr|S.INIT_REG~q  & (((!\rr|S.START~q )) # (\rr|Add0~25_sumout ))) # (\rr|S.INIT_REG~q  & (((\rr|Add2~13_sumout )))) ) ) ) # ( !\rr|reg_count [4] & ( 
// !\rr|Equal0~1_combout  & ( (!\rr|S.INIT_REG~q  & (((!\rr|S.START~q )) # (\rr|Add0~25_sumout ))) # (\rr|S.INIT_REG~q  & (((\rr|Add2~13_sumout )))) ) ) )

	.dataa(!\rr|Add0~25_sumout ),
	.datab(!\rr|Add2~13_sumout ),
	.datac(!\rr|S.START~q ),
	.datad(!\rr|S.INIT_REG~q ),
	.datae(!\rr|reg_count [4]),
	.dataf(!\rr|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector43~0 .extended_lut = "off";
defparam \rr|Selector43~0 .lut_mask = 64'hF533F533F500F5FF;
defparam \rr|Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N31
dffeas \rr|ascii_write_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[6] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N12
cyclonev_lcell_comb \rr|Add2~17 (
// Equation(s):
// \rr|Add2~17_sumout  = SUM(( \rr|ascii_write_address [7] ) + ( VCC ) + ( \rr|Add2~14  ))
// \rr|Add2~18  = CARRY(( \rr|ascii_write_address [7] ) + ( VCC ) + ( \rr|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~17_sumout ),
	.cout(\rr|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~17 .extended_lut = "off";
defparam \rr|Add2~17 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N21
cyclonev_lcell_comb \rr|Add0~29 (
// Equation(s):
// \rr|Add0~29_sumout  = SUM(( \rr|ascii_write_address [7] ) + ( GND ) + ( \rr|Add0~26  ))
// \rr|Add0~30  = CARRY(( \rr|ascii_write_address [7] ) + ( GND ) + ( \rr|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~29_sumout ),
	.cout(\rr|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~29 .extended_lut = "off";
defparam \rr|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N39
cyclonev_lcell_comb \rr|Selector42~0 (
// Equation(s):
// \rr|Selector42~0_combout  = ( \rr|Add2~17_sumout  & ( \rr|Add0~29_sumout  & ( (!\rr|Selector2~0_combout ) # ((!\rr|S.INIT_REG~q ) # (!\rr|Equal0~0_combout )) ) ) ) # ( !\rr|Add2~17_sumout  & ( \rr|Add0~29_sumout  & ( !\rr|S.INIT_REG~q  ) ) ) # ( 
// \rr|Add2~17_sumout  & ( !\rr|Add0~29_sumout  & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # (\rr|S.INIT_REG~q  & (((!\rr|Selector2~0_combout ) # (!\rr|Equal0~0_combout )))) ) ) ) # ( !\rr|Add2~17_sumout  & ( !\rr|Add0~29_sumout  & ( (!\rr|S.START~q  & 
// !\rr|S.INIT_REG~q ) ) ) )

	.dataa(!\rr|S.START~q ),
	.datab(!\rr|Selector2~0_combout ),
	.datac(!\rr|S.INIT_REG~q ),
	.datad(!\rr|Equal0~0_combout ),
	.datae(!\rr|Add2~17_sumout ),
	.dataf(!\rr|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector42~0 .extended_lut = "off";
defparam \rr|Selector42~0 .lut_mask = 64'hA0A0AFACF0F0FFFC;
defparam \rr|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N40
dffeas \rr|ascii_write_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[7] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N15
cyclonev_lcell_comb \rr|Add2~21 (
// Equation(s):
// \rr|Add2~21_sumout  = SUM(( \rr|ascii_write_address [8] ) + ( GND ) + ( \rr|Add2~18  ))
// \rr|Add2~22  = CARRY(( \rr|ascii_write_address [8] ) + ( GND ) + ( \rr|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~21_sumout ),
	.cout(\rr|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~21 .extended_lut = "off";
defparam \rr|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N50
dffeas \rr|ascii_write_address[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[8]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N24
cyclonev_lcell_comb \rr|Add0~33 (
// Equation(s):
// \rr|Add0~33_sumout  = SUM(( \rr|ascii_write_address[8]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~30  ))
// \rr|Add0~34  = CARRY(( \rr|ascii_write_address[8]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~33_sumout ),
	.cout(\rr|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~33 .extended_lut = "off";
defparam \rr|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N48
cyclonev_lcell_comb \rr|Selector41~0 (
// Equation(s):
// \rr|Selector41~0_combout  = ( \rr|Add2~21_sumout  & ( \rr|Add0~33_sumout  & ( (!\rr|Selector2~0_combout ) # ((!\rr|Equal0~0_combout ) # (!\rr|S.INIT_REG~q )) ) ) ) # ( !\rr|Add2~21_sumout  & ( \rr|Add0~33_sumout  & ( !\rr|S.INIT_REG~q  ) ) ) # ( 
// \rr|Add2~21_sumout  & ( !\rr|Add0~33_sumout  & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # (\rr|S.INIT_REG~q  & (((!\rr|Selector2~0_combout ) # (!\rr|Equal0~0_combout )))) ) ) ) # ( !\rr|Add2~21_sumout  & ( !\rr|Add0~33_sumout  & ( (!\rr|S.START~q  & 
// !\rr|S.INIT_REG~q ) ) ) )

	.dataa(!\rr|S.START~q ),
	.datab(!\rr|Selector2~0_combout ),
	.datac(!\rr|Equal0~0_combout ),
	.datad(!\rr|S.INIT_REG~q ),
	.datae(!\rr|Add2~21_sumout ),
	.dataf(!\rr|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector41~0 .extended_lut = "off";
defparam \rr|Selector41~0 .lut_mask = 64'hAA00AAFCFF00FFFC;
defparam \rr|Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N49
dffeas \rr|ascii_write_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[8] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N18
cyclonev_lcell_comb \rr|Add2~25 (
// Equation(s):
// \rr|Add2~25_sumout  = SUM(( \rr|ascii_write_address [9] ) + ( GND ) + ( \rr|Add2~22  ))
// \rr|Add2~26  = CARRY(( \rr|ascii_write_address [9] ) + ( GND ) + ( \rr|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~25_sumout ),
	.cout(\rr|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~25 .extended_lut = "off";
defparam \rr|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N27
cyclonev_lcell_comb \rr|Add0~37 (
// Equation(s):
// \rr|Add0~37_sumout  = SUM(( \rr|ascii_write_address [9] ) + ( GND ) + ( \rr|Add0~34  ))
// \rr|Add0~38  = CARRY(( \rr|ascii_write_address [9] ) + ( GND ) + ( \rr|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~37_sumout ),
	.cout(\rr|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~37 .extended_lut = "off";
defparam \rr|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N51
cyclonev_lcell_comb \rr|Selector40~0 (
// Equation(s):
// \rr|Selector40~0_combout  = ( \rr|Add2~25_sumout  & ( \rr|Add0~37_sumout  & ( (!\rr|Selector2~0_combout ) # ((!\rr|S.INIT_REG~q ) # (!\rr|Equal0~0_combout )) ) ) ) # ( !\rr|Add2~25_sumout  & ( \rr|Add0~37_sumout  & ( !\rr|S.INIT_REG~q  ) ) ) # ( 
// \rr|Add2~25_sumout  & ( !\rr|Add0~37_sumout  & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # (\rr|S.INIT_REG~q  & (((!\rr|Selector2~0_combout ) # (!\rr|Equal0~0_combout )))) ) ) ) # ( !\rr|Add2~25_sumout  & ( !\rr|Add0~37_sumout  & ( (!\rr|S.START~q  & 
// !\rr|S.INIT_REG~q ) ) ) )

	.dataa(!\rr|S.START~q ),
	.datab(!\rr|Selector2~0_combout ),
	.datac(!\rr|S.INIT_REG~q ),
	.datad(!\rr|Equal0~0_combout ),
	.datae(!\rr|Add2~25_sumout ),
	.dataf(!\rr|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector40~0 .extended_lut = "off";
defparam \rr|Selector40~0 .lut_mask = 64'hA0A0AFACF0F0FFFC;
defparam \rr|Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N53
dffeas \rr|ascii_write_address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[9] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y72_N47
dffeas \rr|ascii_write_address[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[10]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N21
cyclonev_lcell_comb \rr|Add2~29 (
// Equation(s):
// \rr|Add2~29_sumout  = SUM(( \rr|ascii_write_address[10]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add2~26  ))
// \rr|Add2~30  = CARRY(( \rr|ascii_write_address[10]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~29_sumout ),
	.cout(\rr|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~29 .extended_lut = "off";
defparam \rr|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N30
cyclonev_lcell_comb \rr|Add0~41 (
// Equation(s):
// \rr|Add0~41_sumout  = SUM(( \rr|ascii_write_address[10]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~38  ))
// \rr|Add0~42  = CARRY(( \rr|ascii_write_address[10]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~41_sumout ),
	.cout(\rr|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~41 .extended_lut = "off";
defparam \rr|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N45
cyclonev_lcell_comb \rr|Selector39~0 (
// Equation(s):
// \rr|Selector39~0_combout  = ( \rr|Add0~41_sumout  & ( (!\rr|S.INIT_REG~q ) # ((\rr|Add2~29_sumout ) # (\rr|Equal0~1_combout )) ) ) # ( !\rr|Add0~41_sumout  & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # (\rr|S.INIT_REG~q  & (((\rr|Add2~29_sumout ) # 
// (\rr|Equal0~1_combout )))) ) )

	.dataa(!\rr|S.START~q ),
	.datab(!\rr|S.INIT_REG~q ),
	.datac(!\rr|Equal0~1_combout ),
	.datad(!\rr|Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\rr|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector39~0 .extended_lut = "off";
defparam \rr|Selector39~0 .lut_mask = 64'h8BBB8BBBCFFFCFFF;
defparam \rr|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N46
dffeas \rr|ascii_write_address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[10] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N24
cyclonev_lcell_comb \rr|Add2~33 (
// Equation(s):
// \rr|Add2~33_sumout  = SUM(( \rr|ascii_write_address [11] ) + ( GND ) + ( \rr|Add2~30  ))
// \rr|Add2~34  = CARRY(( \rr|ascii_write_address [11] ) + ( GND ) + ( \rr|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~33_sumout ),
	.cout(\rr|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~33 .extended_lut = "off";
defparam \rr|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N33
cyclonev_lcell_comb \rr|Add0~45 (
// Equation(s):
// \rr|Add0~45_sumout  = SUM(( \rr|ascii_write_address [11] ) + ( GND ) + ( \rr|Add0~42  ))
// \rr|Add0~46  = CARRY(( \rr|ascii_write_address [11] ) + ( GND ) + ( \rr|Add0~42  ))

	.dataa(!\rr|ascii_write_address [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~45_sumout ),
	.cout(\rr|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~45 .extended_lut = "off";
defparam \rr|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \rr|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N48
cyclonev_lcell_comb \rr|Selector38~0 (
// Equation(s):
// \rr|Selector38~0_combout  = ( \rr|Add2~33_sumout  & ( \rr|Add0~45_sumout  & ( (!\rr|Equal0~1_combout ) # (!\rr|S.INIT_REG~q ) ) ) ) # ( !\rr|Add2~33_sumout  & ( \rr|Add0~45_sumout  & ( !\rr|S.INIT_REG~q  ) ) ) # ( \rr|Add2~33_sumout  & ( 
// !\rr|Add0~45_sumout  & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # (\rr|S.INIT_REG~q  & ((!\rr|Equal0~1_combout ))) ) ) ) # ( !\rr|Add2~33_sumout  & ( !\rr|Add0~45_sumout  & ( (!\rr|S.START~q  & !\rr|S.INIT_REG~q ) ) ) )

	.dataa(gnd),
	.datab(!\rr|S.START~q ),
	.datac(!\rr|Equal0~1_combout ),
	.datad(!\rr|S.INIT_REG~q ),
	.datae(!\rr|Add2~33_sumout ),
	.dataf(!\rr|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector38~0 .extended_lut = "off";
defparam \rr|Selector38~0 .lut_mask = 64'hCC00CCF0FF00FFF0;
defparam \rr|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y70_N49
dffeas \rr|ascii_write_address[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[11] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N27
cyclonev_lcell_comb \rr|Add2~37 (
// Equation(s):
// \rr|Add2~37_sumout  = SUM(( \rr|ascii_write_address [12] ) + ( GND ) + ( \rr|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~37 .extended_lut = "off";
defparam \rr|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N36
cyclonev_lcell_comb \rr|Add0~49 (
// Equation(s):
// \rr|Add0~49_sumout  = SUM(( \rr|ascii_write_address [12] ) + ( GND ) + ( \rr|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~49 .extended_lut = "off";
defparam \rr|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N42
cyclonev_lcell_comb \rr|Selector37~0 (
// Equation(s):
// \rr|Selector37~0_combout  = ( \rr|Add0~49_sumout  & ( (!\rr|S.INIT_REG~q ) # ((!\rr|Equal0~1_combout  & \rr|Add2~37_sumout )) ) ) # ( !\rr|Add0~49_sumout  & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # (\rr|S.INIT_REG~q  & (((!\rr|Equal0~1_combout  & 
// \rr|Add2~37_sumout )))) ) )

	.dataa(!\rr|S.START~q ),
	.datab(!\rr|S.INIT_REG~q ),
	.datac(!\rr|Equal0~1_combout ),
	.datad(!\rr|Add2~37_sumout ),
	.datae(gnd),
	.dataf(!\rr|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector37~0 .extended_lut = "off";
defparam \rr|Selector37~0 .lut_mask = 64'h88B888B8CCFCCCFC;
defparam \rr|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N43
dffeas \rr|ascii_write_address[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[12] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [24]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N39
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[24]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[24]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[24]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[0]~0 (
// Equation(s):
// \controller|controller|buffer|data_in_2[0]~0_combout  = ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( \KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[0]~0 .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|buffer|data_in_2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N41
dffeas \controller|controller|buffer|data_in_2[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[24] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y70_N22
dffeas \controller|controller|driver|hcount[3] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~33_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[3] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N39
cyclonev_lcell_comb \controller|controller|driver|x[3]~2 (
// Equation(s):
// \controller|controller|driver|x[3]~2_combout  = ( \controller|controller|driver|hcount [3] & ( !\controller|controller|driver|hblank~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hblank~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[3]~2 .extended_lut = "off";
defparam \controller|controller|driver|x[3]~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \controller|controller|driver|x[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N57
cyclonev_lcell_comb \controller|controller|buffer|address_2[0]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[0]~feeder_combout  = \controller|controller|driver|x[3]~2_combout 

	.dataa(!\controller|controller|driver|x[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \controller|controller|buffer|address_2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N9
cyclonev_lcell_comb \controller|controller|buffer|read_data[0]~0 (
// Equation(s):
// \controller|controller|buffer|read_data[0]~0_combout  = ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( \KEY[3]~input_o  ) ) # ( !\controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( (\controller|controller|buffer|S.B2_DISP_B1_WRITE~q  & 
// \KEY[3]~input_o ) ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[0]~0 .extended_lut = "off";
defparam \controller|controller|buffer|read_data[0]~0 .lut_mask = 64'h030303030F0F0F0F;
defparam \controller|controller|buffer|read_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N59
dffeas \controller|controller|buffer|address_2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[0]~feeder_combout ),
	.asdata(\controller|address_count[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N57
cyclonev_lcell_comb \controller|controller|driver|x[4]~3 (
// Equation(s):
// \controller|controller|driver|x[4]~3_combout  = ( \controller|controller|driver|hcount [4] & ( !\controller|controller|driver|hblank~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hblank~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[4]~3 .extended_lut = "off";
defparam \controller|controller|driver|x[4]~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \controller|controller|driver|x[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N48
cyclonev_lcell_comb \controller|controller|buffer|address_2[1]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[1]~feeder_combout  = \controller|controller|driver|x[4]~3_combout 

	.dataa(gnd),
	.datab(!\controller|controller|driver|x[4]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y67_N50
dffeas \controller|controller|buffer|address_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[1]~feeder_combout ),
	.asdata(\controller|address_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N24
cyclonev_lcell_comb \controller|controller|driver|x[5]~4 (
// Equation(s):
// \controller|controller|driver|x[5]~4_combout  = ( !\controller|controller|driver|hblank~DUPLICATE_q  & ( \controller|controller|driver|hcount [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [5]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hblank~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[5]~4 .extended_lut = "off";
defparam \controller|controller|driver|x[5]~4 .lut_mask = 64'h00FF00FF00000000;
defparam \controller|controller|driver|x[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N51
cyclonev_lcell_comb \controller|controller|buffer|address_2[2]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[2]~feeder_combout  = \controller|controller|driver|x[5]~4_combout 

	.dataa(gnd),
	.datab(!\controller|controller|driver|x[5]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N53
dffeas \controller|controller|buffer|address_2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[2]~feeder_combout ),
	.asdata(\controller|address_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N18
cyclonev_lcell_comb \controller|controller|driver|x[6]~5 (
// Equation(s):
// \controller|controller|driver|x[6]~5_combout  = ( \controller|controller|driver|hcount[6]~DUPLICATE_q  & ( !\controller|controller|driver|hblank~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hblank~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[6]~5 .extended_lut = "off";
defparam \controller|controller|driver|x[6]~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \controller|controller|driver|x[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N27
cyclonev_lcell_comb \controller|controller|buffer|address_2[3]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[3]~feeder_combout  = \controller|controller|driver|x[6]~5_combout 

	.dataa(gnd),
	.datab(!\controller|controller|driver|x[6]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N29
dffeas \controller|controller|buffer|address_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[3]~feeder_combout ),
	.asdata(\controller|address_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y70_N16
dffeas \controller|controller|driver|hcount[7] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~29_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[7] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N30
cyclonev_lcell_comb \controller|controller|Add0~1 (
// Equation(s):
// \controller|controller|Add0~1_sumout  = SUM(( (!\controller|controller|driver|hblank~DUPLICATE_q  & \controller|controller|driver|hcount [7]) ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[3]~DUPLICATE_q ) ) + ( 
// !VCC ))
// \controller|controller|Add0~2  = CARRY(( (!\controller|controller|driver|hblank~DUPLICATE_q  & \controller|controller|driver|hcount [7]) ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[3]~DUPLICATE_q ) ) + ( !VCC ))

	.dataa(!\controller|controller|driver|hblank~DUPLICATE_q ),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|vcount[3]~DUPLICATE_q ),
	.datad(!\controller|controller|driver|hcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~1_sumout ),
	.cout(\controller|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~1 .extended_lut = "off";
defparam \controller|controller|Add0~1 .lut_mask = 64'h0000F3F3000000AA;
defparam \controller|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N32
dffeas \controller|controller|buffer|address_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~1_sumout ),
	.asdata(\controller|address_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N33
cyclonev_lcell_comb \controller|controller|Add0~5 (
// Equation(s):
// \controller|controller|Add0~5_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[4]~DUPLICATE_q ) ) + ( (!\controller|controller|driver|hblank~DUPLICATE_q  & \controller|controller|driver|hcount [8]) ) + ( 
// \controller|controller|Add0~2  ))
// \controller|controller|Add0~6  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[4]~DUPLICATE_q ) ) + ( (!\controller|controller|driver|hblank~DUPLICATE_q  & \controller|controller|driver|hcount [8]) ) + ( 
// \controller|controller|Add0~2  ))

	.dataa(!\controller|controller|driver|hblank~DUPLICATE_q ),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|hcount [8]),
	.datad(!\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~5_sumout ),
	.cout(\controller|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~5 .extended_lut = "off";
defparam \controller|controller|Add0~5 .lut_mask = 64'h0000F5F5000000CC;
defparam \controller|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N35
dffeas \controller|controller|buffer|address_2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~5_sumout ),
	.asdata(\controller|address_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N0
cyclonev_lcell_comb \controller|controller|Add1~1 (
// Equation(s):
// \controller|controller|Add1~1_sumout  = SUM(( (!\controller|controller|driver|hblank~DUPLICATE_q  & \controller|controller|driver|hcount[9]~DUPLICATE_q ) ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[5]~DUPLICATE_q 
// ) ) + ( !VCC ))
// \controller|controller|Add1~2  = CARRY(( (!\controller|controller|driver|hblank~DUPLICATE_q  & \controller|controller|driver|hcount[9]~DUPLICATE_q ) ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[5]~DUPLICATE_q ) ) 
// + ( !VCC ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|hblank~DUPLICATE_q ),
	.datad(!\controller|controller|driver|hcount[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~1_sumout ),
	.cout(\controller|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~1 .extended_lut = "off";
defparam \controller|controller|Add1~1 .lut_mask = 64'h0000FF33000000F0;
defparam \controller|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N36
cyclonev_lcell_comb \controller|controller|Add0~9 (
// Equation(s):
// \controller|controller|Add0~9_sumout  = SUM(( \controller|controller|Add1~1_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[3]~DUPLICATE_q ) ) + ( \controller|controller|Add0~6  ))
// \controller|controller|Add0~10  = CARRY(( \controller|controller|Add1~1_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[3]~DUPLICATE_q ) ) + ( \controller|controller|Add0~6  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|vcount[3]~DUPLICATE_q ),
	.datad(!\controller|controller|Add1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~9_sumout ),
	.cout(\controller|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~9 .extended_lut = "off";
defparam \controller|controller|Add0~9 .lut_mask = 64'h0000F3F3000000FF;
defparam \controller|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N38
dffeas \controller|controller|buffer|address_2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~9_sumout ),
	.asdata(\controller|address_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N3
cyclonev_lcell_comb \controller|controller|Add1~5 (
// Equation(s):
// \controller|controller|Add1~5_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[6]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~2  ))
// \controller|controller|Add1~6  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[6]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~2  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~5_sumout ),
	.cout(\controller|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~5 .extended_lut = "off";
defparam \controller|controller|Add1~5 .lut_mask = 64'h0000FFFF000000AA;
defparam \controller|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N39
cyclonev_lcell_comb \controller|controller|Add0~13 (
// Equation(s):
// \controller|controller|Add0~13_sumout  = SUM(( (\controller|controller|driver|vcount[4]~DUPLICATE_q  & !\controller|controller|driver|vblank~q ) ) + ( \controller|controller|Add1~5_sumout  ) + ( \controller|controller|Add0~10  ))
// \controller|controller|Add0~14  = CARRY(( (\controller|controller|driver|vcount[4]~DUPLICATE_q  & !\controller|controller|driver|vblank~q ) ) + ( \controller|controller|Add1~5_sumout  ) + ( \controller|controller|Add0~10  ))

	.dataa(!\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~13_sumout ),
	.cout(\controller|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~13 .extended_lut = "off";
defparam \controller|controller|Add0~13 .lut_mask = 64'h0000F0F000004444;
defparam \controller|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N41
dffeas \controller|controller|buffer|address_2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~13_sumout ),
	.asdata(\controller|address_count[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N6
cyclonev_lcell_comb \controller|controller|Add1~9 (
// Equation(s):
// \controller|controller|Add1~9_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [7]) ) + ( GND ) + ( \controller|controller|Add1~6  ))
// \controller|controller|Add1~10  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [7]) ) + ( GND ) + ( \controller|controller|Add1~6  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~9_sumout ),
	.cout(\controller|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~9 .extended_lut = "off";
defparam \controller|controller|Add1~9 .lut_mask = 64'h0000FFFF000000AA;
defparam \controller|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N42
cyclonev_lcell_comb \controller|controller|Add0~17 (
// Equation(s):
// \controller|controller|Add0~17_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[5]~DUPLICATE_q ) ) + ( \controller|controller|Add1~9_sumout  ) + ( \controller|controller|Add0~14  ))
// \controller|controller|Add0~18  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[5]~DUPLICATE_q ) ) + ( \controller|controller|Add1~9_sumout  ) + ( \controller|controller|Add0~14  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|Add1~9_sumout ),
	.datad(!\controller|controller|driver|vcount[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~17_sumout ),
	.cout(\controller|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~17 .extended_lut = "off";
defparam \controller|controller|Add0~17 .lut_mask = 64'h0000F0F0000000CC;
defparam \controller|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N44
dffeas \controller|controller|buffer|address_2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~17_sumout ),
	.asdata(\controller|address_count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N9
cyclonev_lcell_comb \controller|controller|Add1~13 (
// Equation(s):
// \controller|controller|Add1~13_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[8]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~10  ))
// \controller|controller|Add1~14  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[8]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~10  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~13_sumout ),
	.cout(\controller|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~13 .extended_lut = "off";
defparam \controller|controller|Add1~13 .lut_mask = 64'h0000FFFF000000AA;
defparam \controller|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N45
cyclonev_lcell_comb \controller|controller|Add0~21 (
// Equation(s):
// \controller|controller|Add0~21_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[6]~DUPLICATE_q ) ) + ( \controller|controller|Add1~13_sumout  ) + ( \controller|controller|Add0~18  ))
// \controller|controller|Add0~22  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[6]~DUPLICATE_q ) ) + ( \controller|controller|Add1~13_sumout  ) + ( \controller|controller|Add0~18  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|Add1~13_sumout ),
	.datad(!\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~21_sumout ),
	.cout(\controller|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~21 .extended_lut = "off";
defparam \controller|controller|Add0~21 .lut_mask = 64'h0000F0F0000000CC;
defparam \controller|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N47
dffeas \controller|controller|buffer|address_2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~21_sumout ),
	.asdata(\controller|address_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N12
cyclonev_lcell_comb \controller|controller|Add1~17 (
// Equation(s):
// \controller|controller|Add1~17_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [9]) ) + ( GND ) + ( \controller|controller|Add1~14  ))
// \controller|controller|Add1~18  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [9]) ) + ( GND ) + ( \controller|controller|Add1~14  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~17_sumout ),
	.cout(\controller|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~17 .extended_lut = "off";
defparam \controller|controller|Add1~17 .lut_mask = 64'h0000FFFF00000A0A;
defparam \controller|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N48
cyclonev_lcell_comb \controller|controller|Add0~25 (
// Equation(s):
// \controller|controller|Add0~25_sumout  = SUM(( \controller|controller|Add1~17_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [7]) ) + ( \controller|controller|Add0~22  ))
// \controller|controller|Add0~26  = CARRY(( \controller|controller|Add1~17_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [7]) ) + ( \controller|controller|Add0~22  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|vcount [7]),
	.datad(!\controller|controller|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~25_sumout ),
	.cout(\controller|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~25 .extended_lut = "off";
defparam \controller|controller|Add0~25 .lut_mask = 64'h0000F3F3000000FF;
defparam \controller|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N50
dffeas \controller|controller|buffer|address_2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~25_sumout ),
	.asdata(\controller|address_count [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N15
cyclonev_lcell_comb \controller|controller|Add1~21 (
// Equation(s):
// \controller|controller|Add1~21_sumout  = SUM(( GND ) + ( GND ) + ( \controller|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~21 .extended_lut = "off";
defparam \controller|controller|Add1~21 .lut_mask = 64'h0000FFFF00000000;
defparam \controller|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N51
cyclonev_lcell_comb \controller|controller|Add0~29 (
// Equation(s):
// \controller|controller|Add0~29_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[8]~DUPLICATE_q ) ) + ( \controller|controller|Add1~21_sumout  ) + ( \controller|controller|Add0~26  ))
// \controller|controller|Add0~30  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[8]~DUPLICATE_q ) ) + ( \controller|controller|Add1~21_sumout  ) + ( \controller|controller|Add0~26  ))

	.dataa(!\controller|controller|Add1~21_sumout ),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|vcount[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~29_sumout ),
	.cout(\controller|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~29 .extended_lut = "off";
defparam \controller|controller|Add0~29 .lut_mask = 64'h0000AAAA00000C0C;
defparam \controller|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N53
dffeas \controller|controller|buffer|address_2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~29_sumout ),
	.asdata(\controller|address_count [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N54
cyclonev_lcell_comb \controller|controller|Add0~33 (
// Equation(s):
// \controller|controller|Add0~33_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [9]) ) + ( GND ) + ( \controller|controller|Add0~30  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~33 .extended_lut = "off";
defparam \controller|controller|Add0~33 .lut_mask = 64'h0000FFFF000000CC;
defparam \controller|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N56
dffeas \controller|controller|buffer|address_2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~33_sumout ),
	.asdata(\controller|address_count [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [24]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[24]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[24]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[24]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N27
cyclonev_lcell_comb \controller|controller|buffer|wren_1~feeder (
// Equation(s):
// \controller|controller|buffer|wren_1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|wren_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|wren_1~feeder .extended_lut = "off";
defparam \controller|controller|buffer|wren_1~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \controller|controller|buffer|wren_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N29
dffeas \controller|controller|buffer|wren_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|wren_1~feeder_combout ),
	.asdata(\controller|controller|buffer|Selector47~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|wren_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|wren_1 .is_wysiwyg = "true";
defparam \controller|controller|buffer|wren_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N12
cyclonev_lcell_comb \controller|controller|buffer|Selector47~0 (
// Equation(s):
// \controller|controller|buffer|Selector47~0_combout  = ( !\controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( \controller|controller|buffer|wren_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|wren_1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|Selector47~0 .extended_lut = "off";
defparam \controller|controller|buffer|Selector47~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \controller|controller|buffer|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N28
dffeas \controller|controller|buffer|wren_1~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|wren_1~feeder_combout ),
	.asdata(\controller|controller|buffer|Selector47~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|wren_1~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|buffer|wren_1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N30
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[24]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[24]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[24]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N6
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[0]~0 (
// Equation(s):
// \controller|controller|buffer|data_in_1[0]~0_combout  = ( \controller|controller|buffer|S.B2_DISP_B1_WRITE~q  & ( \KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[0]~0 .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|buffer|data_in_1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N32
dffeas \controller|controller|buffer|data_in_1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[24] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N54
cyclonev_lcell_comb \controller|controller|buffer|address_1[0]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[0]~feeder_combout  = \controller|address_count[0]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N56
dffeas \controller|controller|buffer|address_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[0]~feeder_combout ),
	.asdata(\controller|controller|driver|x[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N15
cyclonev_lcell_comb \controller|controller|buffer|address_1[1]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[1]~feeder_combout  = \controller|address_count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N17
dffeas \controller|controller|buffer|address_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[1]~feeder_combout ),
	.asdata(\controller|controller|driver|x[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N24
cyclonev_lcell_comb \controller|controller|buffer|address_1[2]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[2]~feeder_combout  = \controller|address_count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N26
dffeas \controller|controller|buffer|address_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[2]~feeder_combout ),
	.asdata(\controller|controller|driver|x[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N42
cyclonev_lcell_comb \controller|controller|buffer|address_1[3]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[3]~feeder_combout  = \controller|address_count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N44
dffeas \controller|controller|buffer|address_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[3]~feeder_combout ),
	.asdata(\controller|controller|driver|x[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N15
cyclonev_lcell_comb \controller|controller|buffer|address_1[4]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[4]~feeder_combout  = ( \controller|address_count [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y68_N17
dffeas \controller|controller|buffer|address_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[4]~feeder_combout ),
	.asdata(\controller|controller|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N24
cyclonev_lcell_comb \controller|controller|buffer|address_1[5]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[5]~feeder_combout  = ( \controller|address_count [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N26
dffeas \controller|controller|buffer|address_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[5]~feeder_combout ),
	.asdata(\controller|controller|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N45
cyclonev_lcell_comb \controller|controller|buffer|address_1[6]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[6]~feeder_combout  = \controller|address_count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N47
dffeas \controller|controller|buffer|address_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[6]~feeder_combout ),
	.asdata(\controller|controller|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N0
cyclonev_lcell_comb \controller|controller|buffer|address_1[7]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[7]~feeder_combout  = ( \controller|address_count[7]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N2
dffeas \controller|controller|buffer|address_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[7]~feeder_combout ),
	.asdata(\controller|controller|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N18
cyclonev_lcell_comb \controller|controller|buffer|address_1[8]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[8]~feeder_combout  = \controller|address_count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[8]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N20
dffeas \controller|controller|buffer|address_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[8]~feeder_combout ),
	.asdata(\controller|controller|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N18
cyclonev_lcell_comb \controller|controller|buffer|address_1[9]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[9]~feeder_combout  = \controller|address_count [9]

	.dataa(gnd),
	.datab(!\controller|address_count [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_1[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N20
dffeas \controller|controller|buffer|address_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[9]~feeder_combout ),
	.asdata(\controller|controller|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N24
cyclonev_lcell_comb \controller|controller|buffer|address_1[10]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[10]~feeder_combout  = ( \controller|address_count [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N26
dffeas \controller|controller|buffer|address_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[10]~feeder_combout ),
	.asdata(\controller|controller|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N21
cyclonev_lcell_comb \controller|controller|buffer|address_1[11]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[11]~feeder_combout  = \controller|address_count [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N23
dffeas \controller|controller|buffer|address_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[11]~feeder_combout ),
	.asdata(\controller|controller|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N27
cyclonev_lcell_comb \controller|controller|buffer|address_1[12]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[12]~feeder_combout  = \controller|address_count[12]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N29
dffeas \controller|controller|buffer|address_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[12]~feeder_combout ),
	.asdata(\controller|controller|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [24]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y62_N14
dffeas \controller|controller|buffer|read_data[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[24]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[24] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N0
cyclonev_lcell_comb \rr|hex|WideOr2~0 (
// Equation(s):
// \rr|hex|WideOr2~0_combout  = ( \rr|reg_num [0] & ( \rr|reg_num [1] ) ) # ( !\rr|reg_num [0] & ( (!\rr|reg_num [1] & (\rr|reg_num [2] & \rr|reg_num [3])) # (\rr|reg_num [1] & ((!\rr|reg_num [3]))) ) )

	.dataa(gnd),
	.datab(!\rr|reg_num [1]),
	.datac(!\rr|reg_num [2]),
	.datad(!\rr|reg_num [3]),
	.datae(gnd),
	.dataf(!\rr|reg_num [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|hex|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|hex|WideOr2~0 .extended_lut = "off";
defparam \rr|hex|WideOr2~0 .lut_mask = 64'h330C330C33333333;
defparam \rr|hex|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N24
cyclonev_lcell_comb \rr|WideOr4~4 (
// Equation(s):
// \rr|WideOr4~4_combout  = ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [0] & !\rr|bg_str_count [3]) ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count [3]),
	.datad(gnd),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~4 .extended_lut = "off";
defparam \rr|WideOr4~4 .lut_mask = 64'h00000000C0C00000;
defparam \rr|WideOr4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N0
cyclonev_lcell_comb \rr|WideOr5~27 (
// Equation(s):
// \rr|WideOr5~27_combout  = ( \rr|WideOr5~0_combout  & ( \rr|WideOr4~4_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ 
// (((!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|WideOr5~0_combout  & ( \rr|WideOr4~4_combout  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ ((\rr|bg_str_count[6]~DUPLICATE_q )))) 
// # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr5~0_combout  & ( !\rr|WideOr4~4_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// (((!\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr5~0_combout  & ( !\rr|WideOr4~4_combout  & 
// ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|WideOr5~0_combout ),
	.dataf(!\rr|WideOr4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~27 .extended_lut = "off";
defparam \rr|WideOr5~27 .lut_mask = 64'hC0C2E0C2C2D2E2D2;
defparam \rr|WideOr5~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N33
cyclonev_lcell_comb \rr|WideOr5~26 (
// Equation(s):
// \rr|WideOr5~26_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|WideOr4~4_combout  & ( (!\rr|bg_str_count [4] & (\rr|WideOr5~0_combout  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [4] & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|WideOr4~4_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [4]) # 
// (\rr|WideOr5~0_combout )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [4]))) ) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|WideOr4~4_combout  & ( (!\rr|bg_str_count [4] & (\rr|WideOr5~0_combout  & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|WideOr4~4_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [4] & 
// \rr|WideOr5~0_combout ))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|WideOr5~0_combout ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|WideOr4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~26 .extended_lut = "off";
defparam \rr|WideOr5~26 .lut_mask = 64'h0002009024260292;
defparam \rr|WideOr5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N30
cyclonev_lcell_comb \rr|WideOr5~28 (
// Equation(s):
// \rr|WideOr5~28_combout  = ( \rr|WideOr5~26_combout  & ( (!\rr|bg_str_count [10] & (!\rr|bg_str_count[11]~DUPLICATE_q  & ((\rr|WideOr5~27_combout ) # (\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) # ( !\rr|WideOr5~26_combout  & ( (!\rr|bg_str_count [10] & 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|WideOr5~27_combout ))) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|WideOr5~27_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~28 .extended_lut = "off";
defparam \rr|WideOr5~28 .lut_mask = 64'h0080008008880888;
defparam \rr|WideOr5~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N30
cyclonev_lcell_comb \rr|WideOr5~54 (
// Equation(s):
// \rr|WideOr5~54_combout  = ( \rr|WideOr5~0_combout  & ( \rr|WideOr4~4_combout  & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count [5] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & (!\rr|bg_str_count 
// [5] & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr5~0_combout  & ( \rr|WideOr4~4_combout  & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count [5] & 
// !\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count [7] & (!\rr|bg_str_count [5] & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr5~0_combout  & ( !\rr|WideOr4~4_combout  & ( (!\rr|bg_str_count [7] & 
// (\rr|bg_str_count [5] & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count [5] & \rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|WideOr5~0_combout ),
	.dataf(!\rr|WideOr4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~54 .extended_lut = "off";
defparam \rr|WideOr5~54 .lut_mask = 64'h0000084242104A52;
defparam \rr|WideOr5~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N51
cyclonev_lcell_comb \rr|WideOr5~55 (
// Equation(s):
// \rr|WideOr5~55_combout  = ( \rr|WideOr5~54_combout  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~55 .extended_lut = "off";
defparam \rr|WideOr5~55 .lut_mask = 64'h0000000000C000C0;
defparam \rr|WideOr5~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N18
cyclonev_lcell_comb \rr|WideOr5~111 (
// Equation(s):
// \rr|WideOr5~111_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [9] & (\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )) # 
// (\rr|bg_str_count [9] & (!\rr|bg_str_count[11]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [9] & (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [9] & 
// (!\rr|bg_str_count[11]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [9] & (!\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~111 .extended_lut = "off";
defparam \rr|WideOr5~111 .lut_mask = 64'h0000608080001060;
defparam \rr|WideOr5~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N24
cyclonev_lcell_comb \rr|WideOr5~35 (
// Equation(s):
// \rr|WideOr5~35_combout  = ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [9] & (!\rr|bg_str_count [2] & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [6]))) ) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~35 .extended_lut = "off";
defparam \rr|WideOr5~35 .lut_mask = 64'h8000000000000000;
defparam \rr|WideOr5~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N6
cyclonev_lcell_comb \rr|WideOr5~34 (
// Equation(s):
// \rr|WideOr5~34_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [9] & (!\rr|bg_str_count [2] & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [9] $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [9] & (!\rr|bg_str_count [2] & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [9] & (!\rr|bg_str_count [2] & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~34 .extended_lut = "off";
defparam \rr|WideOr5~34 .lut_mask = 64'h0080000400480004;
defparam \rr|WideOr5~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N54
cyclonev_lcell_comb \rr|WideOr5~36 (
// Equation(s):
// \rr|WideOr5~36_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [9] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~36 .extended_lut = "off";
defparam \rr|WideOr5~36 .lut_mask = 64'h0000400000000000;
defparam \rr|WideOr5~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N12
cyclonev_lcell_comb \rr|WideOr5~33 (
// Equation(s):
// \rr|WideOr5~33_combout  = ( \rr|bg_str_count [9] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count [2] $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count 
// [9] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [9] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [2] & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count [2] & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count [9] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count [2]) # (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [9]),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~33 .extended_lut = "off";
defparam \rr|WideOr5~33 .lut_mask = 64'h5400400101001400;
defparam \rr|WideOr5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N48
cyclonev_lcell_comb \rr|WideOr5~37 (
// Equation(s):
// \rr|WideOr5~37_combout  = ( \rr|WideOr5~36_combout  & ( \rr|WideOr5~33_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (((\rr|WideOr5~35_combout )) # (\rr|bg_str_count[11]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[11]~DUPLICATE_q ) # ((\rr|WideOr5~34_combout )))) ) ) ) # ( !\rr|WideOr5~36_combout  & ( \rr|WideOr5~33_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|WideOr5~35_combout ))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q ) # ((\rr|WideOr5~34_combout )))) ) ) ) # ( \rr|WideOr5~36_combout  & ( !\rr|WideOr5~33_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (((\rr|WideOr5~35_combout )) # 
// (\rr|bg_str_count[11]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & ((\rr|WideOr5~34_combout )))) ) ) ) # ( !\rr|WideOr5~36_combout  & ( !\rr|WideOr5~33_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|WideOr5~35_combout ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & ((\rr|WideOr5~34_combout )))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~35_combout ),
	.datad(!\rr|WideOr5~34_combout ),
	.datae(!\rr|WideOr5~36_combout ),
	.dataf(!\rr|WideOr5~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~37 .extended_lut = "off";
defparam \rr|WideOr5~37 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \rr|WideOr5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N36
cyclonev_lcell_comb \rr|WideOr5~38 (
// Equation(s):
// \rr|WideOr5~38_combout  = ( \rr|WideOr5~37_combout  & ( ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [2] & \rr|WideOr5~111_combout ))) # (\rr|bg_str_count[3]~DUPLICATE_q ) ) ) # ( !\rr|WideOr5~37_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  
// & (\rr|bg_str_count [2] & (\rr|WideOr5~111_combout  & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|WideOr5~111_combout ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~38 .extended_lut = "off";
defparam \rr|WideOr5~38 .lut_mask = 64'h0200020002FF02FF;
defparam \rr|WideOr5~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N54
cyclonev_lcell_comb \rr|WideOr5~31 (
// Equation(s):
// \rr|WideOr5~31_combout  = ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count [11] & (!\rr|bg_str_count [7] & \rr|bg_str_count [5])) # (\rr|bg_str_count [11] & (!\rr|bg_str_count [7] $ (\rr|bg_str_count [5]))))) ) ) # ( 
// !\rr|bg_str_count [9] & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count [7] & (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count [5]))) # (\rr|bg_str_count [11] & (!\rr|bg_str_count [7] & (!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count [5]))) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~31 .extended_lut = "off";
defparam \rr|WideOr5~31 .lut_mask = 64'h0240024040904090;
defparam \rr|WideOr5~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N0
cyclonev_lcell_comb \rr|WideOr5~30 (
// Equation(s):
// \rr|WideOr5~30_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count [9] & (\rr|bg_str_count [11] & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (!\rr|bg_str_count [2])))) # (\rr|bg_str_count [9] & (!\rr|bg_str_count [2] 
// & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count [11])))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [9] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count [11]))) 
// # (\rr|bg_str_count [9] & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [11])))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count [9] & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [11] & 
// !\rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (\rr|bg_str_count [9] & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count [11])) ) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~30 .extended_lut = "off";
defparam \rr|WideOr5~30 .lut_mask = 64'h0101800068001E08;
defparam \rr|WideOr5~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N18
cyclonev_lcell_comb \rr|WideOr5~29 (
// Equation(s):
// \rr|WideOr5~29_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~29 .extended_lut = "off";
defparam \rr|WideOr5~29 .lut_mask = 64'h0000000000FF00FF;
defparam \rr|WideOr5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N42
cyclonev_lcell_comb \rr|WideOr5~32 (
// Equation(s):
// \rr|WideOr5~32_combout  = ( \rr|WideOr5~29_combout  & ( (!\rr|bg_str_count [3] & (\rr|WideOr4~4_combout  & (\rr|WideOr5~31_combout ))) # (\rr|bg_str_count [3] & (((\rr|WideOr4~4_combout  & \rr|WideOr5~31_combout )) # (\rr|WideOr5~30_combout ))) ) ) # ( 
// !\rr|WideOr5~29_combout  & ( (\rr|WideOr4~4_combout  & \rr|WideOr5~31_combout ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|WideOr4~4_combout ),
	.datac(!\rr|WideOr5~31_combout ),
	.datad(!\rr|WideOr5~30_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~32 .extended_lut = "off";
defparam \rr|WideOr5~32 .lut_mask = 64'h0303030303570357;
defparam \rr|WideOr5~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N42
cyclonev_lcell_comb \rr|WideOr5~84 (
// Equation(s):
// \rr|WideOr5~84_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [2]))) ) ) ) # ( 
// !\rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~84 .extended_lut = "off";
defparam \rr|WideOr5~84 .lut_mask = 64'h4000000000000080;
defparam \rr|WideOr5~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N36
cyclonev_lcell_comb \rr|WideOr5~85 (
// Equation(s):
// \rr|WideOr5~85_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [2] & (\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count [3]))) ) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  
// & ( !\rr|bg_str_count [7] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [2] & (!\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count [3]))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count [3]))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [3]),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~85 .extended_lut = "off";
defparam \rr|WideOr5~85 .lut_mask = 64'h1000004000000004;
defparam \rr|WideOr5~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N9
cyclonev_lcell_comb \rr|WideOr5~83 (
// Equation(s):
// \rr|WideOr5~83_combout  = ( \rr|bg_str_count [3] & ( !\rr|bg_str_count [2] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count [7] & !\rr|bg_str_count [11])) # (\rr|bg_str_count[6]~DUPLICATE_q  & 
// (!\rr|bg_str_count [7] & \rr|bg_str_count [11])))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count [11]),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~83 .extended_lut = "off";
defparam \rr|WideOr5~83 .lut_mask = 64'h0000021000000000;
defparam \rr|WideOr5~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N0
cyclonev_lcell_comb \rr|WideOr5~105 (
// Equation(s):
// \rr|WideOr5~105_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count [7] & ( (\rr|bg_str_count [3] & (\rr|bg_str_count [0] & (!\rr|bg_str_count [11] & !\rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count [7] & ( 
// (!\rr|bg_str_count [3] & (\rr|bg_str_count [0] & (!\rr|bg_str_count [11] & \rr|bg_str_count [2]))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count [7] & ( (!\rr|bg_str_count [3] & (\rr|bg_str_count [0] & (\rr|bg_str_count [11] & \rr|bg_str_count 
// [2]))) ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~105 .extended_lut = "off";
defparam \rr|WideOr5~105 .lut_mask = 64'h0000000200201000;
defparam \rr|WideOr5~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N42
cyclonev_lcell_comb \rr|WideOr5~104 (
// Equation(s):
// \rr|WideOr5~104_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count [0] & (\rr|bg_str_count [11] & \rr|bg_str_count [3]))) ) ) ) # ( !\rr|bg_str_count [6] & ( 
// \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [0] & (\rr|bg_str_count [11] & !\rr|bg_str_count [3])) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count [0] & (\rr|bg_str_count 
// [11] & \rr|bg_str_count [3]))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count [7] & (!\rr|bg_str_count [0] & (!\rr|bg_str_count [11] & \rr|bg_str_count [3]))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count [3]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~104 .extended_lut = "off";
defparam \rr|WideOr5~104 .lut_mask = 64'h004000080C000008;
defparam \rr|WideOr5~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N48
cyclonev_lcell_comb \rr|WideOr5~103 (
// Equation(s):
// \rr|WideOr5~103_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [2] & (\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count [3]))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q 
//  & ( \rr|bg_str_count [7] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & (\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count [3]))) ) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [2] & (!\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count [3]))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] 
// & (!\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count [3]))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [3]),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~103 .extended_lut = "off";
defparam \rr|WideOr5~103 .lut_mask = 64'h1000004001000004;
defparam \rr|WideOr5~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N6
cyclonev_lcell_comb \rr|WideOr5~106 (
// Equation(s):
// \rr|WideOr5~106_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count [7] & ( (\rr|bg_str_count [11] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [3])) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [3] & !\rr|bg_str_count [2])))) 
// ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [3] & \rr|bg_str_count [2])) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count [7] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [3] & (\rr|bg_str_count [11] & \rr|bg_str_count [2])) # (\rr|bg_str_count [3] & (!\rr|bg_str_count [11] & !\rr|bg_str_count [2])))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count [7] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count [3] & (!\rr|bg_str_count [11] & \rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~106 .extended_lut = "off";
defparam \rr|WideOr5~106 .lut_mask = 64'h0080200800880602;
defparam \rr|WideOr5~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N18
cyclonev_lcell_comb \rr|WideOr5~86 (
// Equation(s):
// \rr|WideOr5~86_combout  = ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count [9]) # (((\rr|WideOr5~104_combout ))))) # (\rr|bg_str_count [5] & (\rr|bg_str_count [9] & (\rr|WideOr5~106_combout ))) ) ) # ( 
// \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count [9]) # (((\rr|WideOr5~103_combout ))))) # (\rr|bg_str_count [5] & (\rr|bg_str_count [9] & (\rr|WideOr5~105_combout ))) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count [9]),
	.datac(!\rr|WideOr5~105_combout ),
	.datad(!\rr|WideOr5~104_combout ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~103_combout ),
	.datag(!\rr|WideOr5~106_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~86 .extended_lut = "on";
defparam \rr|WideOr5~86 .lut_mask = 64'h89AB898989ABABAB;
defparam \rr|WideOr5~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N54
cyclonev_lcell_comb \rr|WideOr5~90 (
// Equation(s):
// \rr|WideOr5~90_combout  = ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count [7] & !\rr|bg_str_count [3]))) ) ) ) # ( 
// !\rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (\rr|bg_str_count [7] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [2] & \rr|bg_str_count [3])) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [2] $ 
// (\rr|bg_str_count [3]))))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count [3]),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~90 .extended_lut = "off";
defparam \rr|WideOr5~90 .lut_mask = 64'h0409000020000000;
defparam \rr|WideOr5~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N12
cyclonev_lcell_comb \rr|WideOr5~49 (
// Equation(s):
// \rr|WideOr5~49_combout  = ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [9] & (((!\rr|WideOr5~86_combout  & ((\rr|WideOr5~90_combout ))) # (\rr|WideOr5~86_combout  & (\rr|WideOr5~84_combout ))))) # (\rr|bg_str_count [9] & 
// ((((\rr|WideOr5~86_combout ))))) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( ((!\rr|bg_str_count [9] & ((!\rr|WideOr5~86_combout  & (\rr|WideOr5~85_combout )) # (\rr|WideOr5~86_combout  & ((\rr|WideOr5~83_combout ))))) # (\rr|bg_str_count [9] & 
// (((\rr|WideOr5~86_combout ))))) ) )

	.dataa(!\rr|WideOr5~84_combout ),
	.datab(!\rr|bg_str_count [9]),
	.datac(!\rr|WideOr5~85_combout ),
	.datad(!\rr|WideOr5~83_combout ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~86_combout ),
	.datag(!\rr|WideOr5~90_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~49 .extended_lut = "on";
defparam \rr|WideOr5~49 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \rr|WideOr5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N36
cyclonev_lcell_comb \rr|WideOr5~43 (
// Equation(s):
// \rr|WideOr5~43_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~43 .extended_lut = "off";
defparam \rr|WideOr5~43 .lut_mask = 64'h03C003C000030003;
defparam \rr|WideOr5~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N33
cyclonev_lcell_comb \rr|WideOr10~0 (
// Equation(s):
// \rr|WideOr10~0_combout  = ( \rr|bg_str_count [5] & ( !\rr|bg_str_count [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~0 .extended_lut = "off";
defparam \rr|WideOr10~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \rr|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N12
cyclonev_lcell_comb \rr|WideOr5~47 (
// Equation(s):
// \rr|WideOr5~47_combout  = ( \rr|WideOr5~43_combout  & ( \rr|WideOr10~0_combout  & ( (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & ((\rr|WideOr5~29_combout ) # (\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|WideOr5~43_combout  & ( \rr|WideOr10~0_combout  & ( (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr5~29_combout  & !\rr|bg_str_count[6]~DUPLICATE_q ))) ) ) ) # ( \rr|WideOr5~43_combout  & ( 
// !\rr|WideOr10~0_combout  & ( (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~29_combout ),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|WideOr5~43_combout ),
	.dataf(!\rr|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~47 .extended_lut = "off";
defparam \rr|WideOr5~47 .lut_mask = 64'h0000110004001500;
defparam \rr|WideOr5~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N6
cyclonev_lcell_comb \rr|WideOr5~46 (
// Equation(s):
// \rr|WideOr5~46_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|WideOr5~29_combout  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [7] & !\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|WideOr5~29_combout  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [7] & \rr|bg_str_count[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~46 .extended_lut = "off";
defparam \rr|WideOr5~46 .lut_mask = 64'h0000000000200800;
defparam \rr|WideOr5~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N48
cyclonev_lcell_comb \rr|WideOr5~39 (
// Equation(s):
// \rr|WideOr5~39_combout  = ( !\rr|bg_str_count [7] & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [2] & !\rr|bg_str_count[6]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [7] & ( 
// !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [2] & !\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [2] & \rr|bg_str_count[6]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~39 .extended_lut = "off";
defparam \rr|WideOr5~39 .lut_mask = 64'h0000084001000000;
defparam \rr|WideOr5~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N45
cyclonev_lcell_comb \rr|WideOr5~40 (
// Equation(s):
// \rr|WideOr5~40_combout  = ( \rr|WideOr5~39_combout  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[11]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~40 .extended_lut = "off";
defparam \rr|WideOr5~40 .lut_mask = 64'h0000000000880088;
defparam \rr|WideOr5~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N3
cyclonev_lcell_comb \rr|WideOr5~41 (
// Equation(s):
// \rr|WideOr5~41_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count [6])) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count [6])) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~41 .extended_lut = "off";
defparam \rr|WideOr5~41 .lut_mask = 64'hC003C0033C003C00;
defparam \rr|WideOr5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N42
cyclonev_lcell_comb \rr|WideOr5~42 (
// Equation(s):
// \rr|WideOr5~42_combout  = ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [7])) ) ) # ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  
// & !\rr|bg_str_count [7])) # (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [7])) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [7]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~42 .extended_lut = "off";
defparam \rr|WideOr5~42 .lut_mask = 64'hA005A00500A000A0;
defparam \rr|WideOr5~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N39
cyclonev_lcell_comb \rr|WideOr5~4 (
// Equation(s):
// \rr|WideOr5~4_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~4 .extended_lut = "off";
defparam \rr|WideOr5~4 .lut_mask = 64'h0000000000FF00FF;
defparam \rr|WideOr5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N30
cyclonev_lcell_comb \rr|WideOr5~44 (
// Equation(s):
// \rr|WideOr5~44_combout  = (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~44 .extended_lut = "off";
defparam \rr|WideOr5~44 .lut_mask = 64'hC000C000C000C000;
defparam \rr|WideOr5~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N24
cyclonev_lcell_comb \rr|WideOr5~45 (
// Equation(s):
// \rr|WideOr5~45_combout  = ( \rr|WideOr5~43_combout  & ( \rr|WideOr5~44_combout  & ( ((\rr|WideOr5~4_combout  & ((!\rr|bg_str_count [9]) # (\rr|WideOr5~42_combout )))) # (\rr|WideOr5~41_combout ) ) ) ) # ( !\rr|WideOr5~43_combout  & ( 
// \rr|WideOr5~44_combout  & ( ((\rr|WideOr5~42_combout  & (\rr|bg_str_count [9] & \rr|WideOr5~4_combout ))) # (\rr|WideOr5~41_combout ) ) ) ) # ( \rr|WideOr5~43_combout  & ( !\rr|WideOr5~44_combout  & ( (\rr|WideOr5~4_combout  & ((!\rr|bg_str_count [9]) # 
// (\rr|WideOr5~42_combout ))) ) ) ) # ( !\rr|WideOr5~43_combout  & ( !\rr|WideOr5~44_combout  & ( (\rr|WideOr5~42_combout  & (\rr|bg_str_count [9] & \rr|WideOr5~4_combout )) ) ) )

	.dataa(!\rr|WideOr5~41_combout ),
	.datab(!\rr|WideOr5~42_combout ),
	.datac(!\rr|bg_str_count [9]),
	.datad(!\rr|WideOr5~4_combout ),
	.datae(!\rr|WideOr5~43_combout ),
	.dataf(!\rr|WideOr5~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~45 .extended_lut = "off";
defparam \rr|WideOr5~45 .lut_mask = 64'h000300F3555755F7;
defparam \rr|WideOr5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N54
cyclonev_lcell_comb \rr|WideOr5~48 (
// Equation(s):
// \rr|WideOr5~48_combout  = ( !\rr|WideOr5~40_combout  & ( \rr|WideOr5~45_combout  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (((!\rr|bg_str_count [2])))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (((!\rr|WideOr5~47_combout  & !\rr|WideOr5~46_combout )) # 
// (\rr|bg_str_count [2]))) ) ) ) # ( !\rr|WideOr5~40_combout  & ( !\rr|WideOr5~45_combout  & ( (!\rr|bg_str_count[3]~DUPLICATE_q ) # (((!\rr|WideOr5~47_combout  & !\rr|WideOr5~46_combout )) # (\rr|bg_str_count [2])) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|WideOr5~47_combout ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|WideOr5~46_combout ),
	.datae(!\rr|WideOr5~40_combout ),
	.dataf(!\rr|WideOr5~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~48 .extended_lut = "off";
defparam \rr|WideOr5~48 .lut_mask = 64'hEFAF0000E5A50000;
defparam \rr|WideOr5~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N0
cyclonev_lcell_comb \rr|WideOr5~53 (
// Equation(s):
// \rr|WideOr5~53_combout  = ( \rr|WideOr5~49_combout  & ( \rr|WideOr5~48_combout  & ( (!\rr|bg_str_count [10] & (((\rr|WideOr5~32_combout  & !\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [10] & (((\rr|bg_str_count[4]~DUPLICATE_q )) # 
// (\rr|WideOr5~38_combout ))) ) ) ) # ( !\rr|WideOr5~49_combout  & ( \rr|WideOr5~48_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & ((\rr|WideOr5~32_combout ))) # (\rr|bg_str_count [10] & (\rr|WideOr5~38_combout )))) ) ) ) # ( 
// \rr|WideOr5~49_combout  & ( !\rr|WideOr5~48_combout  & ( ((!\rr|bg_str_count [10] & ((\rr|WideOr5~32_combout ))) # (\rr|bg_str_count [10] & (\rr|WideOr5~38_combout ))) # (\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( !\rr|WideOr5~49_combout  & ( 
// !\rr|WideOr5~48_combout  & ( (!\rr|bg_str_count [10] & (((\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|WideOr5~32_combout )))) # (\rr|bg_str_count [10] & (\rr|WideOr5~38_combout  & ((!\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|WideOr5~38_combout ),
	.datac(!\rr|WideOr5~32_combout ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|WideOr5~49_combout ),
	.dataf(!\rr|WideOr5~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~53 .extended_lut = "off";
defparam \rr|WideOr5~53 .lut_mask = 64'h1BAA1BFF1B001B55;
defparam \rr|WideOr5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N12
cyclonev_lcell_comb \rr|WideOr5~75 (
// Equation(s):
// \rr|WideOr5~75_combout  = ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [2] & \rr|bg_str_count[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~75 .extended_lut = "off";
defparam \rr|WideOr5~75 .lut_mask = 64'h0000000800000000;
defparam \rr|WideOr5~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N33
cyclonev_lcell_comb \rr|WideOr5~82 (
// Equation(s):
// \rr|WideOr5~82_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|WideOr4~5_combout  & !\rr|bg_str_count [9]))) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( 
// (\rr|WideOr4~5_combout  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [9])))) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~5_combout ),
	.datad(!\rr|bg_str_count [9]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~82 .extended_lut = "off";
defparam \rr|WideOr5~82 .lut_mask = 64'h0908090808000800;
defparam \rr|WideOr5~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N36
cyclonev_lcell_comb \rr|WideOr5~76 (
// Equation(s):
// \rr|WideOr5~76_combout  = ( \rr|bg_str_count [9] & ( \rr|bg_str_count [1] & ( (\rr|bg_str_count [0] & (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [2] & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [9] & ( !\rr|bg_str_count 
// [1] & ( (!\rr|bg_str_count [0] & (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [2] & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [9]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~76 .extended_lut = "off";
defparam \rr|WideOr5~76 .lut_mask = 64'h0800000000000010;
defparam \rr|WideOr5~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N36
cyclonev_lcell_comb \rr|WideOr5~99 (
// Equation(s):
// \rr|WideOr5~99_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [3] & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count [0])) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [3] & ( 
// (!\rr|bg_str_count [2] & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [0] & \rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [3] & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count [0] & !\rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~99 .extended_lut = "off";
defparam \rr|WideOr5~99 .lut_mask = 64'h4000000000800202;
defparam \rr|WideOr5~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N33
cyclonev_lcell_comb \rr|WideOr5~102 (
// Equation(s):
// \rr|WideOr5~102_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [3] & ( (\rr|bg_str_count [0] & (!\rr|bg_str_count [2] & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~102 .extended_lut = "off";
defparam \rr|WideOr5~102 .lut_mask = 64'h0000000000001400;
defparam \rr|WideOr5~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N48
cyclonev_lcell_comb \rr|WideOr5~100 (
// Equation(s):
// \rr|WideOr5~100_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [3] & ( (!\rr|bg_str_count [2] & (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [0] & !\rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// \rr|bg_str_count [3] & ( (!\rr|bg_str_count [0] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [2] & \rr|bg_str_count [5])) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [5]))))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( 
// !\rr|bg_str_count [3] & ( (\rr|bg_str_count [2] & (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [0] & \rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [3] & ( (\rr|bg_str_count[9]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [2] & (\rr|bg_str_count [0] & !\rr|bg_str_count [5])) # (\rr|bg_str_count [2] & (!\rr|bg_str_count [0] & \rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~100 .extended_lut = "off";
defparam \rr|WideOr5~100 .lut_mask = 64'h0210000130800800;
defparam \rr|WideOr5~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N15
cyclonev_lcell_comb \rr|WideOr5~101 (
// Equation(s):
// \rr|WideOr5~101_combout  = ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [3] & ( (!\rr|bg_str_count [0] & (\rr|bg_str_count [2] & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~101 .extended_lut = "off";
defparam \rr|WideOr5~101 .lut_mask = 64'h0028000000000000;
defparam \rr|WideOr5~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N0
cyclonev_lcell_comb \rr|WideOr5~78 (
// Equation(s):
// \rr|WideOr5~78_combout  = ( !\rr|bg_str_count [4] & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [11] & (((\rr|WideOr5~101_combout )))) # (\rr|bg_str_count [11] & (\rr|WideOr5~99_combout )))) # (\rr|bg_str_count [6] & ((((\rr|bg_str_count [11]))))) ) ) 
// # ( \rr|bg_str_count [4] & ( ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count [11] & (\rr|WideOr5~102_combout )) # (\rr|bg_str_count [11] & ((\rr|WideOr5~100_combout ))))) # (\rr|bg_str_count [6] & (((\rr|bg_str_count [11]))))) ) )

	.dataa(!\rr|WideOr5~99_combout ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr5~102_combout ),
	.datad(!\rr|bg_str_count [11]),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|WideOr5~100_combout ),
	.datag(!\rr|WideOr5~101_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~78 .extended_lut = "on";
defparam \rr|WideOr5~78 .lut_mask = 64'h0C770C330C770CFF;
defparam \rr|WideOr5~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N51
cyclonev_lcell_comb \rr|WideOr5~77 (
// Equation(s):
// \rr|WideOr5~77_combout  = ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~77 .extended_lut = "off";
defparam \rr|WideOr5~77 .lut_mask = 64'h0100000000000000;
defparam \rr|WideOr5~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N12
cyclonev_lcell_comb \rr|WideOr5~21 (
// Equation(s):
// \rr|WideOr5~21_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((((\rr|WideOr5~78_combout ))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (((!\rr|WideOr5~78_combout  & ((\rr|WideOr5~77_combout ))) # 
// (\rr|WideOr5~78_combout  & (\rr|WideOr5~75_combout ))))) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( ((!\rr|bg_str_count[6]~DUPLICATE_q  & (((\rr|WideOr5~78_combout )))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|WideOr5~78_combout  & 
// (\rr|WideOr5~82_combout )) # (\rr|WideOr5~78_combout  & ((\rr|WideOr5~76_combout )))))) ) )

	.dataa(!\rr|WideOr5~75_combout ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~82_combout ),
	.datad(!\rr|WideOr5~76_combout ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~78_combout ),
	.datag(!\rr|WideOr5~77_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~21 .extended_lut = "on";
defparam \rr|WideOr5~21 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rr|WideOr5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N3
cyclonev_lcell_comb \rr|WideOr5~67 (
// Equation(s):
// \rr|WideOr5~67_combout  = ( !\rr|bg_str_count [5] & ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [0] & (\rr|bg_str_count [2] & \rr|bg_str_count [4]))) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count [9] & ( 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [0] & (\rr|bg_str_count [2] & \rr|bg_str_count [4]))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count [9] & ( (\rr|bg_str_count [2] & (\rr|bg_str_count [4] & (!\rr|bg_str_count[1]~DUPLICATE_q  
// $ (\rr|bg_str_count [0])))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count [4]),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~67 .extended_lut = "off";
defparam \rr|WideOr5~67 .lut_mask = 64'h0009000800080000;
defparam \rr|WideOr5~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N54
cyclonev_lcell_comb \rr|WideOr5~68 (
// Equation(s):
// \rr|WideOr5~68_combout  = ( \rr|bg_str_count [4] & ( \rr|bg_str_count [9] & ( (\rr|bg_str_count [5] & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [2] & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [4] & ( !\rr|bg_str_count [9] 
// & ( (\rr|bg_str_count [5] & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [2] & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [4] & ( !\rr|bg_str_count [9] & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (\rr|bg_str_count [2] & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~68 .extended_lut = "off";
defparam \rr|WideOr5~68 .lut_mask = 64'h0800004000000001;
defparam \rr|WideOr5~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N42
cyclonev_lcell_comb \rr|WideOr5~74 (
// Equation(s):
// \rr|WideOr5~74_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [1] & !\rr|bg_str_count [0])) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [9] & ( 
// (\rr|bg_str_count [1] & (\rr|bg_str_count [0] & ((!\rr|bg_str_count [2]) # (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [9] & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[5]~DUPLICATE_q  & 
// (\rr|bg_str_count [1] & \rr|bg_str_count [0])) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [1] & !\rr|bg_str_count [0])))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [9] & ( (\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [1] & (!\rr|bg_str_count [2] & !\rr|bg_str_count [0])) # (\rr|bg_str_count [1] & ((\rr|bg_str_count [0]))))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count [0]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~74 .extended_lut = "off";
defparam \rr|WideOr5~74 .lut_mask = 64'h20032008000EC000;
defparam \rr|WideOr5~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N24
cyclonev_lcell_comb \rr|WideOr5~95 (
// Equation(s):
// \rr|WideOr5~95_combout  = ( \rr|bg_str_count [4] & ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [5] & (!\rr|bg_str_count [0] & \rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~95 .extended_lut = "off";
defparam \rr|WideOr5~95 .lut_mask = 64'h0000000000000020;
defparam \rr|WideOr5~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N30
cyclonev_lcell_comb \rr|WideOr5~98 (
// Equation(s):
// \rr|WideOr5~98_combout  = ( \rr|bg_str_count [4] & ( \rr|bg_str_count [1] & ( (\rr|bg_str_count [0] & (!\rr|bg_str_count [2] & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~98 .extended_lut = "off";
defparam \rr|WideOr5~98 .lut_mask = 64'h0000000000001040;
defparam \rr|WideOr5~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N12
cyclonev_lcell_comb \rr|WideOr5~96 (
// Equation(s):
// \rr|WideOr5~96_combout  = ( !\rr|bg_str_count [4] & ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count [0] & (\rr|bg_str_count [2] & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~96 .extended_lut = "off";
defparam \rr|WideOr5~96 .lut_mask = 64'h0208000000000000;
defparam \rr|WideOr5~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N54
cyclonev_lcell_comb \rr|WideOr5~97 (
// Equation(s):
// \rr|WideOr5~97_combout  = ( !\rr|bg_str_count [5] & ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count [0] & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count [9] & ( 
// (!\rr|bg_str_count [4] & (\rr|bg_str_count [0] & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count [4]),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~97 .extended_lut = "off";
defparam \rr|WideOr5~97 .lut_mask = 64'h0000020002000000;
defparam \rr|WideOr5~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N48
cyclonev_lcell_comb \rr|WideOr5~70 (
// Equation(s):
// \rr|WideOr5~70_combout  = ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [11] & ((!\rr|bg_str_count [3] & (\rr|WideOr5~95_combout )) # (\rr|bg_str_count [3] & (((\rr|WideOr5~97_combout )))))) # (\rr|bg_str_count [11] & ((((!\rr|bg_str_count [3]))))) ) ) # 
// ( \rr|bg_str_count [6] & ( ((!\rr|bg_str_count [11] & ((!\rr|bg_str_count [3] & ((\rr|WideOr5~96_combout ))) # (\rr|bg_str_count [3] & (\rr|WideOr5~98_combout )))) # (\rr|bg_str_count [11] & (((!\rr|bg_str_count [3]))))) ) )

	.dataa(!\rr|WideOr5~95_combout ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|WideOr5~98_combout ),
	.datad(!\rr|bg_str_count [3]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|WideOr5~96_combout ),
	.datag(!\rr|WideOr5~97_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~70 .extended_lut = "on";
defparam \rr|WideOr5~70 .lut_mask = 64'h770C330C770CFF0C;
defparam \rr|WideOr5~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N33
cyclonev_lcell_comb \rr|WideOr5~69 (
// Equation(s):
// \rr|WideOr5~69_combout  = ( !\rr|bg_str_count [4] & ( !\rr|bg_str_count [9] & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [5] & (!\rr|bg_str_count [2] & \rr|bg_str_count [0]))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count [0]),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~69 .extended_lut = "off";
defparam \rr|WideOr5~69 .lut_mask = 64'h0040000000000000;
defparam \rr|WideOr5~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N24
cyclonev_lcell_comb \rr|WideOr5~17 (
// Equation(s):
// \rr|WideOr5~17_combout  = ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( ((!\rr|bg_str_count[11]~DUPLICATE_q  & (((\rr|WideOr5~70_combout )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|WideOr5~70_combout  & ((\rr|WideOr5~69_combout ))) # 
// (\rr|WideOr5~70_combout  & (\rr|WideOr5~67_combout ))))) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( ((!\rr|bg_str_count[11]~DUPLICATE_q  & (((\rr|WideOr5~70_combout )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|WideOr5~70_combout  & 
// ((\rr|WideOr5~74_combout ))) # (\rr|WideOr5~70_combout  & (\rr|WideOr5~68_combout ))))) ) )

	.dataa(!\rr|WideOr5~67_combout ),
	.datab(!\rr|WideOr5~68_combout ),
	.datac(!\rr|WideOr5~74_combout ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~70_combout ),
	.datag(!\rr|WideOr5~69_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~17 .extended_lut = "on";
defparam \rr|WideOr5~17 .lut_mask = 64'h000F000FFF55FF33;
defparam \rr|WideOr5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N45
cyclonev_lcell_comb \rr|WideOr5~59 (
// Equation(s):
// \rr|WideOr5~59_combout  = ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~59 .extended_lut = "off";
defparam \rr|WideOr5~59 .lut_mask = 64'h0000200020000000;
defparam \rr|WideOr5~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N30
cyclonev_lcell_comb \rr|WideOr5~61 (
// Equation(s):
// \rr|WideOr5~61_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~61 .extended_lut = "off";
defparam \rr|WideOr5~61 .lut_mask = 64'h0000010000004200;
defparam \rr|WideOr5~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N30
cyclonev_lcell_comb \rr|WideOr5~60 (
// Equation(s):
// \rr|WideOr5~60_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [11] & (\rr|bg_str_count [2] & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [11] & (\rr|bg_str_count [2] & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [11] & (\rr|bg_str_count [2] & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [11] & (!\rr|bg_str_count [2] & \rr|bg_str_count[3]~DUPLICATE_q )) # (\rr|bg_str_count [11] & (\rr|bg_str_count [2] & !\rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count [11] & (!\rr|bg_str_count [2] $ (\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~60 .extended_lut = "off";
defparam \rr|WideOr5~60 .lut_mask = 64'h4284010002000400;
defparam \rr|WideOr5~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N18
cyclonev_lcell_comb \rr|WideOr5~92 (
// Equation(s):
// \rr|WideOr5~92_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [0] & \rr|bg_str_count [1]))) ) ) ) # ( !\rr|bg_str_count [11] & ( 
// \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [0] & (\rr|bg_str_count [1] & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count [1]),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~92 .extended_lut = "off";
defparam \rr|WideOr5~92 .lut_mask = 64'h0000000000060008;
defparam \rr|WideOr5~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N48
cyclonev_lcell_comb \rr|WideOr5~93 (
// Equation(s):
// \rr|WideOr5~93_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count [0] & ( (\rr|bg_str_count [1] & (\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count [11] & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count 
// [1] & (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [2] & !\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count [1] & (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [2] & 
// \rr|bg_str_count[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~93 .extended_lut = "off";
defparam \rr|WideOr5~93 .lut_mask = 64'h0008080000000011;
defparam \rr|WideOr5~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N24
cyclonev_lcell_comb \rr|WideOr5~91 (
// Equation(s):
// \rr|WideOr5~91_combout  = ( !\rr|bg_str_count [11] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [0] & \rr|bg_str_count [1]))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count [1]),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~91 .extended_lut = "off";
defparam \rr|WideOr5~91 .lut_mask = 64'h0000000000080000;
defparam \rr|WideOr5~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N36
cyclonev_lcell_comb \rr|WideOr5~94 (
// Equation(s):
// \rr|WideOr5~94_combout  = ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~94 .extended_lut = "off";
defparam \rr|WideOr5~94 .lut_mask = 64'h0000000000400000;
defparam \rr|WideOr5~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N54
cyclonev_lcell_comb \rr|WideOr5~62 (
// Equation(s):
// \rr|WideOr5~62_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (((\rr|WideOr5~94_combout )))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|WideOr5~92_combout )))) # (\rr|bg_str_count [4] & 
// ((((\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (((!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|WideOr5~93_combout )) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((\rr|WideOr5~91_combout )))))) # 
// (\rr|bg_str_count [4] & ((((\rr|bg_str_count[6]~DUPLICATE_q ))))) ) )

	.dataa(!\rr|bg_str_count [4]),
	.datab(!\rr|WideOr5~92_combout ),
	.datac(!\rr|WideOr5~93_combout ),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~91_combout ),
	.datag(!\rr|WideOr5~94_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~62 .extended_lut = "on";
defparam \rr|WideOr5~62 .lut_mask = 64'h0A770A550A770AFF;
defparam \rr|WideOr5~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N39
cyclonev_lcell_comb \rr|WideOr5~66 (
// Equation(s):
// \rr|WideOr5~66_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count [1] & ( (\rr|bg_str_count [0] & (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count 
// [1] & ( (!\rr|bg_str_count [0] & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~66 .extended_lut = "off";
defparam \rr|WideOr5~66 .lut_mask = 64'h0080000000000100;
defparam \rr|WideOr5~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N36
cyclonev_lcell_comb \rr|WideOr5~13 (
// Equation(s):
// \rr|WideOr5~13_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( ((!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|WideOr5~62_combout )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|WideOr5~62_combout  & (\rr|WideOr5~66_combout )) # (\rr|WideOr5~62_combout  
// & ((\rr|WideOr5~60_combout )))))) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((((\rr|WideOr5~62_combout ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|WideOr5~62_combout  & ((\rr|WideOr5~61_combout ))) # 
// (\rr|WideOr5~62_combout  & (\rr|WideOr5~59_combout ))))) ) )

	.dataa(!\rr|WideOr5~59_combout ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~61_combout ),
	.datad(!\rr|WideOr5~60_combout ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~62_combout ),
	.datag(!\rr|WideOr5~66_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~13 .extended_lut = "on";
defparam \rr|WideOr5~13 .lut_mask = 64'h03030303CCFFDDDD;
defparam \rr|WideOr5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N48
cyclonev_lcell_comb \rr|WideOr5~1 (
// Equation(s):
// \rr|WideOr5~1_combout  = ( \rr|WideOr4~4_combout  & ( (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count [4] & ((!\rr|WideOr5~0_combout ) # (\rr|bg_str_count [5]))) # (\rr|bg_str_count [4] & ((!\rr|bg_str_count [5]))))) ) ) # ( 
// !\rr|WideOr4~4_combout  & ( (\rr|bg_str_count[11]~DUPLICATE_q  & (((!\rr|WideOr5~0_combout ) # (\rr|bg_str_count [5])) # (\rr|bg_str_count [4]))) ) )

	.dataa(!\rr|bg_str_count [4]),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~0_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|WideOr4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~1 .extended_lut = "off";
defparam \rr|WideOr5~1 .lut_mask = 64'h3133313331223122;
defparam \rr|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N36
cyclonev_lcell_comb \rr|WideOr5~6 (
// Equation(s):
// \rr|WideOr5~6_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & \rr|bg_str_count[0]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( 
// (\rr|bg_str_count [6] & (\rr|bg_str_count [11] & !\rr|bg_str_count[0]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(gnd),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~6 .extended_lut = "off";
defparam \rr|WideOr5~6 .lut_mask = 64'h05000000000000AA;
defparam \rr|WideOr5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N18
cyclonev_lcell_comb \rr|WideOr5~7 (
// Equation(s):
// \rr|WideOr5~7_combout  = ( \rr|WideOr5~6_combout  & ( \rr|WideOr4~5_combout  & ( (!\rr|bg_str_count[5]~DUPLICATE_q ) # ((!\rr|bg_str_count [11] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|WideOr5~0_combout )))) ) ) ) # ( !\rr|WideOr5~6_combout  & ( 
// \rr|WideOr4~5_combout  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [11] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|WideOr5~0_combout )))) ) ) ) # ( \rr|WideOr5~6_combout  & ( !\rr|WideOr4~5_combout  & ( (\rr|bg_str_count[5]~DUPLICATE_q  
// & (!\rr|bg_str_count [11] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|WideOr5~0_combout )))) ) ) ) # ( !\rr|WideOr5~6_combout  & ( !\rr|WideOr4~5_combout  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [11] & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|WideOr5~0_combout )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|WideOr5~0_combout ),
	.datae(!\rr|WideOr5~6_combout ),
	.dataf(!\rr|WideOr4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~7 .extended_lut = "off";
defparam \rr|WideOr5~7 .lut_mask = 64'h203020302030ECFC;
defparam \rr|WideOr5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N0
cyclonev_lcell_comb \rr|WideOr5~2 (
// Equation(s):
// \rr|WideOr5~2_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// !\rr|bg_str_count [2])) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~2 .extended_lut = "off";
defparam \rr|WideOr5~2 .lut_mask = 64'h3000300003030303;
defparam \rr|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N33
cyclonev_lcell_comb \rr|WideOr5~3 (
// Equation(s):
// \rr|WideOr5~3_combout  = ( !\rr|bg_str_count [2] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & 
// !\rr|bg_str_count[5]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~3 .extended_lut = "off";
defparam \rr|WideOr5~3 .lut_mask = 64'h03C003C000000000;
defparam \rr|WideOr5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N21
cyclonev_lcell_comb \rr|WideOr5~5 (
// Equation(s):
// \rr|WideOr5~5_combout  = ( \rr|WideOr5~3_combout  & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr5~4_combout  & ((\rr|WideOr5~2_combout ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) # ( !\rr|WideOr5~3_combout  & ( (\rr|bg_str_count[3]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr5~4_combout  & \rr|WideOr5~2_combout ))) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~4_combout ),
	.datad(!\rr|WideOr5~2_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~5 .extended_lut = "off";
defparam \rr|WideOr5~5 .lut_mask = 64'h0004000401050105;
defparam \rr|WideOr5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N33
cyclonev_lcell_comb \rr|WideOr5~10 (
// Equation(s):
// \rr|WideOr5~10_combout  = ( \rr|bg_str_count [3] & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count [1] & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [0]))) ) ) # ( !\rr|bg_str_count [3] & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count [1] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [0]))) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [0]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~10 .extended_lut = "off";
defparam \rr|WideOr5~10 .lut_mask = 64'h4000400000020002;
defparam \rr|WideOr5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N0
cyclonev_lcell_comb \rr|WideOr5~9 (
// Equation(s):
// \rr|WideOr5~9_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [4] & \rr|bg_str_count[3]~DUPLICATE_q )) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [4] & !\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count[3]~DUPLICATE_q  & 
// \rr|bg_str_count[0]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [4] & (!\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count [5] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [4] & 
// (!\rr|bg_str_count[2]~DUPLICATE_q  $ (\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~9 .extended_lut = "off";
defparam \rr|WideOr5~9 .lut_mask = 64'h0A211000000C0018;
defparam \rr|WideOr5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N48
cyclonev_lcell_comb \rr|WideOr5~11 (
// Equation(s):
// \rr|WideOr5~11_combout  = ( \rr|WideOr5~8_combout  & ( \rr|WideOr5~9_combout  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|WideOr5~10_combout ) # (\rr|bg_str_count [6])))) # (\rr|bg_str_count [11] & ((!\rr|bg_str_count [6]) # 
// ((\rr|bg_str_count[5]~DUPLICATE_q  & \rr|WideOr5~10_combout )))) ) ) ) # ( !\rr|WideOr5~8_combout  & ( \rr|WideOr5~9_combout  & ( (!\rr|WideOr5~10_combout  & (\rr|bg_str_count [11] & (!\rr|bg_str_count [6]))) # (\rr|WideOr5~10_combout  & 
// ((!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [6]))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [11])))) ) ) ) # ( \rr|WideOr5~8_combout  & ( !\rr|WideOr5~9_combout  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  
// & ((\rr|WideOr5~10_combout ) # (\rr|bg_str_count [6])))) # (\rr|bg_str_count [11] & (\rr|bg_str_count [6] & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|WideOr5~10_combout ))) ) ) ) # ( !\rr|WideOr5~8_combout  & ( !\rr|WideOr5~9_combout  & ( 
// (\rr|WideOr5~10_combout  & ((!\rr|bg_str_count [11] & (!\rr|bg_str_count [6] & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count [11] & (\rr|bg_str_count [6] & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|WideOr5~10_combout ),
	.datae(!\rr|WideOr5~8_combout ),
	.dataf(!\rr|WideOr5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~11 .extended_lut = "off";
defparam \rr|WideOr5~11 .lut_mask = 64'h008120A144C564E5;
defparam \rr|WideOr5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N6
cyclonev_lcell_comb \rr|WideOr5~12 (
// Equation(s):
// \rr|WideOr5~12_combout  = ( !\rr|WideOr5~5_combout  & ( \rr|WideOr5~11_combout  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|WideOr5~7_combout  & ((\rr|WideOr5~1_combout ) # (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr5~5_combout  & ( 
// !\rr|WideOr5~11_combout  & ( !\rr|bg_str_count[9]~DUPLICATE_q  ) ) ) # ( !\rr|WideOr5~5_combout  & ( !\rr|WideOr5~11_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q ) # ((!\rr|WideOr5~7_combout  & ((\rr|WideOr5~1_combout ) # 
// (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~1_combout ),
	.datad(!\rr|WideOr5~7_combout ),
	.datae(!\rr|WideOr5~5_combout ),
	.dataf(!\rr|WideOr5~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~12 .extended_lut = "off";
defparam \rr|WideOr5~12 .lut_mask = 64'hBFAAAAAA15000000;
defparam \rr|WideOr5~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N42
cyclonev_lcell_comb \rr|WideOr5~25 (
// Equation(s):
// \rr|WideOr5~25_combout  = ( \rr|WideOr5~13_combout  & ( \rr|WideOr5~12_combout  & ( (!\rr|bg_str_count [7] & ((!\rr|bg_str_count[10]~DUPLICATE_q  & ((\rr|WideOr5~17_combout ))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|WideOr5~21_combout )))) # 
// (\rr|bg_str_count [7] & (((\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr5~13_combout  & ( \rr|WideOr5~12_combout  & ( (!\rr|bg_str_count [7] & ((!\rr|bg_str_count[10]~DUPLICATE_q  & ((\rr|WideOr5~17_combout ))) # 
// (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|WideOr5~21_combout )))) ) ) ) # ( \rr|WideOr5~13_combout  & ( !\rr|WideOr5~12_combout  & ( ((!\rr|bg_str_count[10]~DUPLICATE_q  & ((\rr|WideOr5~17_combout ))) # (\rr|bg_str_count[10]~DUPLICATE_q  & 
// (\rr|WideOr5~21_combout ))) # (\rr|bg_str_count [7]) ) ) ) # ( !\rr|WideOr5~13_combout  & ( !\rr|WideOr5~12_combout  & ( (!\rr|bg_str_count [7] & ((!\rr|bg_str_count[10]~DUPLICATE_q  & ((\rr|WideOr5~17_combout ))) # (\rr|bg_str_count[10]~DUPLICATE_q  & 
// (\rr|WideOr5~21_combout )))) # (\rr|bg_str_count [7] & (((!\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|WideOr5~21_combout ),
	.datac(!\rr|WideOr5~17_combout ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|WideOr5~13_combout ),
	.dataf(!\rr|WideOr5~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~25 .extended_lut = "off";
defparam \rr|WideOr5~25 .lut_mask = 64'h5F225F770A220A77;
defparam \rr|WideOr5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N18
cyclonev_lcell_comb \rr|WideOr5~56 (
// Equation(s):
// \rr|WideOr5~56_combout  = ( \rr|WideOr5~53_combout  & ( \rr|WideOr5~25_combout  & ( ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr5~28_combout )) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr5~55_combout )))) # (\rr|bg_str_count [12]) ) ) ) # ( 
// !\rr|WideOr5~53_combout  & ( \rr|WideOr5~25_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|bg_str_count [12])) # (\rr|WideOr5~28_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|WideOr5~55_combout  & !\rr|bg_str_count [12])))) ) ) ) # ( 
// \rr|WideOr5~53_combout  & ( !\rr|WideOr5~25_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr5~28_combout  & ((!\rr|bg_str_count [12])))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|bg_str_count [12]) # (\rr|WideOr5~55_combout )))) ) ) ) # ( 
// !\rr|WideOr5~53_combout  & ( !\rr|WideOr5~25_combout  & ( (!\rr|bg_str_count [12] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr5~28_combout )) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr5~55_combout ))))) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|WideOr5~28_combout ),
	.datac(!\rr|WideOr5~55_combout ),
	.datad(!\rr|bg_str_count [12]),
	.datae(!\rr|WideOr5~53_combout ),
	.dataf(!\rr|WideOr5~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~56 .extended_lut = "off";
defparam \rr|WideOr5~56 .lut_mask = 64'h2700275527AA27FF;
defparam \rr|WideOr5~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N3
cyclonev_lcell_comb \rr|Selector11~0 (
// Equation(s):
// \rr|Selector11~0_combout  = ( \rr|WideOr5~56_combout  & ( (!\rr|S.WRITE_REG~DUPLICATE_q  & (\rr|S.WRITE_BG~DUPLICATE_q )) # (\rr|S.WRITE_REG~DUPLICATE_q  & ((\rr|hex|WideOr2~0_combout ))) ) ) # ( !\rr|WideOr5~56_combout  & ( (\rr|S.WRITE_REG~DUPLICATE_q  
// & \rr|hex|WideOr2~0_combout ) ) )

	.dataa(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datad(!\rr|hex|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector11~0 .extended_lut = "off";
defparam \rr|Selector11~0 .lut_mask = 64'h000F000F505F505F;
defparam \rr|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N5
dffeas \rr|ascii_input[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[25] .is_wysiwyg = "true";
defparam \rr|ascii_input[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [25]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y72_N41
dffeas \controller|controller|buffer|data_in_2[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[25] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [25]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N0
cyclonev_lcell_comb \controller|controller|buffer|read_data[25]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[25]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[25]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[25]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[25]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[25]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N26
dffeas \controller|controller|buffer|data_in_1[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[25] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [25]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y67_N1
dffeas \controller|controller|buffer|read_data[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[25]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[25] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N18
cyclonev_lcell_comb \rr|Selector10~0 (
// Equation(s):
// \rr|Selector10~0_combout  = ( \rr|reg_num [0] & ( \rr|S.WRITE_REG~DUPLICATE_q  & ( \rr|reg_num [2] ) ) ) # ( !\rr|reg_num [0] & ( \rr|S.WRITE_REG~DUPLICATE_q  & ( (\rr|reg_num [2] & ((!\rr|reg_num [3]) # (\rr|reg_num [1]))) ) ) )

	.dataa(!\rr|reg_num [3]),
	.datab(!\rr|reg_num [1]),
	.datac(!\rr|reg_num [2]),
	.datad(gnd),
	.datae(!\rr|reg_num [0]),
	.dataf(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector10~0 .extended_lut = "off";
defparam \rr|Selector10~0 .lut_mask = 64'h000000000B0B0F0F;
defparam \rr|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N12
cyclonev_lcell_comb \rr|WideOr6~30 (
// Equation(s):
// \rr|WideOr6~30_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count [3] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count [3] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & 
// ( !\rr|bg_str_count [3] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~30 .extended_lut = "off";
defparam \rr|WideOr6~30 .lut_mask = 64'h0100000000800040;
defparam \rr|WideOr6~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N45
cyclonev_lcell_comb \rr|WideOr6~32 (
// Equation(s):
// \rr|WideOr6~32_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & (!\rr|bg_str_count[1]~DUPLICATE_q  $ (!\rr|bg_str_count[2]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [3]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~32 .extended_lut = "off";
defparam \rr|WideOr6~32 .lut_mask = 64'h000000005A005A00;
defparam \rr|WideOr6~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N57
cyclonev_lcell_comb \rr|WideOr6~6 (
// Equation(s):
// \rr|WideOr6~6_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~6 .extended_lut = "off";
defparam \rr|WideOr6~6 .lut_mask = 64'h0000000000C000C0;
defparam \rr|WideOr6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N42
cyclonev_lcell_comb \rr|WideOr6~31 (
// Equation(s):
// \rr|WideOr6~31_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [3])) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count [3] & 
// ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [3]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~31 .extended_lut = "off";
defparam \rr|WideOr6~31 .lut_mask = 64'h00FC00FC0C000C00;
defparam \rr|WideOr6~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N48
cyclonev_lcell_comb \rr|WideOr6~33 (
// Equation(s):
// \rr|WideOr6~33_combout  = ( \rr|WideOr6~6_combout  & ( \rr|WideOr6~31_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|WideOr6~32_combout )))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr6~6_combout  & ( \rr|WideOr6~31_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|WideOr6~32_combout )))) ) ) ) # ( \rr|WideOr6~6_combout  & ( !\rr|WideOr6~31_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// \rr|WideOr6~32_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr6~6_combout  & ( !\rr|WideOr6~31_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|WideOr6~32_combout ))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|WideOr6~32_combout ),
	.datae(!\rr|WideOr6~6_combout ),
	.dataf(!\rr|WideOr6~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~33 .extended_lut = "off";
defparam \rr|WideOr6~33 .lut_mask = 64'h0002404220226062;
defparam \rr|WideOr6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N21
cyclonev_lcell_comb \rr|WideOr6~34 (
// Equation(s):
// \rr|WideOr6~34_combout  = ( \rr|WideOr6~33_combout  & ( ((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|WideOr6~30_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) # ( !\rr|WideOr6~33_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr6~30_combout  
// & !\rr|bg_str_count[9]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|WideOr6~30_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr6~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~34 .extended_lut = "off";
defparam \rr|WideOr6~34 .lut_mask = 64'h0A000A000AFF0AFF;
defparam \rr|WideOr6~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N27
cyclonev_lcell_comb \rr|WideOr6~21 (
// Equation(s):
// \rr|WideOr6~21_combout  = ( \rr|bg_str_count [2] & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [1] & !\rr|bg_str_count[0]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count [2] & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [1] & 
// !\rr|bg_str_count[0]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~21 .extended_lut = "off";
defparam \rr|WideOr6~21 .lut_mask = 64'h05000500A000A000;
defparam \rr|WideOr6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N3
cyclonev_lcell_comb \rr|WideOr6~27 (
// Equation(s):
// \rr|WideOr6~27_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q 
//  & !\rr|bg_str_count[3]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~27 .extended_lut = "off";
defparam \rr|WideOr6~27 .lut_mask = 64'h505050505A005A00;
defparam \rr|WideOr6~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N45
cyclonev_lcell_comb \rr|WideOr6~28 (
// Equation(s):
// \rr|WideOr6~28_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count [1]))) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count [1])) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [1]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~28 .extended_lut = "off";
defparam \rr|WideOr6~28 .lut_mask = 64'h003000300CC00CC0;
defparam \rr|WideOr6~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N33
cyclonev_lcell_comb \rr|WideOr6~36 (
// Equation(s):
// \rr|WideOr6~36_combout  = ( \rr|WideOr6~28_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|WideOr6~27_combout ))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr6~21_combout )))) ) ) # ( !\rr|WideOr6~28_combout  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|WideOr6~27_combout ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// (\rr|WideOr6~21_combout )))) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|WideOr6~21_combout ),
	.datad(!\rr|WideOr6~27_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr6~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~36 .extended_lut = "off";
defparam \rr|WideOr6~36 .lut_mask = 64'h0145014589CD89CD;
defparam \rr|WideOr6~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N12
cyclonev_lcell_comb \rr|WideOr6~5 (
// Equation(s):
// \rr|WideOr6~5_combout  = ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~5 .extended_lut = "off";
defparam \rr|WideOr6~5 .lut_mask = 64'h0500050000000000;
defparam \rr|WideOr6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N15
cyclonev_lcell_comb \rr|WideOr6~37 (
// Equation(s):
// \rr|WideOr6~37_combout  = ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~37 .extended_lut = "off";
defparam \rr|WideOr6~37 .lut_mask = 64'h5500550000000000;
defparam \rr|WideOr6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N30
cyclonev_lcell_comb \rr|WideOr6~38 (
// Equation(s):
// \rr|WideOr6~38_combout  = ( \rr|WideOr6~37_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr6~5_combout )) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|bg_str_count [3]))))) ) ) # ( !\rr|WideOr6~37_combout  
// & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|WideOr6~5_combout )) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|WideOr6~5_combout ),
	.datad(!\rr|bg_str_count [3]),
	.datae(gnd),
	.dataf(!\rr|WideOr6~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~38 .extended_lut = "off";
defparam \rr|WideOr6~38 .lut_mask = 64'h08080808082A082A;
defparam \rr|WideOr6~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N21
cyclonev_lcell_comb \rr|WideOr6~39 (
// Equation(s):
// \rr|WideOr6~39_combout  = ( \rr|WideOr6~21_combout  & ( (!\rr|bg_str_count [4] & (\rr|WideOr6~5_combout  & \rr|bg_str_count [5])) # (\rr|bg_str_count [4] & ((!\rr|bg_str_count [5]))) ) ) # ( !\rr|WideOr6~21_combout  & ( (!\rr|bg_str_count [4] & 
// (\rr|WideOr6~5_combout  & \rr|bg_str_count [5])) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|WideOr6~5_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|WideOr6~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~39 .extended_lut = "off";
defparam \rr|WideOr6~39 .lut_mask = 64'h000C000C330C330C;
defparam \rr|WideOr6~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N33
cyclonev_lcell_comb \rr|WideOr6~35 (
// Equation(s):
// \rr|WideOr6~35_combout  = ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [4] & \rr|WideOr6~5_combout ) ) ) # ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count [4] & \rr|WideOr6~6_combout ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|WideOr6~6_combout ),
	.datad(!\rr|WideOr6~5_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~35 .extended_lut = "off";
defparam \rr|WideOr6~35 .lut_mask = 64'h0303030300CC00CC;
defparam \rr|WideOr6~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N36
cyclonev_lcell_comb \rr|WideOr6~40 (
// Equation(s):
// \rr|WideOr6~40_combout  = ( \rr|WideOr6~39_combout  & ( \rr|WideOr6~35_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((\rr|WideOr6~36_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|WideOr6~38_combout 
// )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr6~39_combout  & ( \rr|WideOr6~35_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr6~36_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (((\rr|WideOr6~38_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( \rr|WideOr6~39_combout  & ( !\rr|WideOr6~35_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((\rr|WideOr6~36_combout )))) # 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr6~38_combout )))) ) ) ) # ( !\rr|WideOr6~39_combout  & ( !\rr|WideOr6~35_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (\rr|WideOr6~36_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr6~38_combout )))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr6~36_combout ),
	.datad(!\rr|WideOr6~38_combout ),
	.datae(!\rr|WideOr6~39_combout ),
	.dataf(!\rr|WideOr6~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~40 .extended_lut = "off";
defparam \rr|WideOr6~40 .lut_mask = 64'h02468ACE13579BDF;
defparam \rr|WideOr6~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N18
cyclonev_lcell_comb \rr|WideOr6~23 (
// Equation(s):
// \rr|WideOr6~23_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & ((!\rr|bg_str_count [2] & ((\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count [2] & (\rr|bg_str_count [4] & !\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count [3] & ((!\rr|bg_str_count [2]) # (!\rr|bg_str_count[1]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|bg_str_count [3]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~23 .extended_lut = "off";
defparam \rr|WideOr6~23 .lut_mask = 64'h0C080C0810A010A0;
defparam \rr|WideOr6~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N57
cyclonev_lcell_comb \rr|WideOr6~29 (
// Equation(s):
// \rr|WideOr6~29_combout  = ( \rr|WideOr6~27_combout  & ( \rr|WideOr6~28_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q ) # ((\rr|WideOr6~6_combout  & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) ) # ( !\rr|WideOr6~27_combout  & ( \rr|WideOr6~28_combout  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|WideOr6~6_combout ))) ) ) ) # ( \rr|WideOr6~27_combout  & ( !\rr|WideOr6~28_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr6~6_combout  & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) ) # ( !\rr|WideOr6~27_combout  & ( !\rr|WideOr6~28_combout  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr6~6_combout  & 
// !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|WideOr6~6_combout ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|WideOr6~27_combout ),
	.dataf(!\rr|WideOr6~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~29 .extended_lut = "off";
defparam \rr|WideOr6~29 .lut_mask = 64'h050005AAAF00AFAA;
defparam \rr|WideOr6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N24
cyclonev_lcell_comb \rr|WideOr6~53 (
// Equation(s):
// \rr|WideOr6~53_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( ((\rr|WideOr6~29_combout  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[7]~DUPLICATE_q )))))) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// (((\rr|WideOr6~23_combout  & ((!\rr|bg_str_count[7]~DUPLICATE_q )))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|WideOr6~6_combout )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (((\rr|WideOr6~23_combout )))))) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|WideOr6~23_combout ),
	.datad(!\rr|WideOr6~6_combout ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(!\rr|WideOr6~29_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~53 .extended_lut = "on";
defparam \rr|WideOr6~53 .lut_mask = 64'h03030C1D0C0C0303;
defparam \rr|WideOr6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N6
cyclonev_lcell_comb \rr|WideOr6~41 (
// Equation(s):
// \rr|WideOr6~41_combout  = ( \rr|WideOr6~40_combout  & ( \rr|WideOr6~53_combout  & ( ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count [6])) # (\rr|WideOr6~34_combout ) ) ) ) # ( !\rr|WideOr6~40_combout  & ( \rr|WideOr6~53_combout  & ( 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|bg_str_count [6]))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr6~34_combout  & !\rr|bg_str_count [6])) ) ) ) # ( \rr|WideOr6~40_combout  & ( !\rr|WideOr6~53_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [6]))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|bg_str_count [6]) # (\rr|WideOr6~34_combout ))) ) ) ) # ( !\rr|WideOr6~40_combout  & ( !\rr|WideOr6~53_combout  & ( (\rr|WideOr6~34_combout  & (\rr|bg_str_count[8]~DUPLICATE_q  & 
// !\rr|bg_str_count [6])) ) ) )

	.dataa(!\rr|WideOr6~34_combout ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(gnd),
	.datae(!\rr|WideOr6~40_combout ),
	.dataf(!\rr|WideOr6~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~41 .extended_lut = "off";
defparam \rr|WideOr6~41 .lut_mask = 64'h1010D3D31C1CDFDF;
defparam \rr|WideOr6~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N36
cyclonev_lcell_comb \rr|WideOr6~10 (
// Equation(s):
// \rr|WideOr6~10_combout  = ( \rr|bg_str_count [0] & ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [3] & (!\rr|bg_str_count [4] & \rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count [0] & ( !\rr|bg_str_count [9] & ( 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [3] & (\rr|bg_str_count [4] & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~10 .extended_lut = "off";
defparam \rr|WideOr6~10 .lut_mask = 64'h0100000000000080;
defparam \rr|WideOr6~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N6
cyclonev_lcell_comb \rr|WideOr6~11 (
// Equation(s):
// \rr|WideOr6~11_combout  = ( \rr|bg_str_count [0] & ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [2])))) # (\rr|bg_str_count [4] & ((!\rr|bg_str_count [2] & ((!\rr|bg_str_count [3]))) # 
// (\rr|bg_str_count [2] & (!\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [0] & ( \rr|bg_str_count [9] & ( (\rr|bg_str_count [3] & (!\rr|bg_str_count [4] & (!\rr|bg_str_count[1]~DUPLICATE_q  $ (!\rr|bg_str_count [2])))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~11 .extended_lut = "off";
defparam \rr|WideOr6~11 .lut_mask = 64'h0000000010205C0A;
defparam \rr|WideOr6~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N12
cyclonev_lcell_comb \rr|WideOr6~12 (
// Equation(s):
// \rr|WideOr6~12_combout  = ( !\rr|bg_str_count [0] & ( \rr|bg_str_count [9] & ( (\rr|bg_str_count [4] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [3] & \rr|bg_str_count [2])) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [3] & 
// !\rr|bg_str_count [2])))) ) ) ) # ( \rr|bg_str_count [0] & ( !\rr|bg_str_count [9] & ( (!\rr|bg_str_count [3] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [4] & \rr|bg_str_count [2])) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count 
// [2]))))) ) ) ) # ( !\rr|bg_str_count [0] & ( !\rr|bg_str_count [9] & ( (\rr|bg_str_count [3] & (!\rr|bg_str_count [4] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count [2])))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~12 .extended_lut = "off";
defparam \rr|WideOr6~12 .lut_mask = 64'h3020440801080000;
defparam \rr|WideOr6~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N18
cyclonev_lcell_comb \rr|WideOr6~9 (
// Equation(s):
// \rr|WideOr6~9_combout  = ( !\rr|bg_str_count [0] & ( \rr|bg_str_count [9] & ( (\rr|bg_str_count [4] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [3] & \rr|bg_str_count [2])) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [3] & 
// !\rr|bg_str_count [2])))) ) ) ) # ( \rr|bg_str_count [0] & ( !\rr|bg_str_count [9] & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [2])))) # (\rr|bg_str_count [4] & (!\rr|bg_str_count [3] & 
// (!\rr|bg_str_count[1]~DUPLICATE_q  $ (!\rr|bg_str_count [2])))) ) ) ) # ( !\rr|bg_str_count [0] & ( !\rr|bg_str_count [9] & ( (\rr|bg_str_count [3] & (!\rr|bg_str_count [4] & (!\rr|bg_str_count[1]~DUPLICATE_q  $ (!\rr|bg_str_count [2])))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~9 .extended_lut = "off";
defparam \rr|WideOr6~9 .lut_mask = 64'h1020540801080000;
defparam \rr|WideOr6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N42
cyclonev_lcell_comb \rr|WideOr6~13 (
// Equation(s):
// \rr|WideOr6~13_combout  = ( \rr|bg_str_count [5] & ( \rr|WideOr6~9_combout  & ( (\rr|bg_str_count [7]) # (\rr|WideOr6~10_combout ) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|WideOr6~9_combout  & ( (!\rr|bg_str_count [7] & ((\rr|WideOr6~12_combout ))) # 
// (\rr|bg_str_count [7] & (\rr|WideOr6~11_combout )) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|WideOr6~9_combout  & ( (\rr|WideOr6~10_combout  & !\rr|bg_str_count [7]) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|WideOr6~9_combout  & ( (!\rr|bg_str_count [7] & 
// ((\rr|WideOr6~12_combout ))) # (\rr|bg_str_count [7] & (\rr|WideOr6~11_combout )) ) ) )

	.dataa(!\rr|WideOr6~10_combout ),
	.datab(!\rr|WideOr6~11_combout ),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|WideOr6~12_combout ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|WideOr6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~13 .extended_lut = "off";
defparam \rr|WideOr6~13 .lut_mask = 64'h03F3505003F35F5F;
defparam \rr|WideOr6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N18
cyclonev_lcell_comb \rr|WideOr6~14 (
// Equation(s):
// \rr|WideOr6~14_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr6~5_combout ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((\rr|WideOr6~6_combout )))) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr6~5_combout )) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|WideOr6~6_combout ))))) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|WideOr6~5_combout ),
	.datad(!\rr|WideOr6~6_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~14 .extended_lut = "off";
defparam \rr|WideOr6~14 .lut_mask = 64'h082A082A02460246;
defparam \rr|WideOr6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N9
cyclonev_lcell_comb \rr|WideOr6~15 (
// Equation(s):
// \rr|WideOr6~15_combout  = ( \rr|WideOr6~14_combout  & ( (!\rr|bg_str_count [11] & (\rr|WideOr6~13_combout )) # (\rr|bg_str_count [11] & ((\rr|bg_str_count [9]))) ) ) # ( !\rr|WideOr6~14_combout  & ( (!\rr|bg_str_count [11] & \rr|WideOr6~13_combout ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(gnd),
	.datac(!\rr|WideOr6~13_combout ),
	.datad(!\rr|bg_str_count [9]),
	.datae(gnd),
	.dataf(!\rr|WideOr6~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~15 .extended_lut = "off";
defparam \rr|WideOr6~15 .lut_mask = 64'h0A0A0A0A0A5F0A5F;
defparam \rr|WideOr6~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N54
cyclonev_lcell_comb \rr|WideOr6~7 (
// Equation(s):
// \rr|WideOr6~7_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (\rr|WideOr6~5_combout )) # (\rr|bg_str_count [5] & ((\rr|WideOr6~6_combout ))) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & 
// \rr|WideOr6~6_combout ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(gnd),
	.datac(!\rr|WideOr6~5_combout ),
	.datad(!\rr|WideOr6~6_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~7 .extended_lut = "off";
defparam \rr|WideOr6~7 .lut_mask = 64'h00AA00AA0A5F0A5F;
defparam \rr|WideOr6~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N24
cyclonev_lcell_comb \rr|WideOr6~0 (
// Equation(s):
// \rr|WideOr6~0_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count [4] & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (((\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count[3]~DUPLICATE_q  & 
// (\rr|bg_str_count [1] & (!\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count [4] & ( (\rr|bg_str_count [1] & (!\rr|bg_str_count[3]~DUPLICATE_q  & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count [4] & ( (\rr|bg_str_count [1] & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count [4] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [1] & \rr|bg_str_count[0]~DUPLICATE_q )) # 
// (\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~0 .extended_lut = "off";
defparam \rr|WideOr6~0 .lut_mask = 64'h304001040040100C;
defparam \rr|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N18
cyclonev_lcell_comb \rr|WideOr6~1 (
// Equation(s):
// \rr|WideOr6~1_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [4] & (\rr|bg_str_count [1] & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [4] & (\rr|bg_str_count [1] & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [1] & \rr|bg_str_count[0]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~1 .extended_lut = "off";
defparam \rr|WideOr6~1 .lut_mask = 64'h0000000A04000800;
defparam \rr|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N36
cyclonev_lcell_comb \rr|WideOr6~2 (
// Equation(s):
// \rr|WideOr6~2_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count [4] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (!\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count [4] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & 
// ( !\rr|bg_str_count [4] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count [4] & ( 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~2 .extended_lut = "off";
defparam \rr|WideOr6~2 .lut_mask = 64'h2000100008001400;
defparam \rr|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N6
cyclonev_lcell_comb \rr|WideOr5~57 (
// Equation(s):
// \rr|WideOr5~57_combout  = ( \rr|bg_str_count [9] & ( !\rr|bg_str_count[7]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~57 .extended_lut = "off";
defparam \rr|WideOr5~57 .lut_mask = 64'h00000000CCCCCCCC;
defparam \rr|WideOr5~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N30
cyclonev_lcell_comb \rr|WideOr6~3 (
// Equation(s):
// \rr|WideOr6~3_combout  = ( \rr|WideOr5~57_combout  & ( (!\rr|bg_str_count [1] & ((!\rr|bg_str_count [3] & (\rr|bg_str_count [4] & \rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [3] & ((!\rr|bg_str_count[0]~DUPLICATE_q ))))) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~3 .extended_lut = "off";
defparam \rr|WideOr6~3 .lut_mask = 64'h0000000050205020;
defparam \rr|WideOr6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N48
cyclonev_lcell_comb \rr|WideOr6~4 (
// Equation(s):
// \rr|WideOr6~4_combout  = ( \rr|WideOr6~2_combout  & ( \rr|WideOr6~3_combout  & ( ((!\rr|bg_str_count [5] & ((\rr|WideOr6~1_combout ))) # (\rr|bg_str_count [5] & (\rr|WideOr6~0_combout ))) # (\rr|bg_str_count[2]~DUPLICATE_q ) ) ) ) # ( 
// !\rr|WideOr6~2_combout  & ( \rr|WideOr6~3_combout  & ( (!\rr|bg_str_count [5] & (((\rr|WideOr6~1_combout )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|WideOr6~0_combout ))) ) ) ) # ( 
// \rr|WideOr6~2_combout  & ( !\rr|WideOr6~3_combout  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|WideOr6~1_combout )))) # (\rr|bg_str_count [5] & (((\rr|WideOr6~0_combout )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|WideOr6~2_combout  & ( !\rr|WideOr6~3_combout  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & ((\rr|WideOr6~1_combout ))) # (\rr|bg_str_count [5] & (\rr|WideOr6~0_combout )))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|WideOr6~0_combout ),
	.datad(!\rr|WideOr6~1_combout ),
	.datae(!\rr|WideOr6~2_combout ),
	.dataf(!\rr|WideOr6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~4 .extended_lut = "off";
defparam \rr|WideOr6~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \rr|WideOr6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N3
cyclonev_lcell_comb \rr|WideOr6~8 (
// Equation(s):
// \rr|WideOr6~8_combout  = ( \rr|WideOr6~4_combout  & ( ((!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [4] & \rr|WideOr6~7_combout ))) # (\rr|bg_str_count[11]~DUPLICATE_q ) ) ) # ( !\rr|WideOr6~4_combout  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [4] & \rr|WideOr6~7_combout ))) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|WideOr6~7_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~8 .extended_lut = "off";
defparam \rr|WideOr6~8 .lut_mask = 64'h0080008055D555D5;
defparam \rr|WideOr6~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N21
cyclonev_lcell_comb \rr|WideOr6~47 (
// Equation(s):
// \rr|WideOr6~47_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [1] & (!\rr|bg_str_count [2] & (!\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count [9]))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [9] & (!\rr|bg_str_count [1] $ (!\rr|bg_str_count [2])))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & (\rr|bg_str_count [2] & (\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count [9]))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count [2] & (!\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count 
// [9]))) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [9]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~47 .extended_lut = "off";
defparam \rr|WideOr6~47 .lut_mask = 64'h0000400260004000;
defparam \rr|WideOr6~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N3
cyclonev_lcell_comb \rr|WideOr6~50 (
// Equation(s):
// \rr|WideOr6~50_combout  = ( \rr|WideOr6~21_combout  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count [9]) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|WideOr6~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~50 .extended_lut = "off";
defparam \rr|WideOr6~50 .lut_mask = 64'h00000000C0C0C0C0;
defparam \rr|WideOr6~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N48
cyclonev_lcell_comb \rr|WideOr6~48 (
// Equation(s):
// \rr|WideOr6~48_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [2] & !\rr|bg_str_count [9]))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [1] & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [2] & !\rr|bg_str_count [9]))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [1] 
// & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count [2] & !\rr|bg_str_count [9]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count [2] & !\rr|bg_str_count [9]))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count [9]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~48 .extended_lut = "off";
defparam \rr|WideOr6~48 .lut_mask = 64'h0200080010008000;
defparam \rr|WideOr6~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N54
cyclonev_lcell_comb \rr|WideOr6~49 (
// Equation(s):
// \rr|WideOr6~49_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [2] & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [1] & !\rr|bg_str_count [9]))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [2] & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count [1] & \rr|bg_str_count [9]))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count [9]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~49 .extended_lut = "off";
defparam \rr|WideOr6~49 .lut_mask = 64'h0001000000002000;
defparam \rr|WideOr6~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N6
cyclonev_lcell_comb \rr|WideOr6~43 (
// Equation(s):
// \rr|WideOr6~43_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((((!\rr|bg_str_count [7]))) # (\rr|WideOr6~47_combout ))) # (\rr|bg_str_count [5] & (((\rr|WideOr6~49_combout  & ((\rr|bg_str_count [7])))))) ) ) # ( 
// \rr|bg_str_count[4]~DUPLICATE_q  & ( ((!\rr|bg_str_count [5] & (((!\rr|bg_str_count [7]) # (\rr|WideOr6~48_combout )))) # (\rr|bg_str_count [5] & (\rr|WideOr6~50_combout  & ((\rr|bg_str_count [7]))))) ) )

	.dataa(!\rr|WideOr6~47_combout ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr6~50_combout ),
	.datad(!\rr|WideOr6~48_combout ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [7]),
	.datag(!\rr|WideOr6~49_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~43 .extended_lut = "on";
defparam \rr|WideOr6~43 .lut_mask = 64'hCCCCCCCC474703CF;
defparam \rr|WideOr6~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N30
cyclonev_lcell_comb \rr|WideOr6~52 (
// Equation(s):
// \rr|WideOr6~52_combout  = ( \rr|bg_str_count [9] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q ) # ((\rr|bg_str_count [1] & (!\rr|bg_str_count [0] & !\rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count [9] & ( 
// \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  ) ) ) # ( \rr|bg_str_count [9] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (((!\rr|bg_str_count [2]) # (\rr|bg_str_count [0])) # (\rr|bg_str_count 
// [1]))) ) ) ) # ( !\rr|bg_str_count [9] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[11]~DUPLICATE_q  & (((!\rr|bg_str_count [2]) # (\rr|bg_str_count [0])) # (\rr|bg_str_count [1]))) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [9]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~52 .extended_lut = "off";
defparam \rr|WideOr6~52 .lut_mask = 64'h3313CC4C3333DCCC;
defparam \rr|WideOr6~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N6
cyclonev_lcell_comb \rr|WideOr5~58 (
// Equation(s):
// \rr|WideOr5~58_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count [2]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~58 .extended_lut = "off";
defparam \rr|WideOr5~58 .lut_mask = 64'h00000000FF00FF00;
defparam \rr|WideOr5~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N42
cyclonev_lcell_comb \rr|WideOr6~42 (
// Equation(s):
// \rr|WideOr6~42_combout  = ( \rr|WideOr5~58_combout  & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [0] & !\rr|bg_str_count [9]))) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count [9]),
	.datae(gnd),
	.dataf(!\rr|WideOr5~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~42 .extended_lut = "off";
defparam \rr|WideOr6~42 .lut_mask = 64'h0000000040004000;
defparam \rr|WideOr6~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N30
cyclonev_lcell_comb \rr|WideOr6~51 (
// Equation(s):
// \rr|WideOr6~51_combout  = ( \rr|bg_str_count [0] & ( \rr|bg_str_count [11] & ( (!\rr|bg_str_count [9] & ((!\rr|bg_str_count [3]) # ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [2])))) ) ) ) # ( !\rr|bg_str_count [0] & ( \rr|bg_str_count [11] & 
// ( !\rr|bg_str_count [9] ) ) ) # ( \rr|bg_str_count [0] & ( !\rr|bg_str_count [11] & ( (!\rr|bg_str_count [3] & (((!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [2])) # (\rr|bg_str_count [9]))) # (\rr|bg_str_count [3] & (\rr|bg_str_count [9] & 
// ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [2])))) ) ) ) # ( !\rr|bg_str_count [0] & ( !\rr|bg_str_count [11] & ( \rr|bg_str_count [9] ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [9]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~51 .extended_lut = "off";
defparam \rr|WideOr6~51 .lut_mask = 64'h0F0F0E8FF0F0E0F0;
defparam \rr|WideOr6~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N36
cyclonev_lcell_comb \rr|WideOr6~16 (
// Equation(s):
// \rr|WideOr6~16_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & ((!\rr|WideOr6~43_combout  & (\rr|WideOr6~51_combout )) # (\rr|WideOr6~43_combout  & (((\rr|WideOr6~52_combout )))))) # (\rr|bg_str_count [7] & 
// (\rr|WideOr6~43_combout )) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & ((!\rr|WideOr6~43_combout  & (\rr|WideOr4~29_combout )) # (\rr|WideOr6~43_combout  & (((\rr|WideOr6~42_combout )))))) # (\rr|bg_str_count [7] & 
// (\rr|WideOr6~43_combout )) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|WideOr6~43_combout ),
	.datac(!\rr|WideOr4~29_combout ),
	.datad(!\rr|WideOr6~52_combout ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|WideOr6~42_combout ),
	.datag(!\rr|WideOr6~51_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~16 .extended_lut = "on";
defparam \rr|WideOr6~16 .lut_mask = 64'h193B1919193B3B3B;
defparam \rr|WideOr6~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N30
cyclonev_lcell_comb \rr|WideOr6~22 (
// Equation(s):
// \rr|WideOr6~22_combout  = ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [0] & (\rr|bg_str_count [1] & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~22 .extended_lut = "off";
defparam \rr|WideOr6~22 .lut_mask = 64'h0008000000000000;
defparam \rr|WideOr6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N0
cyclonev_lcell_comb \rr|WideOr6~24 (
// Equation(s):
// \rr|WideOr6~24_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|WideOr6~5_combout  & ( (\rr|WideOr6~22_combout  & \rr|bg_str_count [7]) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|WideOr6~5_combout  & ( (!\rr|bg_str_count [7] & 
// (((\rr|WideOr6~22_combout )))) # (\rr|bg_str_count [7] & (!\rr|bg_str_count [11] & ((!\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|WideOr6~5_combout  & ( (\rr|WideOr6~22_combout  & \rr|bg_str_count [7]) ) ) ) # 
// ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|WideOr6~5_combout  & ( (\rr|WideOr6~22_combout  & !\rr|bg_str_count [7]) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|WideOr6~22_combout ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [7]),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|WideOr6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~24 .extended_lut = "off";
defparam \rr|WideOr6~24 .lut_mask = 64'h3300003333A00033;
defparam \rr|WideOr6~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N54
cyclonev_lcell_comb \rr|WideOr6~61 (
// Equation(s):
// \rr|WideOr6~61_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & ((!\rr|bg_str_count [0] & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count [11])) # (\rr|bg_str_count [0] & 
// ((!\rr|bg_str_count [11]))))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [0] & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [11] & !\rr|bg_str_count [1]))) ) ) ) # ( 
// \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [0] & (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [11] & \rr|bg_str_count [1]))) # (\rr|bg_str_count [0] & (!\rr|bg_str_count[3]~DUPLICATE_q  & 
// (!\rr|bg_str_count [11]))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count [1] & ((\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|bg_str_count [0])))) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count [1]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~61 .extended_lut = "off";
defparam \rr|WideOr6~61 .lut_mask = 64'h0070404220005800;
defparam \rr|WideOr6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N24
cyclonev_lcell_comb \rr|WideOr6~20 (
// Equation(s):
// \rr|WideOr6~20_combout  = ( \rr|bg_str_count [1] & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count [3] & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count [11])) ) ) ) # ( !\rr|bg_str_count [1] & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count [3] & 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [11] & \rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [1] & ( !\rr|bg_str_count [0] & ( (\rr|bg_str_count [3] & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [11] & 
// !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [1] & ( !\rr|bg_str_count [0] & ( (\rr|bg_str_count [3] & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [11] & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [1]),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~20 .extended_lut = "off";
defparam \rr|WideOr6~20 .lut_mask = 64'h0100040000020808;
defparam \rr|WideOr6~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N12
cyclonev_lcell_comb \rr|WideOr6~57 (
// Equation(s):
// \rr|WideOr6~57_combout  = ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( ((!\rr|bg_str_count [7] & (\rr|bg_str_count [11] & ((\rr|WideOr6~23_combout )))) # (\rr|bg_str_count [7] & (((\rr|WideOr6~22_combout ))))) ) ) # ( \rr|bg_str_count[5]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [7] & (\rr|WideOr6~61_combout )) # (\rr|bg_str_count [7] & (((\rr|WideOr6~20_combout )))) ) )

	.dataa(!\rr|WideOr6~61_combout ),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|WideOr6~20_combout ),
	.datad(!\rr|WideOr6~22_combout ),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|WideOr6~23_combout ),
	.datag(!\rr|bg_str_count [11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~57 .extended_lut = "on";
defparam \rr|WideOr6~57 .lut_mask = 64'h003347470C3F4747;
defparam \rr|WideOr6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N9
cyclonev_lcell_comb \rr|WideOr6~25 (
// Equation(s):
// \rr|WideOr6~25_combout  = ( \rr|WideOr6~57_combout  & ( (\rr|WideOr6~24_combout ) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) # ( !\rr|WideOr6~57_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|WideOr6~24_combout ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|WideOr6~24_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr6~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~25 .extended_lut = "off";
defparam \rr|WideOr6~25 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \rr|WideOr6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N12
cyclonev_lcell_comb \rr|WideOr6~26 (
// Equation(s):
// \rr|WideOr6~26_combout  = ( \rr|WideOr6~16_combout  & ( \rr|WideOr6~25_combout  & ( ((!\rr|bg_str_count [8] & ((\rr|WideOr6~8_combout ))) # (\rr|bg_str_count [8] & (\rr|WideOr6~15_combout ))) # (\rr|bg_str_count [6]) ) ) ) # ( !\rr|WideOr6~16_combout  & ( 
// \rr|WideOr6~25_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [8] & ((\rr|WideOr6~8_combout ))) # (\rr|bg_str_count [8] & (\rr|WideOr6~15_combout )))) # (\rr|bg_str_count [6] & (((\rr|bg_str_count [8])))) ) ) ) # ( \rr|WideOr6~16_combout  & ( 
// !\rr|WideOr6~25_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [8] & ((\rr|WideOr6~8_combout ))) # (\rr|bg_str_count [8] & (\rr|WideOr6~15_combout )))) # (\rr|bg_str_count [6] & (((!\rr|bg_str_count [8])))) ) ) ) # ( !\rr|WideOr6~16_combout  & 
// ( !\rr|WideOr6~25_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [8] & ((\rr|WideOr6~8_combout ))) # (\rr|bg_str_count [8] & (\rr|WideOr6~15_combout )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr6~15_combout ),
	.datac(!\rr|WideOr6~8_combout ),
	.datad(!\rr|bg_str_count [8]),
	.datae(!\rr|WideOr6~16_combout ),
	.dataf(!\rr|WideOr6~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~26 .extended_lut = "off";
defparam \rr|WideOr6~26 .lut_mask = 64'h0A225F220A775F77;
defparam \rr|WideOr6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N45
cyclonev_lcell_comb \rr|Selector10~1 (
// Equation(s):
// \rr|Selector10~1_combout  = ( \rr|WideOr6~41_combout  & ( \rr|WideOr6~26_combout  & ( ((\rr|Selector12~0_combout  & ((\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count [11])))) # (\rr|Selector10~0_combout ) ) ) ) # ( !\rr|WideOr6~41_combout  & ( 
// \rr|WideOr6~26_combout  & ( ((\rr|bg_str_count[10]~DUPLICATE_q  & \rr|Selector12~0_combout )) # (\rr|Selector10~0_combout ) ) ) ) # ( \rr|WideOr6~41_combout  & ( !\rr|WideOr6~26_combout  & ( ((\rr|bg_str_count [11] & (!\rr|bg_str_count[10]~DUPLICATE_q  & 
// \rr|Selector12~0_combout ))) # (\rr|Selector10~0_combout ) ) ) ) # ( !\rr|WideOr6~41_combout  & ( !\rr|WideOr6~26_combout  & ( \rr|Selector10~0_combout  ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|Selector10~0_combout ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|Selector12~0_combout ),
	.datae(!\rr|WideOr6~41_combout ),
	.dataf(!\rr|WideOr6~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector10~1 .extended_lut = "off";
defparam \rr|Selector10~1 .lut_mask = 64'h33333373333F337F;
defparam \rr|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N47
dffeas \rr|ascii_input[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[26] .is_wysiwyg = "true";
defparam \rr|ascii_input[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [26]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y74_N14
dffeas \controller|controller|buffer|data_in_2[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[26] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [26]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N27
cyclonev_lcell_comb \controller|controller|buffer|read_data[26]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[26]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[26]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y72_N42
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[26]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[26]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[26]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y72_N44
dffeas \controller|controller|buffer|data_in_1[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[26] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [26]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y69_N28
dffeas \controller|controller|buffer|read_data[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[26]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[26] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N24
cyclonev_lcell_comb \rr|Selector9~1 (
// Equation(s):
// \rr|Selector9~1_combout  = ( \rr|reg_num [3] & ( \rr|reg_num [1] & ( (\rr|S.WRITE_BG~DUPLICATE_q  & !\rr|S.WRITE_REG~DUPLICATE_q ) ) ) ) # ( !\rr|reg_num [3] & ( \rr|reg_num [1] & ( (\rr|S.WRITE_BG~DUPLICATE_q  & !\rr|S.WRITE_REG~DUPLICATE_q ) ) ) ) # ( 
// \rr|reg_num [3] & ( !\rr|reg_num [1] & ( (!\rr|S.WRITE_REG~DUPLICATE_q  & (\rr|S.WRITE_BG~DUPLICATE_q )) # (\rr|S.WRITE_REG~DUPLICATE_q  & ((!\rr|reg_num [2]))) ) ) ) # ( !\rr|reg_num [3] & ( !\rr|reg_num [1] & ( (\rr|S.WRITE_BG~DUPLICATE_q  & 
// !\rr|S.WRITE_REG~DUPLICATE_q ) ) ) )

	.dataa(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|reg_num [2]),
	.datad(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datae(!\rr|reg_num [3]),
	.dataf(!\rr|reg_num [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~1 .extended_lut = "off";
defparam \rr|Selector9~1 .lut_mask = 64'h550055F055005500;
defparam \rr|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N18
cyclonev_lcell_comb \rr|Selector9~2 (
// Equation(s):
// \rr|Selector9~2_combout  = ( \rr|WideOr5~55_combout  & ( \rr|WideOr5~28_combout  & ( \rr|Selector9~1_combout  ) ) ) # ( !\rr|WideOr5~55_combout  & ( \rr|WideOr5~28_combout  & ( (\rr|Selector9~1_combout  & (((!\rr|bg_str_count[8]~DUPLICATE_q ) # 
// (\rr|S.WRITE_REG~DUPLICATE_q )) # (\rr|bg_str_count [12]))) ) ) ) # ( \rr|WideOr5~55_combout  & ( !\rr|WideOr5~28_combout  & ( (\rr|Selector9~1_combout  & (((\rr|S.WRITE_REG~DUPLICATE_q ) # (\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count [12]))) ) 
// ) ) # ( !\rr|WideOr5~55_combout  & ( !\rr|WideOr5~28_combout  & ( (\rr|Selector9~1_combout  & ((\rr|S.WRITE_REG~DUPLICATE_q ) # (\rr|bg_str_count [12]))) ) ) )

	.dataa(!\rr|Selector9~1_combout ),
	.datab(!\rr|bg_str_count [12]),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datae(!\rr|WideOr5~55_combout ),
	.dataf(!\rr|WideOr5~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~2 .extended_lut = "off";
defparam \rr|Selector9~2 .lut_mask = 64'h1155155551555555;
defparam \rr|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N51
cyclonev_lcell_comb \rr|WideOr7~19 (
// Equation(s):
// \rr|WideOr7~19_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~19 .extended_lut = "off";
defparam \rr|WideOr7~19 .lut_mask = 64'h0000000000000200;
defparam \rr|WideOr7~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N24
cyclonev_lcell_comb \rr|WideOr7~30 (
// Equation(s):
// \rr|WideOr7~30_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[6]~DUPLICATE_q  ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q ) # ((!\rr|bg_str_count [2]) # 
// ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q ) # (((!\rr|bg_str_count[1]~DUPLICATE_q ) # 
// (!\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [2])) ) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( ((!\rr|bg_str_count [2]) # ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~30 .extended_lut = "off";
defparam \rr|WideOr7~30 .lut_mask = 64'hDFFFFFFBEFFFFFFF;
defparam \rr|WideOr7~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N12
cyclonev_lcell_comb \rr|WideOr7~46 (
// Equation(s):
// \rr|WideOr7~46_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [2] & ( (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [2] & ( !\rr|bg_str_count[6]~DUPLICATE_q  $ ((((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q 
//  & ( !\rr|bg_str_count [2] & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [2] & ( 
// \rr|bg_str_count[6]~DUPLICATE_q  ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~46 .extended_lut = "off";
defparam \rr|WideOr7~46 .lut_mask = 64'h5555000295554000;
defparam \rr|WideOr7~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N18
cyclonev_lcell_comb \rr|WideOr7~83 (
// Equation(s):
// \rr|WideOr7~83_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [2] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [2] & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( 
// !\rr|bg_str_count [2] & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~83 .extended_lut = "off";
defparam \rr|WideOr7~83 .lut_mask = 64'h0010000108000000;
defparam \rr|WideOr7~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N48
cyclonev_lcell_comb \rr|WideOr7~84 (
// Equation(s):
// \rr|WideOr7~84_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q ) # ((!\rr|bg_str_count[4]~DUPLICATE_q ) # ((\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) ) # ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|bg_str_count[4]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~84 .extended_lut = "off";
defparam \rr|WideOr7~84 .lut_mask = 64'hFAFAFAFAFAFAFBFA;
defparam \rr|WideOr7~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N42
cyclonev_lcell_comb \rr|WideOr7~85 (
// Equation(s):
// \rr|WideOr7~85_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~85 .extended_lut = "off";
defparam \rr|WideOr7~85 .lut_mask = 64'h0000200000000000;
defparam \rr|WideOr7~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N6
cyclonev_lcell_comb \rr|WideOr7~47 (
// Equation(s):
// \rr|WideOr7~47_combout  = ( !\rr|bg_str_count [7] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((((\rr|bg_str_count [10]))) # (\rr|WideOr7~83_combout ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|WideOr7~85_combout  & (!\rr|bg_str_count [10]))))) ) ) # ( 
// \rr|bg_str_count [7] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count [10]))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|WideOr7~84_combout  & (!\rr|bg_str_count [10]))))) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|WideOr7~83_combout ),
	.datac(!\rr|WideOr7~84_combout ),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datag(!\rr|WideOr7~85_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~47 .extended_lut = "on";
defparam \rr|WideOr7~47 .lut_mask = 64'h27AAAFAA27AA05AA;
defparam \rr|WideOr7~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N54
cyclonev_lcell_comb \rr|WideOr7~51 (
// Equation(s):
// \rr|WideOr7~51_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[6]~DUPLICATE_q  ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[6]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[1]~DUPLICATE_q ) # ((!\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|bg_str_count [2])))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[6]~DUPLICATE_q  ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[6]~DUPLICATE_q  ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~51 .extended_lut = "off";
defparam \rr|WideOr7~51 .lut_mask = 64'h0F0F0F0F0E0F0F0F;
defparam \rr|WideOr7~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N0
cyclonev_lcell_comb \rr|WideOr7~0 (
// Equation(s):
// \rr|WideOr7~0_combout  = ( !\rr|bg_str_count [7] & ( ((!\rr|bg_str_count [10] & (((\rr|WideOr7~47_combout )))) # (\rr|bg_str_count [10] & ((!\rr|WideOr7~47_combout  & (\rr|WideOr7~51_combout )) # (\rr|WideOr7~47_combout  & ((\rr|WideOr7~46_combout )))))) 
// ) ) # ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count [10] & ((((\rr|WideOr7~47_combout ))))) # (\rr|bg_str_count [10] & (((!\rr|WideOr7~47_combout  & ((!\rr|WideOr7~30_combout ))) # (\rr|WideOr7~47_combout  & (\rr|WideOr7~19_combout ))))) ) )

	.dataa(!\rr|WideOr7~19_combout ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|WideOr7~30_combout ),
	.datad(!\rr|WideOr7~46_combout ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|WideOr7~47_combout ),
	.datag(!\rr|WideOr7~51_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~0 .extended_lut = "on";
defparam \rr|WideOr7~0 .lut_mask = 64'h03033030CCFFDDDD;
defparam \rr|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N48
cyclonev_lcell_comb \rr|WideOr7~52 (
// Equation(s):
// \rr|WideOr7~52_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [4]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q 
//  & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count [4]))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [4]) # (\rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [4] & ((!\rr|bg_str_count [2] & (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// \rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count [2] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [4]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~52 .extended_lut = "off";
defparam \rr|WideOr7~52 .lut_mask = 64'h4D000F0500404000;
defparam \rr|WideOr7~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N54
cyclonev_lcell_comb \rr|WideOr7~100 (
// Equation(s):
// \rr|WideOr7~100_combout  = ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count [2] & (!\rr|bg_str_count [4] & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q 
//  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count [4] & \rr|bg_str_count[1]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [2] $ 
// (!\rr|bg_str_count [4]))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~100 .extended_lut = "off";
defparam \rr|WideOr7~100 .lut_mask = 64'h0606002200080000;
defparam \rr|WideOr7~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N12
cyclonev_lcell_comb \rr|WideOr7~53 (
// Equation(s):
// \rr|WideOr7~53_combout  = ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [2] & !\rr|bg_str_count [4]))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  
// & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count [4]) # (\rr|bg_str_count [2])))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [4] & ((!\rr|bg_str_count [2]) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # 
// ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [4] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [2])))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [2] & \rr|bg_str_count [4]))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count [4]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~53 .extended_lut = "off";
defparam \rr|WideOr7~53 .lut_mask = 64'h8A10AA5B04000000;
defparam \rr|WideOr7~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N24
cyclonev_lcell_comb \rr|WideOr7~86 (
// Equation(s):
// \rr|WideOr7~86_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [4]) # (\rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( 
// (!\rr|bg_str_count [4] & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [2] & !\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [2]))))) ) ) ) # ( 
// \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [4] & ((!\rr|bg_str_count [2]) # (\rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [4]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (\rr|bg_str_count [4] & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [2] & \rr|bg_str_count[1]~DUPLICATE_q 
// )) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [2] & !\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [4]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~86 .extended_lut = "off";
defparam \rr|WideOr7~86 .lut_mask = 64'h0018108A71005511;
defparam \rr|WideOr7~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N18
cyclonev_lcell_comb \rr|WideOr7~88 (
// Equation(s):
// \rr|WideOr7~88_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count [4] & (!\rr|bg_str_count [2] & \rr|bg_str_count[1]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [4] $ (!\rr|bg_str_count [2]))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [4] & (!\rr|bg_str_count [2] & 
// \rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count [4] & (\rr|bg_str_count [2])))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count [4]) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~88 .extended_lut = "off";
defparam \rr|WideOr7~88 .lut_mask = 64'h2222028214140030;
defparam \rr|WideOr7~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N54
cyclonev_lcell_comb \rr|WideOr7~87 (
// Equation(s):
// \rr|WideOr7~87_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [2])))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [2]) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q 
//  & (\rr|bg_str_count [2] & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [2])))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  $ (!\rr|bg_str_count [2])))) ) ) ) # ( 
// !\rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~87 .extended_lut = "off";
defparam \rr|WideOr7~87 .lut_mask = 64'h0020B0062000F0BD;
defparam \rr|WideOr7~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N36
cyclonev_lcell_comb \rr|WideOr7~89 (
// Equation(s):
// \rr|WideOr7~89_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [4] $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [2] & 
// (\rr|bg_str_count [4] & ((\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( !\rr|bg_str_count [4] $ (((!\rr|bg_str_count [2]) # (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count [4]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~89 .extended_lut = "off";
defparam \rr|WideOr7~89 .lut_mask = 64'h0200000055A51205;
defparam \rr|WideOr7~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N30
cyclonev_lcell_comb \rr|WideOr7~54 (
// Equation(s):
// \rr|WideOr7~54_combout  = ( !\rr|bg_str_count [7] & ( ((!\rr|bg_str_count [3] & (((\rr|WideOr7~87_combout ) # (\rr|bg_str_count [10])))) # (\rr|bg_str_count [3] & (\rr|WideOr7~89_combout  & (!\rr|bg_str_count [10])))) ) ) # ( \rr|bg_str_count [7] & ( 
// (!\rr|bg_str_count [3] & ((((\rr|bg_str_count [10]))) # (\rr|WideOr7~86_combout ))) # (\rr|bg_str_count [3] & (((\rr|WideOr7~88_combout  & (!\rr|bg_str_count [10]))))) ) )

	.dataa(!\rr|WideOr7~86_combout ),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|WideOr7~88_combout ),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|WideOr7~87_combout ),
	.datag(!\rr|WideOr7~89_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~54 .extended_lut = "on";
defparam \rr|WideOr7~54 .lut_mask = 64'h03CC47CCCFCC47CC;
defparam \rr|WideOr7~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N42
cyclonev_lcell_comb \rr|WideOr7~58 (
// Equation(s):
// \rr|WideOr7~58_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [2] & \rr|bg_str_count [4]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  
// & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [2] & !\rr|bg_str_count [4]))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [2] & 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count [4])))) # (\rr|bg_str_count [2] & (\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|bg_str_count [4])))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count 
// [6] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [2] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [4]))) # (\rr|bg_str_count [2] & ((!\rr|bg_str_count [4]))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|bg_str_count [4])))) 
// ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count [4]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~58 .extended_lut = "off";
defparam \rr|WideOr7~58 .lut_mask = 64'h8AF5102520000010;
defparam \rr|WideOr7~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N0
cyclonev_lcell_comb \rr|WideOr7~4 (
// Equation(s):
// \rr|WideOr7~4_combout  = ( !\rr|bg_str_count [7] & ( ((!\rr|bg_str_count [10] & (((\rr|WideOr7~54_combout )))) # (\rr|bg_str_count [10] & ((!\rr|WideOr7~54_combout  & (\rr|WideOr7~58_combout )) # (\rr|WideOr7~54_combout  & ((\rr|WideOr7~53_combout )))))) 
// ) ) # ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count [10] & ((((\rr|WideOr7~54_combout ))))) # (\rr|bg_str_count [10] & (((!\rr|WideOr7~54_combout  & ((\rr|WideOr7~100_combout ))) # (\rr|WideOr7~54_combout  & (\rr|WideOr7~52_combout ))))) ) )

	.dataa(!\rr|WideOr7~52_combout ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|WideOr7~100_combout ),
	.datad(!\rr|WideOr7~53_combout ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|WideOr7~54_combout ),
	.datag(!\rr|WideOr7~58_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~4 .extended_lut = "on";
defparam \rr|WideOr7~4 .lut_mask = 64'h03030303CCFFDDDD;
defparam \rr|WideOr7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N12
cyclonev_lcell_comb \rr|WideOr7~12 (
// Equation(s):
// \rr|WideOr7~12_combout  = ( \rr|bg_str_count [0] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (!\rr|bg_str_count [2] & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [0] & ( 
// \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count [2] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [0] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [5] 
// & (\rr|bg_str_count [2] & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~12 .extended_lut = "off";
defparam \rr|WideOr7~12 .lut_mask = 64'h1000000000800004;
defparam \rr|WideOr7~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N24
cyclonev_lcell_comb \rr|WideOr7~64 (
// Equation(s):
// \rr|WideOr7~64_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [2] & 
// (\rr|bg_str_count [5] & ((\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count [5] & (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [2])))) # (\rr|bg_str_count [5] & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [2]) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [2]))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [2]))))) # (\rr|bg_str_count [5] & (((\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// !\rr|bg_str_count [0] & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [2])))) # (\rr|bg_str_count [5] & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~64 .extended_lut = "off";
defparam \rr|WideOr7~64 .lut_mask = 64'h81A08FA5A5AB1205;
defparam \rr|WideOr7~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N48
cyclonev_lcell_comb \rr|WideOr7~14 (
// Equation(s):
// \rr|WideOr7~14_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count [2] & ((!\rr|bg_str_count [3]) # (!\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count [2] & 
// ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count [3]))))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count [2] & (\rr|bg_str_count [3] & \rr|bg_str_count[0]~DUPLICATE_q 
// ))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count [3] $ (((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count [2]))))) # (\rr|bg_str_count [5] & (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count [3] & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (\rr|bg_str_count [2] & (!\rr|bg_str_count [3] & \rr|bg_str_count[0]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count [3]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~14 .extended_lut = "off";
defparam \rr|WideOr7~14 .lut_mask = 64'h00101A8200088AA2;
defparam \rr|WideOr7~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N0
cyclonev_lcell_comb \rr|WideOr5~109 (
// Equation(s):
// \rr|WideOr5~109_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [2] & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~109 .extended_lut = "off";
defparam \rr|WideOr5~109 .lut_mask = 64'h0000080000000000;
defparam \rr|WideOr5~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N18
cyclonev_lcell_comb \rr|WideOr5~107 (
// Equation(s):
// \rr|WideOr5~107_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count [0] & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [2] & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [5] & ( 
// !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [2] & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~107 .extended_lut = "off";
defparam \rr|WideOr5~107 .lut_mask = 64'h0000080000000010;
defparam \rr|WideOr5~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N21
cyclonev_lcell_comb \rr|WideOr5~108 (
// Equation(s):
// \rr|WideOr5~108_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count [3] & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) ) # ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~108 .extended_lut = "off";
defparam \rr|WideOr5~108 .lut_mask = 64'h0080010000000000;
defparam \rr|WideOr5~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N6
cyclonev_lcell_comb \rr|WideOr7~60 (
// Equation(s):
// \rr|WideOr7~60_combout  = ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr4~16_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|WideOr5~108_combout )))))) # (\rr|bg_str_count [10] & 
// ((((!\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( ((!\rr|bg_str_count [10] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr5~107_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr5~109_combout )))) # 
// (\rr|bg_str_count [10] & (((!\rr|bg_str_count[7]~DUPLICATE_q ))))) ) )

	.dataa(!\rr|WideOr4~16_combout ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|WideOr5~109_combout ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~107_combout ),
	.datag(!\rr|WideOr5~108_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~60 .extended_lut = "on";
defparam \rr|WideOr7~60 .lut_mask = 64'h770C330C770CFF0C;
defparam \rr|WideOr7~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N54
cyclonev_lcell_comb \rr|WideOr7~59 (
// Equation(s):
// \rr|WideOr7~59_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [5] & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q 
//  & ( !\rr|bg_str_count [0] & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [5] & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count [2] & 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [5] & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~59 .extended_lut = "off";
defparam \rr|WideOr7~59 .lut_mask = 64'h0002400040000000;
defparam \rr|WideOr7~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N48
cyclonev_lcell_comb \rr|WideOr7~8 (
// Equation(s):
// \rr|WideOr7~8_combout  = ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & ((((\rr|WideOr7~60_combout ))))) # (\rr|bg_str_count [10] & (((!\rr|WideOr7~60_combout  & ((\rr|WideOr7~59_combout ))) # (\rr|WideOr7~60_combout  & 
// (\rr|WideOr7~12_combout ))))) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & ((((\rr|WideOr7~60_combout ))))) # (\rr|bg_str_count [10] & (((!\rr|WideOr7~60_combout  & (\rr|WideOr7~64_combout )) # (\rr|WideOr7~60_combout  & 
// ((\rr|WideOr7~14_combout )))))) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|WideOr7~12_combout ),
	.datac(!\rr|WideOr7~64_combout ),
	.datad(!\rr|WideOr7~14_combout ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~60_combout ),
	.datag(!\rr|WideOr7~59_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~8 .extended_lut = "on";
defparam \rr|WideOr7~8 .lut_mask = 64'h05050505BBBBAAFF;
defparam \rr|WideOr7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N6
cyclonev_lcell_comb \rr|WideOr7~15 (
// Equation(s):
// \rr|WideOr7~15_combout  = ( \rr|bg_str_count [1] & ( \rr|bg_str_count [2] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [0]) # (!\rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|bg_str_count [0]))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [1] & ( \rr|bg_str_count [2] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [0] & (!\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [0] & ((!\rr|bg_str_count[3]~DUPLICATE_q ))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count [1] & ( !\rr|bg_str_count [2] & ( (!\rr|bg_str_count [0] & (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [0] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [1] & ( !\rr|bg_str_count [2] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [0] & ((\rr|bg_str_count[3]~DUPLICATE_q ))) # (\rr|bg_str_count [0] & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [1]),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~15 .extended_lut = "off";
defparam \rr|WideOr7~15 .lut_mask = 64'h895019568C918D91;
defparam \rr|WideOr7~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N30
cyclonev_lcell_comb \rr|WideOr7~16 (
// Equation(s):
// \rr|WideOr7~16_combout  = ( \rr|WideOr7~15_combout  & ( (\rr|bg_str_count [7]) # (\rr|WideOr7~14_combout ) ) ) # ( !\rr|WideOr7~15_combout  & ( (\rr|WideOr7~14_combout  & !\rr|bg_str_count [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|WideOr7~14_combout ),
	.datad(!\rr|bg_str_count [7]),
	.datae(gnd),
	.dataf(!\rr|WideOr7~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~16 .extended_lut = "off";
defparam \rr|WideOr7~16 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \rr|WideOr7~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N24
cyclonev_lcell_comb \rr|WideOr7~17 (
// Equation(s):
// \rr|WideOr7~17_combout  = ( \rr|bg_str_count [7] & ( \rr|WideOr4~4_combout  & ( \rr|WideOr7~14_combout  ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|WideOr4~4_combout  & ( ((!\rr|WideOr5~0_combout  & \rr|bg_str_count[5]~DUPLICATE_q )) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|WideOr4~4_combout  & ( \rr|WideOr7~14_combout  ) ) ) # ( !\rr|bg_str_count [7] & ( !\rr|WideOr4~4_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|WideOr5~0_combout ) # 
// (!\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|WideOr5~0_combout ),
	.datac(!\rr|WideOr7~14_combout ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|WideOr4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~17 .extended_lut = "off";
defparam \rr|WideOr7~17 .lut_mask = 64'hAADD0F0F55DD0F0F;
defparam \rr|WideOr7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N21
cyclonev_lcell_comb \rr|WideOr7~13 (
// Equation(s):
// \rr|WideOr7~13_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|bg_str_count [2] & (((!\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [2] & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[3]~DUPLICATE_q ))))) # (\rr|bg_str_count [2] & (((!\rr|bg_str_count[4]~DUPLICATE_q )))) 
// ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~13 .extended_lut = "off";
defparam \rr|WideOr7~13 .lut_mask = 64'h2000B03C0004F304;
defparam \rr|WideOr7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N12
cyclonev_lcell_comb \rr|WideOr7~105 (
// Equation(s):
// \rr|WideOr7~105_combout  = ( !\rr|bg_str_count [7] & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & (\rr|WideOr7~16_combout )) # (\rr|bg_str_count [10] & (((\rr|WideOr7~13_combout )))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & 
// (((!\rr|bg_str_count [10] & (\rr|WideOr7~13_combout )) # (\rr|bg_str_count [10] & ((\rr|WideOr7~17_combout )))))) ) ) # ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & (\rr|WideOr7~16_combout )) # 
// (\rr|bg_str_count [10] & (((\rr|WideOr7~12_combout )))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (((!\rr|bg_str_count [10] & (\rr|WideOr7~12_combout )) # (\rr|bg_str_count [10] & ((\rr|WideOr7~17_combout )))))) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|WideOr7~16_combout ),
	.datac(!\rr|WideOr7~12_combout ),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|WideOr7~17_combout ),
	.datag(!\rr|WideOr7~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~105 .extended_lut = "on";
defparam \rr|WideOr7~105 .lut_mask = 64'h270A270A275F275F;
defparam \rr|WideOr7~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N27
cyclonev_lcell_comb \rr|WideOr7~18 (
// Equation(s):
// \rr|WideOr7~18_combout  = ( \rr|WideOr7~8_combout  & ( \rr|WideOr7~105_combout  & ( (!\rr|bg_str_count [9]) # ((!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|WideOr7~0_combout )) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((\rr|WideOr7~4_combout )))) ) ) ) # ( 
// !\rr|WideOr7~8_combout  & ( \rr|WideOr7~105_combout  & ( (!\rr|bg_str_count [9] & (\rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count [9] & ((!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|WideOr7~0_combout )) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((\rr|WideOr7~4_combout ))))) ) ) ) # ( \rr|WideOr7~8_combout  & ( !\rr|WideOr7~105_combout  & ( (!\rr|bg_str_count [9] & (!\rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count [9] & ((!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|WideOr7~0_combout )) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & ((\rr|WideOr7~4_combout ))))) ) ) ) # ( !\rr|WideOr7~8_combout  & ( !\rr|WideOr7~105_combout  & ( (\rr|bg_str_count [9] & ((!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|WideOr7~0_combout )) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & ((\rr|WideOr7~4_combout ))))) ) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~0_combout ),
	.datad(!\rr|WideOr7~4_combout ),
	.datae(!\rr|WideOr7~8_combout ),
	.dataf(!\rr|WideOr7~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~18 .extended_lut = "off";
defparam \rr|WideOr7~18 .lut_mask = 64'h04158C9D2637AEBF;
defparam \rr|WideOr7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N48
cyclonev_lcell_comb \rr|WideOr7~75 (
// Equation(s):
// \rr|WideOr7~75_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [2] & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~75 .extended_lut = "off";
defparam \rr|WideOr7~75 .lut_mask = 64'h0010000000000000;
defparam \rr|WideOr7~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N0
cyclonev_lcell_comb \rr|WideOr7~82 (
// Equation(s):
// \rr|WideOr7~82_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) ) # ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~82 .extended_lut = "off";
defparam \rr|WideOr7~82 .lut_mask = 64'h0000000000800100;
defparam \rr|WideOr7~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N33
cyclonev_lcell_comb \rr|WideOr7~94 (
// Equation(s):
// \rr|WideOr7~94_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [2] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [0] & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [2] & ( (!\rr|bg_str_count [0] & (!\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [0] & ((!\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count 
// [2] & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [0] & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count [2] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [0])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count [0]) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~94 .extended_lut = "off";
defparam \rr|WideOr7~94 .lut_mask = 64'h8A510001AFA08000;
defparam \rr|WideOr7~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N54
cyclonev_lcell_comb \rr|WideOr7~97 (
// Equation(s):
// \rr|WideOr7~97_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~97 .extended_lut = "off";
defparam \rr|WideOr7~97 .lut_mask = 64'h4000000200000080;
defparam \rr|WideOr7~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N42
cyclonev_lcell_comb \rr|WideOr7~95 (
// Equation(s):
// \rr|WideOr7~95_combout  = ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~95 .extended_lut = "off";
defparam \rr|WideOr7~95 .lut_mask = 64'h0000080000600000;
defparam \rr|WideOr7~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N36
cyclonev_lcell_comb \rr|WideOr7~96 (
// Equation(s):
// \rr|WideOr7~96_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q )) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[3]~DUPLICATE_q ))))) # (\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q ))))) 
// ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[3]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[0]~DUPLICATE_q ))))) # (\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q ))))) ) ) ) # ( 
// \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[3]~DUPLICATE_q ))))) # (\rr|bg_str_count [2] & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count[3]~DUPLICATE_q  $ (((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count [2]))))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~96 .extended_lut = "off";
defparam \rr|WideOr7~96 .lut_mask = 64'h02312339CDE04D62;
defparam \rr|WideOr7~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N6
cyclonev_lcell_comb \rr|WideOr7~78 (
// Equation(s):
// \rr|WideOr7~78_combout  = ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr7~94_combout )) # (\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|WideOr7~96_combout )))))) # (\rr|bg_str_count [11] & 
// ((((!\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( ((!\rr|bg_str_count [11] & ((!\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|WideOr7~95_combout ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr7~97_combout )))) # 
// (\rr|bg_str_count [11] & (((!\rr|bg_str_count[5]~DUPLICATE_q ))))) ) )

	.dataa(!\rr|WideOr7~94_combout ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|WideOr7~97_combout ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~95_combout ),
	.datag(!\rr|WideOr7~96_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~78 .extended_lut = "on";
defparam \rr|WideOr7~78 .lut_mask = 64'h770C330C770CFF0C;
defparam \rr|WideOr7~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N18
cyclonev_lcell_comb \rr|WideOr7~76 (
// Equation(s):
// \rr|WideOr7~76_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [3] & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [2] & \rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~76 .extended_lut = "off";
defparam \rr|WideOr7~76 .lut_mask = 64'h0800001000000000;
defparam \rr|WideOr7~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N6
cyclonev_lcell_comb \rr|WideOr7~77 (
// Equation(s):
// \rr|WideOr7~77_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) ) # ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~77 .extended_lut = "off";
defparam \rr|WideOr7~77 .lut_mask = 64'h0020000000000400;
defparam \rr|WideOr7~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N12
cyclonev_lcell_comb \rr|WideOr7~39 (
// Equation(s):
// \rr|WideOr7~39_combout  = ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & ((((\rr|WideOr7~78_combout ))))) # (\rr|bg_str_count [11] & ((!\rr|WideOr7~78_combout  & (((\rr|WideOr7~77_combout )))) # (\rr|WideOr7~78_combout  & 
// (\rr|WideOr7~75_combout )))) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( ((!\rr|bg_str_count [11] & (((\rr|WideOr7~78_combout )))) # (\rr|bg_str_count [11] & ((!\rr|WideOr7~78_combout  & (\rr|WideOr7~82_combout )) # (\rr|WideOr7~78_combout  & 
// ((\rr|WideOr7~76_combout )))))) ) )

	.dataa(!\rr|WideOr7~75_combout ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|WideOr7~82_combout ),
	.datad(!\rr|WideOr7~78_combout ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~76_combout ),
	.datag(!\rr|WideOr7~77_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~39 .extended_lut = "on";
defparam \rr|WideOr7~39 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \rr|WideOr7~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N24
cyclonev_lcell_comb \rr|WideOr7~65 (
// Equation(s):
// \rr|WideOr7~65_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [11] $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [2] & (\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [11]) # (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & (\rr|bg_str_count [11] & 
// \rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [2] & (!\rr|bg_str_count [11] $ (!\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [2] & (!\rr|bg_str_count [11] & !\rr|bg_str_count[5]~DUPLICATE_q )))) ) 
// ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [2]) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  
// & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count [11] $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [2] & (!\rr|bg_str_count [11] 
// & !\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~65 .extended_lut = "off";
defparam \rr|WideOr7~65 .lut_mask = 64'h4220D00014421DD0;
defparam \rr|WideOr7~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N42
cyclonev_lcell_comb \rr|WideOr7~66 (
// Equation(s):
// \rr|WideOr7~66_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & (\rr|bg_str_count [11] & \rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & (\rr|bg_str_count [11] & \rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (((\rr|bg_str_count [11] & \rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [2] & (\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [11])))) ) 
// ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [2] & (\rr|bg_str_count [11] & \rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count [2] & (!\rr|bg_str_count [11] 
// $ (!\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~66 .extended_lut = "off";
defparam \rr|WideOr7~66 .lut_mask = 64'h0114011D00010001;
defparam \rr|WideOr7~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N0
cyclonev_lcell_comb \rr|WideOr7~98 (
// Equation(s):
// \rr|WideOr7~98_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [11] & \rr|bg_str_count[5]~DUPLICATE_q )) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [11]))))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [2] & 
// (\rr|bg_str_count [11] & \rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|bg_str_count[5]~DUPLICATE_q ) # 
// (\rr|bg_str_count [11]))) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [11]) # (!\rr|bg_str_count[5]~DUPLICATE_q ))))) # (\rr|bg_str_count [2] & (((\rr|bg_str_count [11] & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (!\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [11])))) # (\rr|bg_str_count [2] & (((\rr|bg_str_count [11] & 
// \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~98 .extended_lut = "off";
defparam \rr|WideOr7~98 .lut_mask = 64'h088B4CCB0008044C;
defparam \rr|WideOr7~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N18
cyclonev_lcell_comb \rr|WideOr7~93 (
// Equation(s):
// \rr|WideOr7~93_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [2])) # (\rr|bg_str_count [11] & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count [2])))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) ) ) ) # ( 
// \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count [11] $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count [11] & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count 
// [11] $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~93 .extended_lut = "off";
defparam \rr|WideOr7~93 .lut_mask = 64'h0060016010108010;
defparam \rr|WideOr7~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N30
cyclonev_lcell_comb \rr|WideOr7~91 (
// Equation(s):
// \rr|WideOr7~91_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & (\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|bg_str_count [2]) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & \rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [11] & 
// (((!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [2])) # (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count [11] $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [11] $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [11] & (((!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [2])) # (\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [11] & (((!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~91 .extended_lut = "off";
defparam \rr|WideOr7~91 .lut_mask = 64'h2FF00770022F0007;
defparam \rr|WideOr7~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N12
cyclonev_lcell_comb \rr|WideOr7~90 (
// Equation(s):
// \rr|WideOr7~90_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|bg_str_count [2]) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (((!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & 
// \rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count [11] $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~90 .extended_lut = "off";
defparam \rr|WideOr7~90 .lut_mask = 64'h01100000F0017000;
defparam \rr|WideOr7~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N36
cyclonev_lcell_comb \rr|WideOr7~92 (
// Equation(s):
// \rr|WideOr7~92_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [11] $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & 
// !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~92 .extended_lut = "off";
defparam \rr|WideOr7~92 .lut_mask = 64'h0000084020002408;
defparam \rr|WideOr7~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N6
cyclonev_lcell_comb \rr|WideOr7~67 (
// Equation(s):
// \rr|WideOr7~67_combout  = ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((((\rr|WideOr7~90_combout ))) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|WideOr7~92_combout ))) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((((\rr|WideOr7~91_combout ))) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|WideOr7~93_combout ))) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~93_combout ),
	.datad(!\rr|WideOr7~91_combout ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~90_combout ),
	.datag(!\rr|WideOr7~92_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~67 .extended_lut = "on";
defparam \rr|WideOr7~67 .lut_mask = 64'h262626AEAEAE26AE;
defparam \rr|WideOr7~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N54
cyclonev_lcell_comb \rr|WideOr7~99 (
// Equation(s):
// \rr|WideOr7~99_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [11]) # (!\rr|bg_str_count[5]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [11] & !\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [2] & ((!\rr|bg_str_count [11] $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [11]) # (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [2] & ((!\rr|bg_str_count [11] $ (!\rr|bg_str_count[5]~DUPLICATE_q 
// )))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count [2])))) ) ) ) # ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count [2])))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~99 .extended_lut = "off";
defparam \rr|WideOr7~99 .lut_mask = 64'hB000B0008BB0CBB0;
defparam \rr|WideOr7~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N48
cyclonev_lcell_comb \rr|WideOr7~31 (
// Equation(s):
// \rr|WideOr7~31_combout  = ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( ((!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|WideOr7~67_combout )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|WideOr7~67_combout  & ((\rr|WideOr7~99_combout ))) # 
// (\rr|WideOr7~67_combout  & (\rr|WideOr7~65_combout ))))) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( ((!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|WideOr7~67_combout )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|WideOr7~67_combout  & 
// ((\rr|WideOr7~98_combout ))) # (\rr|WideOr7~67_combout  & (\rr|WideOr7~66_combout ))))) ) )

	.dataa(!\rr|WideOr7~65_combout ),
	.datab(!\rr|WideOr7~66_combout ),
	.datac(!\rr|WideOr7~98_combout ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~67_combout ),
	.datag(!\rr|WideOr7~99_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~31 .extended_lut = "on";
defparam \rr|WideOr7~31 .lut_mask = 64'h000F000FFF55FF33;
defparam \rr|WideOr7~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N0
cyclonev_lcell_comb \rr|WideOr5~110 (
// Equation(s):
// \rr|WideOr5~110_combout  = ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [4] & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) ) # ( 
// \rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [4] & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~110 .extended_lut = "off";
defparam \rr|WideOr5~110 .lut_mask = 64'h0000002004000000;
defparam \rr|WideOr5~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N18
cyclonev_lcell_comb \rr|WideOr7~71 (
// Equation(s):
// \rr|WideOr7~71_combout  = ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr5~109_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|WideOr5~110_combout )))))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & ((((!\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( ((!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr4~16_combout ))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr5~108_combout )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (((!\rr|bg_str_count[7]~DUPLICATE_q ))))) ) )

	.dataa(!\rr|WideOr5~109_combout ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~108_combout ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|WideOr4~16_combout ),
	.datag(!\rr|WideOr5~110_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~71 .extended_lut = "on";
defparam \rr|WideOr7~71 .lut_mask = 64'h770C330C770CFF0C;
defparam \rr|WideOr7~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N0
cyclonev_lcell_comb \rr|WideOr7~35 (
// Equation(s):
// \rr|WideOr7~35_combout  = ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( ((!\rr|bg_str_count[11]~DUPLICATE_q  & (((\rr|WideOr7~71_combout )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|WideOr7~71_combout  & ((\rr|WideOr7~59_combout ))) # 
// (\rr|WideOr7~71_combout  & (\rr|WideOr7~12_combout ))))) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( ((!\rr|bg_str_count[11]~DUPLICATE_q  & (((\rr|WideOr7~71_combout )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|WideOr7~71_combout  & 
// ((\rr|WideOr7~15_combout ))) # (\rr|WideOr7~71_combout  & (\rr|WideOr7~14_combout ))))) ) )

	.dataa(!\rr|WideOr7~14_combout ),
	.datab(!\rr|WideOr7~12_combout ),
	.datac(!\rr|WideOr7~15_combout ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~71_combout ),
	.datag(!\rr|WideOr7~59_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~35 .extended_lut = "on";
defparam \rr|WideOr7~35 .lut_mask = 64'h000F000FFF33FF55;
defparam \rr|WideOr7~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N33
cyclonev_lcell_comb \rr|WideOr7~28 (
// Equation(s):
// \rr|WideOr7~28_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [2] & \rr|bg_str_count[3]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [2] & \rr|bg_str_count[3]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~28 .extended_lut = "off";
defparam \rr|WideOr7~28 .lut_mask = 64'h0050000000000050;
defparam \rr|WideOr7~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N9
cyclonev_lcell_comb \rr|WideOr7~27 (
// Equation(s):
// \rr|WideOr7~27_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [3] & (!\rr|bg_str_count[2]~DUPLICATE_q  & 
// \rr|bg_str_count[0]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count [3] & (!\rr|bg_str_count[2]~DUPLICATE_q  & 
// \rr|bg_str_count[0]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~27 .extended_lut = "off";
defparam \rr|WideOr7~27 .lut_mask = 64'hA05AA05A0A500A50;
defparam \rr|WideOr7~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N48
cyclonev_lcell_comb \rr|WideOr7~29 (
// Equation(s):
// \rr|WideOr7~29_combout  = ( \rr|WideOr7~27_combout  & ( \rr|WideOr4~4_combout  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[6]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [11] & (((\rr|WideOr7~28_combout  & 
// !\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr7~27_combout  & ( \rr|WideOr4~4_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|bg_str_count [11] & \rr|WideOr7~28_combout )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count[6]~DUPLICATE_q  $ ((\rr|bg_str_count [11])))) ) ) ) # ( \rr|WideOr7~27_combout  & ( !\rr|WideOr4~4_combout  & ( (\rr|bg_str_count [11] & (\rr|WideOr7~28_combout  & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) ) # ( !\rr|WideOr7~27_combout  & 
// ( !\rr|WideOr4~4_combout  & ( (\rr|bg_str_count [11] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|WideOr7~28_combout ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|WideOr7~28_combout ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|WideOr7~27_combout ),
	.dataf(!\rr|WideOr4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~29 .extended_lut = "off";
defparam \rr|WideOr7~29 .lut_mask = 64'h0311030003990388;
defparam \rr|WideOr7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N24
cyclonev_lcell_comb \rr|WideOr7~20 (
// Equation(s):
// \rr|WideOr7~20_combout  = ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~20 .extended_lut = "off";
defparam \rr|WideOr7~20 .lut_mask = 64'h0001000100000000;
defparam \rr|WideOr7~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N45
cyclonev_lcell_comb \rr|WideOr7~21 (
// Equation(s):
// \rr|WideOr7~21_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [0]) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[6]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [0]) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [0]) ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(gnd),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~21 .extended_lut = "off";
defparam \rr|WideOr7~21 .lut_mask = 64'hC0C000000C0CC0C0;
defparam \rr|WideOr7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N12
cyclonev_lcell_comb \rr|WideOr7~22 (
// Equation(s):
// \rr|WideOr7~22_combout  = ( \rr|WideOr7~19_combout  & ( \rr|WideOr7~21_combout  & ( (!\rr|bg_str_count [11]) # ((!\rr|bg_str_count [2] & (\rr|bg_str_count[3]~DUPLICATE_q  & \rr|WideOr7~20_combout )) # (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr7~19_combout  & ( \rr|WideOr7~21_combout  & ( (\rr|bg_str_count [11] & ((!\rr|bg_str_count [2] & (\rr|bg_str_count[3]~DUPLICATE_q  & \rr|WideOr7~20_combout )) # (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr7~19_combout  & ( !\rr|WideOr7~21_combout  & ( (!\rr|bg_str_count [11]) # ((\rr|WideOr7~20_combout  & (!\rr|bg_str_count [2] $ (!\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|WideOr7~19_combout  & ( !\rr|WideOr7~21_combout  & ( (\rr|bg_str_count [11] & (\rr|WideOr7~20_combout  & (!\rr|bg_str_count [2] $ (!\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|WideOr7~20_combout ),
	.datae(!\rr|WideOr7~19_combout ),
	.dataf(!\rr|WideOr7~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~22 .extended_lut = "off";
defparam \rr|WideOr7~22 .lut_mask = 64'h0012CCDE1012DCDE;
defparam \rr|WideOr7~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N0
cyclonev_lcell_comb \rr|WideOr7~25 (
// Equation(s):
// \rr|WideOr7~25_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & \rr|bg_str_count[11]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~25 .extended_lut = "off";
defparam \rr|WideOr7~25 .lut_mask = 64'h000F000F00000000;
defparam \rr|WideOr7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N12
cyclonev_lcell_comb \rr|WideOr7~23 (
// Equation(s):
// \rr|WideOr7~23_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( ((\rr|bg_str_count [1] & !\rr|bg_str_count[0]~DUPLICATE_q )) # 
// (\rr|bg_str_count[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~23 .extended_lut = "off";
defparam \rr|WideOr7~23 .lut_mask = 64'h3F333F3300330033;
defparam \rr|WideOr7~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N15
cyclonev_lcell_comb \rr|WideOr7~24 (
// Equation(s):
// \rr|WideOr7~24_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  $ (((!\rr|bg_str_count[0]~DUPLICATE_q ) 
// # (\rr|bg_str_count[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~24 .extended_lut = "off";
defparam \rr|WideOr7~24 .lut_mask = 64'h33C333C300CC00CC;
defparam \rr|WideOr7~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N6
cyclonev_lcell_comb \rr|WideOr7~26 (
// Equation(s):
// \rr|WideOr7~26_combout  = ( \rr|WideOr6~6_combout  & ( \rr|WideOr7~24_combout  & ( (\rr|WideOr7~25_combout  & ((!\rr|bg_str_count [6] & ((!\rr|WideOr7~23_combout ) # (\rr|bg_str_count [4]))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count [4]))))) ) ) ) # ( 
// !\rr|WideOr6~6_combout  & ( \rr|WideOr7~24_combout  & ( (\rr|WideOr7~25_combout  & (!\rr|bg_str_count [6] & ((!\rr|WideOr7~23_combout ) # (\rr|bg_str_count [4])))) ) ) ) # ( \rr|WideOr6~6_combout  & ( !\rr|WideOr7~24_combout  & ( (\rr|WideOr7~25_combout  
// & (!\rr|bg_str_count [4] & ((!\rr|WideOr7~23_combout ) # (\rr|bg_str_count [6])))) ) ) ) # ( !\rr|WideOr6~6_combout  & ( !\rr|WideOr7~24_combout  & ( (\rr|WideOr7~25_combout  & (!\rr|WideOr7~23_combout  & (!\rr|bg_str_count [6] & !\rr|bg_str_count [4]))) 
// ) ) )

	.dataa(!\rr|WideOr7~25_combout ),
	.datab(!\rr|WideOr7~23_combout ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [4]),
	.datae(!\rr|WideOr6~6_combout ),
	.dataf(!\rr|WideOr7~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~26 .extended_lut = "off";
defparam \rr|WideOr7~26 .lut_mask = 64'h4000450040504550;
defparam \rr|WideOr7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N12
cyclonev_lcell_comb \rr|WideOr7~101 (
// Equation(s):
// \rr|WideOr7~101_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( ((!\rr|bg_str_count [5] & (((\rr|WideOr7~22_combout )))) # (\rr|bg_str_count [5] & (!\rr|WideOr7~30_combout  & (!\rr|bg_str_count[11]~DUPLICATE_q )))) # (\rr|WideOr7~26_combout ) ) ) # ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( (((!\rr|bg_str_count [5] & (\rr|WideOr7~29_combout )) # (\rr|bg_str_count [5] & ((\rr|WideOr7~22_combout )))) # (\rr|WideOr7~26_combout )) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|WideOr7~30_combout ),
	.datac(!\rr|WideOr7~29_combout ),
	.datad(!\rr|WideOr7~22_combout ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~26_combout ),
	.datag(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~101 .extended_lut = "on";
defparam \rr|WideOr7~101 .lut_mask = 64'h40EA0A5FFFFFFFFF;
defparam \rr|WideOr7~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N42
cyclonev_lcell_comb \rr|WideOr7~43 (
// Equation(s):
// \rr|WideOr7~43_combout  = ( \rr|WideOr7~35_combout  & ( \rr|WideOr7~101_combout  & ( (!\rr|bg_str_count[10]~DUPLICATE_q ) # ((!\rr|bg_str_count [9] & (\rr|WideOr7~39_combout )) # (\rr|bg_str_count [9] & ((\rr|WideOr7~31_combout )))) ) ) ) # ( 
// !\rr|WideOr7~35_combout  & ( \rr|WideOr7~101_combout  & ( (!\rr|bg_str_count [9] & (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|WideOr7~39_combout ))) # (\rr|bg_str_count [9] & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # ((\rr|WideOr7~31_combout )))) ) ) ) # ( 
// \rr|WideOr7~35_combout  & ( !\rr|WideOr7~101_combout  & ( (!\rr|bg_str_count [9] & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # ((\rr|WideOr7~39_combout )))) # (\rr|bg_str_count [9] & (\rr|bg_str_count[10]~DUPLICATE_q  & ((\rr|WideOr7~31_combout )))) ) ) ) # ( 
// !\rr|WideOr7~35_combout  & ( !\rr|WideOr7~101_combout  & ( (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count [9] & (\rr|WideOr7~39_combout )) # (\rr|bg_str_count [9] & ((\rr|WideOr7~31_combout ))))) ) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~39_combout ),
	.datad(!\rr|WideOr7~31_combout ),
	.datae(!\rr|WideOr7~35_combout ),
	.dataf(!\rr|WideOr7~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~43 .extended_lut = "off";
defparam \rr|WideOr7~43 .lut_mask = 64'h02138A9B4657CEDF;
defparam \rr|WideOr7~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N54
cyclonev_lcell_comb \rr|Selector9~0 (
// Equation(s):
// \rr|Selector9~0_combout  = ( \rr|WideOr7~18_combout  & ( \rr|WideOr7~43_combout  & ( \rr|Selector9~2_combout  ) ) ) # ( !\rr|WideOr7~18_combout  & ( \rr|WideOr7~43_combout  & ( (\rr|Selector9~2_combout  & (((!\rr|bg_str_count [12]) # 
// (\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|S.WRITE_REG~DUPLICATE_q ))) ) ) ) # ( \rr|WideOr7~18_combout  & ( !\rr|WideOr7~43_combout  & ( (\rr|Selector9~2_combout  & (((!\rr|bg_str_count [12]) # (!\rr|bg_str_count[8]~DUPLICATE_q )) # 
// (\rr|S.WRITE_REG~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr7~18_combout  & ( !\rr|WideOr7~43_combout  & ( (\rr|Selector9~2_combout  & ((!\rr|bg_str_count [12]) # (\rr|S.WRITE_REG~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [12]),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|Selector9~2_combout ),
	.datae(!\rr|WideOr7~18_combout ),
	.dataf(!\rr|WideOr7~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~0 .extended_lut = "off";
defparam \rr|Selector9~0 .lut_mask = 64'h00DD00FD00DF00FF;
defparam \rr|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N56
dffeas \rr|ascii_input[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[27] .is_wysiwyg = "true";
defparam \rr|ascii_input[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [27]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N3
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[27]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[27]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[27]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N5
dffeas \controller|controller|buffer|data_in_2[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[27] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [27]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[27]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[27]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[27]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[27]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[27]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[27]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y69_N26
dffeas \controller|controller|buffer|data_in_1[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[27] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [27]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X43_Y62_N16
dffeas \controller|controller|buffer|read_data[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[27]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[27] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N27
cyclonev_lcell_comb \rr|Selector7~0 (
// Equation(s):
// \rr|Selector7~0_combout  = ( \rr|reg_num [3] & ( \rr|S.WRITE_REG~DUPLICATE_q  & ( (!\rr|reg_num [2] & !\rr|reg_num [1]) ) ) ) # ( !\rr|reg_num [3] & ( \rr|S.WRITE_REG~DUPLICATE_q  ) )

	.dataa(!\rr|reg_num [2]),
	.datab(gnd),
	.datac(!\rr|reg_num [1]),
	.datad(gnd),
	.datae(!\rr|reg_num [3]),
	.dataf(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector7~0 .extended_lut = "off";
defparam \rr|Selector7~0 .lut_mask = 64'h00000000FFFFA0A0;
defparam \rr|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N48
cyclonev_lcell_comb \rr|WideOr8~18 (
// Equation(s):
// \rr|WideOr8~18_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [2]))) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [2])) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~18 .extended_lut = "off";
defparam \rr|WideOr8~18 .lut_mask = 64'h300030003F0C3F0C;
defparam \rr|WideOr8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N18
cyclonev_lcell_comb \rr|WideOr8~19 (
// Equation(s):
// \rr|WideOr8~19_combout  = ( \rr|WideOr6~6_combout  & ( \rr|WideOr6~5_combout  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count [6] & (!\rr|WideOr8~18_combout  & \rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [7] & (!\rr|bg_str_count [6] $ 
// (((\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) ) # ( !\rr|WideOr6~6_combout  & ( \rr|WideOr6~5_combout  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|WideOr8~18_combout  & !\rr|bg_str_count [7])) # (\rr|bg_str_count [6] & 
// ((\rr|bg_str_count [7]))))) ) ) ) # ( \rr|WideOr6~6_combout  & ( !\rr|WideOr6~5_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|bg_str_count [7]))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|WideOr8~18_combout  & 
// !\rr|bg_str_count [7])))) ) ) ) # ( !\rr|WideOr6~6_combout  & ( !\rr|WideOr6~5_combout  & ( (!\rr|bg_str_count [6] & (!\rr|WideOr8~18_combout  & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [7]))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr8~18_combout ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [7]),
	.datae(!\rr|WideOr6~6_combout ),
	.dataf(!\rr|WideOr6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~19 .extended_lut = "off";
defparam \rr|WideOr8~19 .lut_mask = 64'h080008A0080508A5;
defparam \rr|WideOr8~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N24
cyclonev_lcell_comb \rr|WideOr8~14 (
// Equation(s):
// \rr|WideOr8~14_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & ((!\rr|bg_str_count [3]) # (\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [2]))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count 
// [3]) # (\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~14 .extended_lut = "off";
defparam \rr|WideOr8~14 .lut_mask = 64'hF300AF0000F300AF;
defparam \rr|WideOr8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N30
cyclonev_lcell_comb \rr|WideOr8~16 (
// Equation(s):
// \rr|WideOr8~16_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & ((!\rr|bg_str_count [3]) # (\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & 
// ((!\rr|bg_str_count [3]) # ((\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # 
// (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~16 .extended_lut = "off";
defparam \rr|WideOr8~16 .lut_mask = 64'hF300AB0000F300AF;
defparam \rr|WideOr8~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N6
cyclonev_lcell_comb \rr|WideOr8~15 (
// Equation(s):
// \rr|WideOr8~15_combout  = ( \rr|bg_str_count [3] & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count [3] & ( !\rr|bg_str_count 
// [1] & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~15 .extended_lut = "off";
defparam \rr|WideOr8~15 .lut_mask = 64'h0201000000000080;
defparam \rr|WideOr8~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N12
cyclonev_lcell_comb \rr|WideOr8~17 (
// Equation(s):
// \rr|WideOr8~17_combout  = ( \rr|WideOr6~30_combout  & ( \rr|WideOr8~15_combout  & ( (!\rr|bg_str_count [6] & (((\rr|WideOr8~14_combout )) # (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # 
// ((\rr|WideOr8~16_combout )))) ) ) ) # ( !\rr|WideOr6~30_combout  & ( \rr|WideOr8~15_combout  & ( (!\rr|bg_str_count [6] & (((\rr|WideOr8~14_combout )) # (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (\rr|bg_str_count[8]~DUPLICATE_q  & 
// ((\rr|WideOr8~16_combout )))) ) ) ) # ( \rr|WideOr6~30_combout  & ( !\rr|WideOr8~15_combout  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~14_combout ))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # 
// ((\rr|WideOr8~16_combout )))) ) ) ) # ( !\rr|WideOr6~30_combout  & ( !\rr|WideOr8~15_combout  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~14_combout ))) # (\rr|bg_str_count [6] & (\rr|bg_str_count[8]~DUPLICATE_q  & 
// ((\rr|WideOr8~16_combout )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~14_combout ),
	.datad(!\rr|WideOr8~16_combout ),
	.datae(!\rr|WideOr6~30_combout ),
	.dataf(!\rr|WideOr8~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~17 .extended_lut = "off";
defparam \rr|WideOr8~17 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \rr|WideOr8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N0
cyclonev_lcell_comb \rr|WideOr8~20 (
// Equation(s):
// \rr|WideOr8~20_combout  = ( \rr|WideOr8~17_combout  & ( ((!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|WideOr8~19_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) # ( !\rr|WideOr8~17_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|WideOr8~19_combout )) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|WideOr8~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~20 .extended_lut = "off";
defparam \rr|WideOr8~20 .lut_mask = 64'h080808085D5D5D5D;
defparam \rr|WideOr8~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N45
cyclonev_lcell_comb \rr|WideOr8~33 (
// Equation(s):
// \rr|WideOr8~33_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [2])) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [2] & (\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~33 .extended_lut = "off";
defparam \rr|WideOr8~33 .lut_mask = 64'h5F505F5005AF05AF;
defparam \rr|WideOr8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N42
cyclonev_lcell_comb \rr|WideOr8~36 (
// Equation(s):
// \rr|WideOr8~36_combout  = ( \rr|WideOr8~33_combout  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [5] & (\rr|bg_str_count [6] & !\rr|WideOr7~27_combout ))) ) ) # ( !\rr|WideOr8~33_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// (\rr|bg_str_count [5] & (!\rr|bg_str_count [6]))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [5] & (\rr|bg_str_count [6] & !\rr|WideOr7~27_combout ))) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|WideOr7~27_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr8~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~36 .extended_lut = "off";
defparam \rr|WideOr8~36 .lut_mask = 64'h2420242004000400;
defparam \rr|WideOr8~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N18
cyclonev_lcell_comb \rr|WideOr8~29 (
// Equation(s):
// \rr|WideOr8~29_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count [3] & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [2])) # (\rr|bg_str_count [3] & 
// ((!\rr|bg_str_count [2]))))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [2]) # (\rr|bg_str_count [3]))) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [3]) # (\rr|bg_str_count [2]))))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [2]) # (\rr|bg_str_count [3]))) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [3]) # (\rr|bg_str_count [2]))))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|bg_str_count [2]) # (\rr|bg_str_count [3]))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [3] $ (\rr|bg_str_count [2]))))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [3]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~29 .extended_lut = "off";
defparam \rr|WideOr8~29 .lut_mask = 64'h488CC84CC84C0C40;
defparam \rr|WideOr8~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N12
cyclonev_lcell_comb \rr|WideOr8~34 (
// Equation(s):
// \rr|WideOr8~34_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|WideOr8~33_combout ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|WideOr8~33_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~34 .extended_lut = "off";
defparam \rr|WideOr8~34 .lut_mask = 64'h3300330000000000;
defparam \rr|WideOr8~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N0
cyclonev_lcell_comb \rr|WideOr8~30 (
// Equation(s):
// \rr|WideOr8~30_combout  = ( \rr|bg_str_count [2] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [2] & ( 
// \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # ((\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [2] & ( !\rr|bg_str_count[3]~DUPLICATE_q  
// & ( (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [2] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [2]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~30 .extended_lut = "off";
defparam \rr|WideOr8~30 .lut_mask = 64'h1330211122233330;
defparam \rr|WideOr8~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N30
cyclonev_lcell_comb \rr|WideOr8~31 (
// Equation(s):
// \rr|WideOr8~31_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count [2] $ (((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & 
// (\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~31 .extended_lut = "off";
defparam \rr|WideOr8~31 .lut_mask = 64'h3F0C3F0C33C333C3;
defparam \rr|WideOr8~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N51
cyclonev_lcell_comb \rr|WideOr8~32 (
// Equation(s):
// \rr|WideOr8~32_combout  = ( \rr|WideOr8~31_combout  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|WideOr7~27_combout )) ) ) # ( !\rr|WideOr8~31_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|WideOr7~27_combout )) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|WideOr7~27_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr8~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~32 .extended_lut = "off";
defparam \rr|WideOr8~32 .lut_mask = 64'hA5A0A5A005000500;
defparam \rr|WideOr8~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N54
cyclonev_lcell_comb \rr|WideOr8~35 (
// Equation(s):
// \rr|WideOr8~35_combout  = ( \rr|WideOr8~30_combout  & ( \rr|WideOr8~32_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [5]) # ((\rr|WideOr8~29_combout )))) # (\rr|bg_str_count [6] & (((\rr|WideOr8~34_combout )) # (\rr|bg_str_count [5]))) ) ) ) # 
// ( !\rr|WideOr8~30_combout  & ( \rr|WideOr8~32_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [5]) # ((\rr|WideOr8~29_combout )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count [5] & ((\rr|WideOr8~34_combout )))) ) ) ) # ( \rr|WideOr8~30_combout  
// & ( !\rr|WideOr8~32_combout  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count [5] & (\rr|WideOr8~29_combout ))) # (\rr|bg_str_count [6] & (((\rr|WideOr8~34_combout )) # (\rr|bg_str_count [5]))) ) ) ) # ( !\rr|WideOr8~30_combout  & ( !\rr|WideOr8~32_combout  
// & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count [5] & (\rr|WideOr8~29_combout ))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count [5] & ((\rr|WideOr8~34_combout )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr8~29_combout ),
	.datad(!\rr|WideOr8~34_combout ),
	.datae(!\rr|WideOr8~30_combout ),
	.dataf(!\rr|WideOr8~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~35 .extended_lut = "off";
defparam \rr|WideOr8~35 .lut_mask = 64'h024613578ACE9BDF;
defparam \rr|WideOr8~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N3
cyclonev_lcell_comb \rr|WideOr8~37 (
// Equation(s):
// \rr|WideOr8~37_combout  = ( \rr|WideOr8~35_combout  & ( ((!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|WideOr8~36_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) # ( !\rr|WideOr8~35_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|WideOr8~36_combout )) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~36_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|WideOr8~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~37 .extended_lut = "off";
defparam \rr|WideOr8~37 .lut_mask = 64'h080808085D5D5D5D;
defparam \rr|WideOr8~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N33
cyclonev_lcell_comb \rr|WideOr8~24 (
// Equation(s):
// \rr|WideOr8~24_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[8]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~24 .extended_lut = "off";
defparam \rr|WideOr8~24 .lut_mask = 64'h00A500A500000000;
defparam \rr|WideOr8~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N36
cyclonev_lcell_comb \rr|WideOr8~25 (
// Equation(s):
// \rr|WideOr8~25_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|bg_str_count[7]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count [2] & ((!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  
// & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (((!\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & ((!\rr|bg_str_count[9]~DUPLICATE_q ) 
// # (\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count [2] & 
// (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count [2])))) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [2] $ (\rr|bg_str_count[9]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [2]) # (!\rr|bg_str_count[9]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~25 .extended_lut = "off";
defparam \rr|WideOr8~25 .lut_mask = 64'h6D06D10DBB0BBC0B;
defparam \rr|WideOr8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N51
cyclonev_lcell_comb \rr|WideOr8~26 (
// Equation(s):
// \rr|WideOr8~26_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  $ (\rr|bg_str_count [3]) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count [3]) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [3]) # (\rr|bg_str_count[2]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count [3]) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count [3]),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~26 .extended_lut = "off";
defparam \rr|WideOr8~26 .lut_mask = 64'h5500FF5500AAAA55;
defparam \rr|WideOr8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N6
cyclonev_lcell_comb \rr|WideOr8~27 (
// Equation(s):
// \rr|WideOr8~27_combout  = ( \rr|WideOr5~57_combout  & ( \rr|WideOr8~26_combout  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~25_combout  & !\rr|bg_str_count [5]))) ) ) ) # ( !\rr|WideOr5~57_combout  & ( 
// \rr|WideOr8~26_combout  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~25_combout  & !\rr|bg_str_count [5]))) ) ) ) # ( \rr|WideOr5~57_combout  & ( !\rr|WideOr8~26_combout  & ( (!\rr|bg_str_count [6] & 
// (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|bg_str_count [5])))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|WideOr8~25_combout )))) ) ) ) # ( !\rr|WideOr5~57_combout  & ( !\rr|WideOr8~26_combout  & ( 
// (\rr|bg_str_count [6] & (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~25_combout  & !\rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~25_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|WideOr5~57_combout ),
	.dataf(!\rr|WideOr8~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~27 .extended_lut = "off";
defparam \rr|WideOr8~27 .lut_mask = 64'h0100452201000100;
defparam \rr|WideOr8~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N30
cyclonev_lcell_comb \rr|WideOr8~21 (
// Equation(s):
// \rr|WideOr8~21_combout  = ( \rr|bg_str_count [3] & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (((!\rr|bg_str_count [1]) # (\rr|bg_str_count[9]~DUPLICATE_q ))))) # (\rr|bg_str_count[7]~DUPLICATE_q  
// & (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [1] $ (!\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [3] & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [1] & 
// ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (!\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [1] & ((\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [1]) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [3] & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [1]) # ((!\rr|bg_str_count[2]~DUPLICATE_q ) # 
// (\rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [3] & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [1] & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|bg_str_count [1] & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~21 .extended_lut = "off";
defparam \rr|WideOr8~21 .lut_mask = 64'h8068A8FA8AE7281E;
defparam \rr|WideOr8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N48
cyclonev_lcell_comb \rr|WideOr8~22 (
// Equation(s):
// \rr|WideOr8~22_combout  = ( \rr|bg_str_count [3] & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|bg_str_count[2]~DUPLICATE_q  $ (((!\rr|bg_str_count [1]) # (\rr|bg_str_count[9]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [3] & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [1])))) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [1]) # ((\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [3] & ( 
// !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [1]) # ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count [3] & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [1] $ (!\rr|bg_str_count[2]~DUPLICATE_q )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [1] & 
// (!\rr|bg_str_count[2]~DUPLICATE_q  $ (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~22 .extended_lut = "off";
defparam \rr|WideOr8~22 .lut_mask = 64'h6814FE55E7551E05;
defparam \rr|WideOr8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N57
cyclonev_lcell_comb \rr|WideOr8~23 (
// Equation(s):
// \rr|WideOr8~23_combout  = ( \rr|WideOr8~22_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [6]))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr8~21_combout  & \rr|bg_str_count [6])))) ) ) # ( 
// !\rr|WideOr8~22_combout  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~21_combout  & \rr|bg_str_count [6]))) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~21_combout ),
	.datad(!\rr|bg_str_count [6]),
	.datae(gnd),
	.dataf(!\rr|WideOr8~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~23 .extended_lut = "off";
defparam \rr|WideOr8~23 .lut_mask = 64'h0004000488048804;
defparam \rr|WideOr8~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N27
cyclonev_lcell_comb \rr|WideOr8~28 (
// Equation(s):
// \rr|WideOr8~28_combout  = ( \rr|WideOr7~27_combout  & ( !\rr|WideOr8~23_combout  & ( !\rr|WideOr8~27_combout  ) ) ) # ( !\rr|WideOr7~27_combout  & ( !\rr|WideOr8~23_combout  & ( (!\rr|WideOr8~27_combout  & ((!\rr|WideOr8~24_combout ) # 
// (!\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|WideOr8~24_combout ),
	.datab(!\rr|WideOr8~27_combout ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|WideOr7~27_combout ),
	.dataf(!\rr|WideOr8~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~28 .extended_lut = "off";
defparam \rr|WideOr8~28 .lut_mask = 64'hCC88CCCC00000000;
defparam \rr|WideOr8~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N15
cyclonev_lcell_comb \rr|WideOr8~6 (
// Equation(s):
// \rr|WideOr8~6_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) 
// )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~6 .extended_lut = "off";
defparam \rr|WideOr8~6 .lut_mask = 64'hF50FF50F00000000;
defparam \rr|WideOr8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N27
cyclonev_lcell_comb \rr|WideOr8~7 (
// Equation(s):
// \rr|WideOr8~7_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [2] & ( \rr|bg_str_count[7]~DUPLICATE_q  ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [2] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & 
// !\rr|bg_str_count[0]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [2] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [2] & ( 
// (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~7 .extended_lut = "off";
defparam \rr|WideOr8~7 .lut_mask = 64'h3030030330303333;
defparam \rr|WideOr8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N9
cyclonev_lcell_comb \rr|WideOr8~8 (
// Equation(s):
// \rr|WideOr8~8_combout  = ( \rr|WideOr6~37_combout  & ( (!\rr|bg_str_count [5] & ((\rr|WideOr8~7_combout ))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q )) ) ) # ( !\rr|WideOr6~37_combout  & ( (!\rr|bg_str_count [5] & \rr|WideOr8~7_combout 
// ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|WideOr8~7_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr6~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~8 .extended_lut = "off";
defparam \rr|WideOr8~8 .lut_mask = 64'h00AA00AA44EE44EE;
defparam \rr|WideOr8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N30
cyclonev_lcell_comb \rr|WideOr8~9 (
// Equation(s):
// \rr|WideOr8~9_combout  = ( \rr|bg_str_count [6] & ( \rr|WideOr8~8_combout  & ( (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count [5] $ (\rr|bg_str_count [9]))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|WideOr8~8_combout  & ( (!\rr|bg_str_count [5] & 
// (!\rr|bg_str_count [9] & (!\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (\rr|bg_str_count [9] & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|WideOr8~6_combout )))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|WideOr8~8_combout  & ( 
// (\rr|bg_str_count [5] & (\rr|bg_str_count [9] & (\rr|bg_str_count[8]~DUPLICATE_q  & \rr|WideOr8~6_combout ))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count [9]),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|WideOr8~6_combout ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|WideOr8~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~9 .extended_lut = "off";
defparam \rr|WideOr8~9 .lut_mask = 64'h0001000090910909;
defparam \rr|WideOr8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N45
cyclonev_lcell_comb \rr|WideOr8~11 (
// Equation(s):
// \rr|WideOr8~11_combout  = ( \rr|WideOr8~7_combout  & ( \rr|WideOr8~6_combout  & ( (\rr|bg_str_count [5]) # (\rr|bg_str_count [9]) ) ) ) # ( !\rr|WideOr8~7_combout  & ( \rr|WideOr8~6_combout  & ( !\rr|bg_str_count [9] $ (!\rr|bg_str_count [5]) ) ) ) # ( 
// \rr|WideOr8~7_combout  & ( !\rr|WideOr8~6_combout  & ( (\rr|bg_str_count [9] & \rr|bg_str_count [5]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [9]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|WideOr8~7_combout ),
	.dataf(!\rr|WideOr8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~11 .extended_lut = "off";
defparam \rr|WideOr8~11 .lut_mask = 64'h0000000F0FF00FFF;
defparam \rr|WideOr8~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N39
cyclonev_lcell_comb \rr|WideOr8~10 (
// Equation(s):
// \rr|WideOr8~10_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count [9] $ (!\rr|bg_str_count [5])))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[8]~DUPLICATE_q  & 
// (!\rr|bg_str_count [9] & !\rr|bg_str_count [5]))) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count [9] & !\rr|bg_str_count [5]))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [9]),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~10 .extended_lut = "off";
defparam \rr|WideOr8~10 .lut_mask = 64'h2000200042204220;
defparam \rr|WideOr8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N36
cyclonev_lcell_comb \rr|WideOr8~12 (
// Equation(s):
// \rr|WideOr8~12_combout  = ( \rr|WideOr8~10_combout  & ( ((\rr|bg_str_count [6] & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|WideOr8~11_combout ))) # (\rr|WideOr6~37_combout ) ) ) # ( !\rr|WideOr8~10_combout  & ( (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|WideOr8~11_combout )) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|WideOr6~37_combout ),
	.datad(!\rr|WideOr8~11_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr8~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~12 .extended_lut = "off";
defparam \rr|WideOr8~12 .lut_mask = 64'h004400440F4F0F4F;
defparam \rr|WideOr8~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N48
cyclonev_lcell_comb \rr|WideOr7~45 (
// Equation(s):
// \rr|WideOr7~45_combout  = ( \rr|bg_str_count [2] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [0]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~45 .extended_lut = "off";
defparam \rr|WideOr7~45 .lut_mask = 64'h0000000000F000F0;
defparam \rr|WideOr7~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N24
cyclonev_lcell_comb \rr|WideOr7~44 (
// Equation(s):
// \rr|WideOr7~44_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count [7] & ((\rr|bg_str_count [2]) # (\rr|bg_str_count [0]))) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [7] ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(gnd),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count [2]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~44 .extended_lut = "off";
defparam \rr|WideOr7~44 .lut_mask = 64'h5555555505550555;
defparam \rr|WideOr7~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N42
cyclonev_lcell_comb \rr|WideOr8~2 (
// Equation(s):
// \rr|WideOr8~2_combout  = ( \rr|WideOr7~44_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [5]) # ((!\rr|bg_str_count [7] & \rr|WideOr7~45_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr7~45_combout  & 
// (!\rr|bg_str_count [5] $ (\rr|bg_str_count [7])))) ) ) # ( !\rr|WideOr7~44_combout  & ( (\rr|WideOr7~45_combout  & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [5] & !\rr|bg_str_count [7])) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count [5] $ (\rr|bg_str_count [7]))))) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|WideOr7~45_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~2 .extended_lut = "off";
defparam \rr|WideOr8~2 .lut_mask = 64'h0061006188E988E9;
defparam \rr|WideOr8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N6
cyclonev_lcell_comb \rr|WideOr8~0 (
// Equation(s):
// \rr|WideOr8~0_combout  = ( \rr|bg_str_count [2] & ( !\rr|bg_str_count [7] ) ) # ( !\rr|bg_str_count [2] & ( (!\rr|bg_str_count [7] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [7]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~0 .extended_lut = "off";
defparam \rr|WideOr8~0 .lut_mask = 64'hCF00CF00FF00FF00;
defparam \rr|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N45
cyclonev_lcell_comb \rr|WideOr8~3 (
// Equation(s):
// \rr|WideOr8~3_combout  = ( !\rr|bg_str_count [6] & ( (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (\rr|bg_str_count [5]))) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~3 .extended_lut = "off";
defparam \rr|WideOr8~3 .lut_mask = 64'h00A500A500000000;
defparam \rr|WideOr8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N3
cyclonev_lcell_comb \rr|WideOr8~4 (
// Equation(s):
// \rr|WideOr8~4_combout  = ( \rr|WideOr7~45_combout  & ( (\rr|WideOr8~3_combout  & ((!\rr|bg_str_count [5] & (\rr|bg_str_count [7])) # (\rr|bg_str_count [5] & ((\rr|WideOr8~0_combout ))))) ) ) # ( !\rr|WideOr7~45_combout  & ( (\rr|bg_str_count [5] & 
// (\rr|WideOr8~0_combout  & \rr|WideOr8~3_combout )) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|WideOr8~0_combout ),
	.datad(!\rr|WideOr8~3_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~4 .extended_lut = "off";
defparam \rr|WideOr8~4 .lut_mask = 64'h0005000500270027;
defparam \rr|WideOr8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N9
cyclonev_lcell_comb \rr|WideOr8~1 (
// Equation(s):
// \rr|WideOr8~1_combout  = ( \rr|WideOr7~44_combout  & ( (!\rr|bg_str_count [5] & (\rr|WideOr8~0_combout  & \rr|bg_str_count [9])) # (\rr|bg_str_count [5] & ((\rr|bg_str_count [9]) # (\rr|WideOr8~0_combout ))) ) ) # ( !\rr|WideOr7~44_combout  & ( 
// (\rr|WideOr8~0_combout  & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count [9]))) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(gnd),
	.datac(!\rr|WideOr8~0_combout ),
	.datad(!\rr|bg_str_count [9]),
	.datae(gnd),
	.dataf(!\rr|WideOr7~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~1 .extended_lut = "off";
defparam \rr|WideOr8~1 .lut_mask = 64'h050A050A055F055F;
defparam \rr|WideOr8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N18
cyclonev_lcell_comb \rr|WideOr8~5 (
// Equation(s):
// \rr|WideOr8~5_combout  = ( \rr|WideOr8~4_combout  & ( \rr|WideOr8~1_combout  & ( !\rr|bg_str_count [3] ) ) ) # ( !\rr|WideOr8~4_combout  & ( \rr|WideOr8~1_combout  & ( (!\rr|bg_str_count [3] & ((!\rr|WideOr8~2_combout  & (\rr|bg_str_count [6] & 
// !\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|WideOr8~2_combout  & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) ) ) ) # ( \rr|WideOr8~4_combout  & ( !\rr|WideOr8~1_combout  & ( !\rr|bg_str_count [3] ) ) ) # ( !\rr|WideOr8~4_combout  & ( 
// !\rr|WideOr8~1_combout  & ( (!\rr|bg_str_count [3] & (\rr|WideOr8~2_combout  & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|WideOr8~2_combout ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|WideOr8~4_combout ),
	.dataf(!\rr|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~5 .extended_lut = "off";
defparam \rr|WideOr8~5 .lut_mask = 64'h2002AAAA2A02AAAA;
defparam \rr|WideOr8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N6
cyclonev_lcell_comb \rr|WideOr8~13 (
// Equation(s):
// \rr|WideOr8~13_combout  = ( !\rr|WideOr8~5_combout  & ( (!\rr|bg_str_count [3]) # ((!\rr|WideOr8~9_combout  & !\rr|WideOr8~12_combout )) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(gnd),
	.datac(!\rr|WideOr8~9_combout ),
	.datad(!\rr|WideOr8~12_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~13 .extended_lut = "off";
defparam \rr|WideOr8~13 .lut_mask = 64'hFAAAFAAA00000000;
defparam \rr|WideOr8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N36
cyclonev_lcell_comb \rr|WideOr8~38 (
// Equation(s):
// \rr|WideOr8~38_combout  = ( \rr|WideOr8~28_combout  & ( \rr|WideOr8~13_combout  & ( (\rr|bg_str_count [10] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr8~20_combout )) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|WideOr8~37_combout ))))) ) ) ) # ( 
// !\rr|WideOr8~28_combout  & ( \rr|WideOr8~13_combout  & ( (!\rr|bg_str_count [10] & (((\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr8~20_combout )) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((\rr|WideOr8~37_combout ))))) ) ) ) # ( \rr|WideOr8~28_combout  & ( !\rr|WideOr8~13_combout  & ( (!\rr|bg_str_count [10] & (((!\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr8~20_combout 
// )) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|WideOr8~37_combout ))))) ) ) ) # ( !\rr|WideOr8~28_combout  & ( !\rr|WideOr8~13_combout  & ( (!\rr|bg_str_count [10]) # ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr8~20_combout )) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|WideOr8~37_combout )))) ) ) )

	.dataa(!\rr|WideOr8~20_combout ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|WideOr8~37_combout ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|WideOr8~28_combout ),
	.dataf(!\rr|WideOr8~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~38 .extended_lut = "off";
defparam \rr|WideOr8~38 .lut_mask = 64'hDDCFDD0311CF1103;
defparam \rr|WideOr8~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N30
cyclonev_lcell_comb \rr|Selector8~0 (
// Equation(s):
// \rr|Selector8~0_combout  = ( !\rr|S.WRITE_REG~DUPLICATE_q  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector8~0 .extended_lut = "off";
defparam \rr|Selector8~0 .lut_mask = 64'h3333000033330000;
defparam \rr|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N30
cyclonev_lcell_comb \rr|WideOr8~45 (
// Equation(s):
// \rr|WideOr8~45_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count [1] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [0] & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [3]))) # (\rr|bg_str_count [0] & ((!\rr|bg_str_count [3]) 
// # (\rr|bg_str_count[2]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [3] & ((!\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count [3] & ((!\rr|bg_str_count [0]) 
// # (\rr|bg_str_count[7]~DUPLICATE_q ))))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [3] & (\rr|bg_str_count [0])) # (\rr|bg_str_count [3] & ((!\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count [1] & 
// ( (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [0] & ((\rr|bg_str_count [3]) # (\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count [0] & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (\rr|bg_str_count [3]))))) ) ) ) # ( !\rr|bg_str_count [5] & ( 
// !\rr|bg_str_count [1] & ( (!\rr|bg_str_count [0] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count [3]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ))))) # (\rr|bg_str_count [0] 
// & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [3])) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count [3]))))) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [3]),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~45 .extended_lut = "off";
defparam \rr|WideOr8~45 .lut_mask = 64'h6BD9006BDB1C00DB;
defparam \rr|WideOr8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N0
cyclonev_lcell_comb \rr|WideOr8~47 (
// Equation(s):
// \rr|WideOr8~47_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count [3]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [0] & 
// !\rr|bg_str_count [3])))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [3] & ((\rr|bg_str_count [5]))) # (\rr|bg_str_count [3] & ((!\rr|bg_str_count [0]) # 
// (!\rr|bg_str_count [5]))))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [3] & (\rr|bg_str_count [0])) # (\rr|bg_str_count [3] & ((\rr|bg_str_count [5]))))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (\rr|bg_str_count [5] & ((!\rr|bg_str_count [0] & (!\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [0] & ((!\rr|bg_str_count [3]) # (\rr|bg_str_count[2]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [0] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [5]) # (\rr|bg_str_count [3]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count [5]))))) # (\rr|bg_str_count [0] & (((!\rr|bg_str_count [3])) # 
// (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [3]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~47 .extended_lut = "off";
defparam \rr|WideOr8~47 .lut_mask = 64'hD97B00D91CDB001C;
defparam \rr|WideOr8~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N54
cyclonev_lcell_comb \rr|WideOr8~48 (
// Equation(s):
// \rr|WideOr8~48_combout  = ( \rr|WideOr8~47_combout  & ( \rr|WideOr10~0_combout  & ( (!\rr|bg_str_count [6] & (((!\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|WideOr8~45_combout ))) # (\rr|bg_str_count [6] & (((!\rr|WideOr8~31_combout  & 
// \rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr8~47_combout  & ( \rr|WideOr10~0_combout  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (\rr|WideOr8~45_combout )) # (\rr|bg_str_count [6] & ((!\rr|WideOr8~31_combout ))))) ) ) 
// ) # ( \rr|WideOr8~47_combout  & ( !\rr|WideOr10~0_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|WideOr8~45_combout ))) ) ) ) # ( !\rr|WideOr8~47_combout  & ( !\rr|WideOr10~0_combout  & ( (!\rr|bg_str_count [6] & 
// (\rr|WideOr8~45_combout  & \rr|bg_str_count[9]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr8~45_combout ),
	.datac(!\rr|WideOr8~31_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|WideOr8~47_combout ),
	.dataf(!\rr|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~48 .extended_lut = "off";
defparam \rr|WideOr8~48 .lut_mask = 64'h0022AA220072AA72;
defparam \rr|WideOr8~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N21
cyclonev_lcell_comb \rr|WideOr8~46 (
// Equation(s):
// \rr|WideOr8~46_combout  = ( \rr|WideOr8~45_combout  & ( (\rr|bg_str_count [6] & !\rr|bg_str_count[9]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr8~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~46 .extended_lut = "off";
defparam \rr|WideOr8~46 .lut_mask = 64'h000000000F000F00;
defparam \rr|WideOr8~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N27
cyclonev_lcell_comb \rr|WideOr8~39 (
// Equation(s):
// \rr|WideOr8~39_combout  = ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count [1] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [3]) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count [3]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~39 .extended_lut = "off";
defparam \rr|WideOr8~39 .lut_mask = 64'h0055005588888888;
defparam \rr|WideOr8~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N42
cyclonev_lcell_comb \rr|WideOr8~40 (
// Equation(s):
// \rr|WideOr8~40_combout  = ( \rr|bg_str_count [5] & ( \rr|WideOr6~6_combout  & ( (!\rr|bg_str_count [6] & ((\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (\rr|WideOr6~5_combout  & !\rr|bg_str_count[7]~DUPLICATE_q )) ) ) ) # ( 
// !\rr|bg_str_count [5] & ( \rr|WideOr6~6_combout  & ( (!\rr|bg_str_count [6] & (((!\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|WideOr6~5_combout ))) # (\rr|bg_str_count [6] & (((!\rr|WideOr8~39_combout  & \rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count [5] & ( !\rr|WideOr6~6_combout  & ( (\rr|bg_str_count [6] & (\rr|WideOr6~5_combout  & !\rr|bg_str_count[7]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|WideOr6~6_combout  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [6] & (\rr|WideOr6~5_combout )) # (\rr|bg_str_count [6] & ((!\rr|WideOr8~39_combout ))))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr6~5_combout ),
	.datac(!\rr|WideOr8~39_combout ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|WideOr6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~40 .extended_lut = "off";
defparam \rr|WideOr8~40 .lut_mask = 64'h00721100AA7211AA;
defparam \rr|WideOr8~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N24
cyclonev_lcell_comb \rr|WideOr8~43 (
// Equation(s):
// \rr|WideOr8~43_combout  = ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [3]))) ) ) # ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  
// & (((!\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (((!\rr|bg_str_count [3]) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [3]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~43 .extended_lut = "off";
defparam \rr|WideOr8~43 .lut_mask = 64'hF7A7F7A700080008;
defparam \rr|WideOr8~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N15
cyclonev_lcell_comb \rr|WideOr8~41 (
// Equation(s):
// \rr|WideOr8~41_combout  = ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (((!\rr|bg_str_count [1])) # (\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (((!\rr|bg_str_count [3]) # (\rr|bg_str_count [1])))) ) ) # ( 
// !\rr|bg_str_count [6] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [1] & !\rr|bg_str_count [3]))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count [3]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~41 .extended_lut = "off";
defparam \rr|WideOr8~41 .lut_mask = 64'h10001000F7A7F7A7;
defparam \rr|WideOr8~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N18
cyclonev_lcell_comb \rr|WideOr8~42 (
// Equation(s):
// \rr|WideOr8~42_combout  = ( \rr|WideOr6~6_combout  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|WideOr8~39_combout ))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((\rr|WideOr6~5_combout )))) ) ) # ( 
// !\rr|WideOr6~6_combout  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|WideOr8~39_combout ))) # (\rr|bg_str_count [6] & (\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr6~5_combout )))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~39_combout ),
	.datad(!\rr|WideOr6~5_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~42 .extended_lut = "off";
defparam \rr|WideOr8~42 .lut_mask = 64'h80918091C4D5C4D5;
defparam \rr|WideOr8~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N48
cyclonev_lcell_comb \rr|WideOr8~44 (
// Equation(s):
// \rr|WideOr8~44_combout  = ( \rr|bg_str_count [5] & ( \rr|WideOr8~42_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr8~43_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  
// & ((\rr|WideOr8~41_combout )))) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|WideOr8~42_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q ) # ((\rr|bg_str_count[7]~DUPLICATE_q  & \rr|WideOr8~43_combout )) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|WideOr8~42_combout 
//  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr8~43_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr8~41_combout )))) ) ) ) # ( !\rr|bg_str_count [5] & ( 
// !\rr|WideOr8~42_combout  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|WideOr8~43_combout )) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~43_combout ),
	.datad(!\rr|WideOr8~41_combout ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|WideOr8~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~44 .extended_lut = "off";
defparam \rr|WideOr8~44 .lut_mask = 64'h01010246ABAB0246;
defparam \rr|WideOr8~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N36
cyclonev_lcell_comb \rr|WideOr8~49 (
// Equation(s):
// \rr|WideOr8~49_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( ((!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr8~40_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|WideOr8~44_combout ))))) ) ) # ( 
// \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|WideOr8~46_combout )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~48_combout )) ) )

	.dataa(!\rr|WideOr8~48_combout ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~46_combout ),
	.datad(!\rr|WideOr8~40_combout ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|WideOr8~44_combout ),
	.datag(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~49 .extended_lut = "on";
defparam \rr|WideOr8~49 .lut_mask = 64'h00C01D1D33F31D1D;
defparam \rr|WideOr8~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N48
cyclonev_lcell_comb \rr|Selector8~1 (
// Equation(s):
// \rr|Selector8~1_combout  = ( !\rr|bg_str_count [11] & ( ((\rr|bg_str_count [12] & (\rr|bg_str_count [10] & (\rr|Selector8~0_combout  & \rr|WideOr8~49_combout )))) # (\rr|Selector7~0_combout ) ) ) # ( \rr|bg_str_count [11] & ( ((\rr|bg_str_count [12] & 
// (\rr|WideOr8~38_combout  & (\rr|Selector8~0_combout )))) # (\rr|Selector7~0_combout ) ) )

	.dataa(!\rr|bg_str_count [12]),
	.datab(!\rr|Selector7~0_combout ),
	.datac(!\rr|WideOr8~38_combout ),
	.datad(!\rr|Selector8~0_combout ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|WideOr8~49_combout ),
	.datag(!\rr|bg_str_count [10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector8~1 .extended_lut = "on";
defparam \rr|Selector8~1 .lut_mask = 64'h3333333733373337;
defparam \rr|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y74_N50
dffeas \rr|ascii_input[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[28] .is_wysiwyg = "true";
defparam \rr|ascii_input[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [28]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y70_N23
dffeas \controller|controller|buffer|data_in_2[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[28] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [28]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N30
cyclonev_lcell_comb \controller|controller|buffer|read_data[28]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[28]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[28]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N36
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[28]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[28]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[28]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N38
dffeas \controller|controller|buffer|data_in_1[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[28] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [28]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X43_Y62_N32
dffeas \controller|controller|buffer|read_data[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[28]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[28] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N48
cyclonev_lcell_comb \rr|WideOr9~0 (
// Equation(s):
// \rr|WideOr9~0_combout  = ( \rr|bg_str_count [10] & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count [8]))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count [8]) # 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) # ( !\rr|bg_str_count [10] & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # ((!\rr|bg_str_count [8]) # (\rr|bg_str_count[7]~DUPLICATE_q )))) # 
// (\rr|bg_str_count [6] & ((!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count [8]))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [8]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~0 .extended_lut = "off";
defparam \rr|WideOr9~0 .lut_mask = 64'hBEDFBEDF7DBE7DBE;
defparam \rr|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N54
cyclonev_lcell_comb \rr|WideOr9~1 (
// Equation(s):
// \rr|WideOr9~1_combout  = ( !\rr|WideOr9~0_combout  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|WideOr5~58_combout ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|WideOr5~58_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~1 .extended_lut = "off";
defparam \rr|WideOr9~1 .lut_mask = 64'h8888888800000000;
defparam \rr|WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N12
cyclonev_lcell_comb \rr|WideOr9~2 (
// Equation(s):
// \rr|WideOr9~2_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( ((!\rr|bg_str_count [10] & (!\rr|bg_str_count [8] $ (!\rr|bg_str_count [6]))) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count [8]) # (\rr|bg_str_count [6])))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q ) # ((!\rr|bg_str_count [10] & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count [8]))) # (\rr|bg_str_count [10] & (!\rr|bg_str_count [8] $ 
// (!\rr|bg_str_count [6])))) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~2 .extended_lut = "off";
defparam \rr|WideOr9~2 .lut_mask = 64'hFFB6FFB66DFF6DFF;
defparam \rr|WideOr9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N9
cyclonev_lcell_comb \rr|WideOr9~3 (
// Equation(s):
// \rr|WideOr9~3_combout  = ( \rr|bg_str_count [10] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (!\rr|bg_str_count [8] $ (!\rr|bg_str_count [6])))) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [8]) # 
// ((\rr|bg_str_count [6]) # (\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) # ( !\rr|bg_str_count [10] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count[5]~DUPLICATE_q ) # (!\rr|bg_str_count [6])) # (\rr|bg_str_count [8]))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [8] $ (!\rr|bg_str_count [6])) # (\rr|bg_str_count[5]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~3 .extended_lut = "off";
defparam \rr|WideOr9~3 .lut_mask = 64'hBFE7BFE7E7FDE7FD;
defparam \rr|WideOr9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N36
cyclonev_lcell_comb \rr|WideOr9~40 (
// Equation(s):
// \rr|WideOr9~40_combout  = ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [3] $ ((\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|WideOr9~3_combout ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count 
// [3]) # (((\rr|WideOr9~2_combout ))))) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [3] & (((\rr|WideOr9~2_combout )))) # (\rr|bg_str_count [3] & (\rr|WideOr9~0_combout )))) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [3]) # (((\rr|WideOr9~2_combout ))))) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|WideOr9~0_combout ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|WideOr9~2_combout ),
	.datag(!\rr|WideOr9~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~40 .extended_lut = "on";
defparam \rr|WideOr9~40 .lut_mask = 64'hCE6E4646DF7FDFDF;
defparam \rr|WideOr9~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N27
cyclonev_lcell_comb \rr|WideOr9~14 (
// Equation(s):
// \rr|WideOr9~14_combout  = ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[7]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & 
// \rr|bg_str_count[0]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~14 .extended_lut = "off";
defparam \rr|WideOr9~14 .lut_mask = 64'h000A000A0A0A0A0A;
defparam \rr|WideOr9~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N42
cyclonev_lcell_comb \rr|WideOr9~15 (
// Equation(s):
// \rr|WideOr9~15_combout  = ( \rr|WideOr9~14_combout  & ( \rr|WideOr5~58_combout  & ( (!\rr|bg_str_count [8] & (((\rr|bg_str_count[3]~DUPLICATE_q  & \rr|WideOr10~0_combout )) # (\rr|bg_str_count [6]))) ) ) ) # ( !\rr|WideOr9~14_combout  & ( 
// \rr|WideOr5~58_combout  & ( (!\rr|bg_str_count [8] & (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr10~0_combout ) # (\rr|bg_str_count [6])))) ) ) ) # ( \rr|WideOr9~14_combout  & ( !\rr|WideOr5~58_combout  & ( (\rr|bg_str_count [6] & !\rr|bg_str_count 
// [8]) ) ) ) # ( !\rr|WideOr9~14_combout  & ( !\rr|WideOr5~58_combout  & ( (\rr|bg_str_count [6] & (!\rr|bg_str_count [8] & \rr|bg_str_count[3]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|WideOr10~0_combout ),
	.datae(!\rr|WideOr9~14_combout ),
	.dataf(!\rr|WideOr5~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~15 .extended_lut = "off";
defparam \rr|WideOr9~15 .lut_mask = 64'h04044444040C444C;
defparam \rr|WideOr9~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N42
cyclonev_lcell_comb \rr|WideOr9~12 (
// Equation(s):
// \rr|WideOr9~12_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( ((!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [2]) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~12 .extended_lut = "off";
defparam \rr|WideOr9~12 .lut_mask = 64'h00000000B3B3B3B3;
defparam \rr|WideOr9~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N24
cyclonev_lcell_comb \rr|WideOr9~13 (
// Equation(s):
// \rr|WideOr9~13_combout  = (\rr|bg_str_count [6] & (((!\rr|WideOr9~12_combout  & \rr|bg_str_count [3])) # (\rr|bg_str_count[5]~DUPLICATE_q )))

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|WideOr9~12_combout ),
	.datad(!\rr|bg_str_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~13 .extended_lut = "off";
defparam \rr|WideOr9~13 .lut_mask = 64'h1151115111511151;
defparam \rr|WideOr9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N18
cyclonev_lcell_comb \rr|WideOr9~10 (
// Equation(s):
// \rr|WideOr9~10_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [6]) # ((!\rr|bg_str_count [2]) # (!\rr|bg_str_count [7])) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( 
// (!\rr|bg_str_count [6]) # ((!\rr|bg_str_count [7]) # ((\rr|bg_str_count [0] & !\rr|bg_str_count [2]))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [6]) # (!\rr|bg_str_count [2] $ (\rr|bg_str_count [7])) ) ) 
// ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [6]) # (((\rr|bg_str_count [0] & !\rr|bg_str_count [2])) # (\rr|bg_str_count [7])) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count [7]),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~10 .extended_lut = "off";
defparam \rr|WideOr9~10 .lut_mask = 64'hDCFFFCCFFFDCFFFC;
defparam \rr|WideOr9~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N0
cyclonev_lcell_comb \rr|WideOr9~9 (
// Equation(s):
// \rr|WideOr9~9_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [7] $ (!\rr|bg_str_count [5]) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count [7] $ (!\rr|bg_str_count [5])) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~9 .extended_lut = "off";
defparam \rr|WideOr9~9 .lut_mask = 64'hFF3CFF3C3C3C3C3C;
defparam \rr|WideOr9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N27
cyclonev_lcell_comb \rr|WideOr9~11 (
// Equation(s):
// \rr|WideOr9~11_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count [5] & ( ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [2])) # (\rr|bg_str_count [7]) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [7]) # 
// ((!\rr|bg_str_count [2] & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count [5] ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [7] & 
// (!\rr|bg_str_count [2] & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & (((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [2])))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~11 .extended_lut = "off";
defparam \rr|WideOr9~11 .lut_mask = 64'h7C33FFFFDFCCF3FF;
defparam \rr|WideOr9~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N48
cyclonev_lcell_comb \rr|WideOr9~36 (
// Equation(s):
// \rr|WideOr9~36_combout  = ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & ((((\rr|WideOr9~9_combout ) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count [2]))) # (\rr|bg_str_count [3] & (((\rr|WideOr9~11_combout )))) ) ) # ( 
// \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & ((((!\rr|bg_str_count [6]) # (\rr|WideOr9~9_combout ))) # (\rr|bg_str_count [2]))) # (\rr|bg_str_count [3] & (((\rr|WideOr9~10_combout )))) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|WideOr9~10_combout ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|WideOr9~9_combout ),
	.datag(!\rr|WideOr9~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~36 .extended_lut = "on";
defparam \rr|WideOr9~36 .lut_mask = 64'h47CFCF47CFCFCFCF;
defparam \rr|WideOr9~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N24
cyclonev_lcell_comb \rr|WideOr9~16 (
// Equation(s):
// \rr|WideOr9~16_combout  = ( \rr|WideOr9~36_combout  & ( (\rr|WideOr9~15_combout  & (\rr|bg_str_count [10] & !\rr|WideOr9~13_combout )) ) ) # ( !\rr|WideOr9~36_combout  & ( (!\rr|bg_str_count [10]) # ((\rr|WideOr9~15_combout  & !\rr|WideOr9~13_combout )) ) 
// )

	.dataa(gnd),
	.datab(!\rr|WideOr9~15_combout ),
	.datac(!\rr|bg_str_count [10]),
	.datad(!\rr|WideOr9~13_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~16 .extended_lut = "off";
defparam \rr|WideOr9~16 .lut_mask = 64'hF3F0F3F003000300;
defparam \rr|WideOr9~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N30
cyclonev_lcell_comb \rr|WideOr9~4 (
// Equation(s):
// \rr|WideOr9~4_combout  = ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~4 .extended_lut = "off";
defparam \rr|WideOr9~4 .lut_mask = 64'hA0AAA0AA00000000;
defparam \rr|WideOr9~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N27
cyclonev_lcell_comb \rr|WideOr9~5 (
// Equation(s):
// \rr|WideOr9~5_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~5 .extended_lut = "off";
defparam \rr|WideOr9~5 .lut_mask = 64'h0000000050555055;
defparam \rr|WideOr9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N45
cyclonev_lcell_comb \rr|WideOr9~6 (
// Equation(s):
// \rr|WideOr9~6_combout  = ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count [5] & !\rr|bg_str_count[6]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count [7] & ( (\rr|bg_str_count [5] & \rr|bg_str_count[6]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~6 .extended_lut = "off";
defparam \rr|WideOr9~6 .lut_mask = 64'h000F000FF000F000;
defparam \rr|WideOr9~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N15
cyclonev_lcell_comb \rr|WideOr9~7 (
// Equation(s):
// \rr|WideOr9~7_combout  = ( \rr|WideOr9~6_combout  & ( (!\rr|bg_str_count [3] & (((!\rr|WideOr5~58_combout ) # (\rr|bg_str_count [8])) # (\rr|bg_str_count [10]))) ) ) # ( !\rr|WideOr9~6_combout  & ( (!\rr|bg_str_count [3] & ((\rr|bg_str_count [8]) # 
// (\rr|bg_str_count [10]))) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|WideOr5~58_combout ),
	.datad(!\rr|bg_str_count [3]),
	.datae(gnd),
	.dataf(!\rr|WideOr9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~7 .extended_lut = "off";
defparam \rr|WideOr9~7 .lut_mask = 64'h77007700F700F700;
defparam \rr|WideOr9~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N18
cyclonev_lcell_comb \rr|WideOr9~8 (
// Equation(s):
// \rr|WideOr9~8_combout  = ( \rr|WideOr9~5_combout  & ( \rr|WideOr9~7_combout  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count [10])))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [8] & ((!\rr|bg_str_count [10]) # 
// (\rr|WideOr9~4_combout )))) ) ) ) # ( !\rr|WideOr9~5_combout  & ( \rr|WideOr9~7_combout  & ( (!\rr|bg_str_count [8] & ((!\rr|bg_str_count [10]) # ((\rr|WideOr9~4_combout  & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|WideOr9~4_combout ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [10]),
	.datad(!\rr|bg_str_count [8]),
	.datae(!\rr|WideOr9~5_combout ),
	.dataf(!\rr|WideOr9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~8 .extended_lut = "off";
defparam \rr|WideOr9~8 .lut_mask = 64'h00000000F100F1C0;
defparam \rr|WideOr9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N36
cyclonev_lcell_comb \rr|WideOr9~17 (
// Equation(s):
// \rr|WideOr9~17_combout  = ( \rr|bg_str_count [4] & ( \rr|WideOr9~8_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|WideOr9~16_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr9~40_combout )) ) ) ) # ( !\rr|bg_str_count [4] & ( 
// \rr|WideOr9~8_combout  & ( (!\rr|WideOr9~1_combout  & \rr|bg_str_count[9]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count [4] & ( !\rr|WideOr9~8_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|WideOr9~16_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (\rr|WideOr9~40_combout )) ) ) ) # ( !\rr|bg_str_count [4] & ( !\rr|WideOr9~8_combout  & ( (!\rr|WideOr9~1_combout ) # (!\rr|bg_str_count[9]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|WideOr9~1_combout ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr9~40_combout ),
	.datad(!\rr|WideOr9~16_combout ),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|WideOr9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~17 .extended_lut = "off";
defparam \rr|WideOr9~17 .lut_mask = 64'hEEEECF032222CF03;
defparam \rr|WideOr9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y74_N0
cyclonev_lcell_comb \rr|WideOr9~31 (
// Equation(s):
// \rr|WideOr9~31_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|bg_str_count [6]) # 
// (\rr|bg_str_count[8]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~31 .extended_lut = "off";
defparam \rr|WideOr9~31 .lut_mask = 64'h3F003F0033003300;
defparam \rr|WideOr9~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N12
cyclonev_lcell_comb \rr|WideOr9~18 (
// Equation(s):
// \rr|WideOr9~18_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~18 .extended_lut = "off";
defparam \rr|WideOr9~18 .lut_mask = 64'hB0B0B0B000000000;
defparam \rr|WideOr9~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N9
cyclonev_lcell_comb \rr|WideOr9~19 (
// Equation(s):
// \rr|WideOr9~19_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|WideOr9~18_combout  & ( (!\rr|bg_str_count [6]) # (\rr|bg_str_count[5]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|WideOr9~18_combout  ) ) # ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|WideOr9~18_combout  ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|WideOr9~18_combout  ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr9~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~19 .extended_lut = "off";
defparam \rr|WideOr9~19 .lut_mask = 64'hFFFFFFFFFFFFAAFF;
defparam \rr|WideOr9~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N0
cyclonev_lcell_comb \rr|WideOr9~21 (
// Equation(s):
// \rr|WideOr9~21_combout  = ( \rr|bg_str_count [3] & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count [1]))) # (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  $ ((\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [3] & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # 
// ( \rr|bg_str_count [3] & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [1]) # (\rr|bg_str_count [2])))) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count [1]) # (\rr|bg_str_count [2]))))) ) ) ) # ( !\rr|bg_str_count [3] & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count [1] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ 
// (\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [1]),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~21 .extended_lut = "off";
defparam \rr|WideOr9~21 .lut_mask = 64'h0082C36182824161;
defparam \rr|WideOr9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N54
cyclonev_lcell_comb \rr|WideOr9~22 (
// Equation(s):
// \rr|WideOr9~22_combout  = ( \rr|WideOr9~21_combout  & ( \rr|bg_str_count[9]~DUPLICATE_q  ) ) # ( !\rr|WideOr9~21_combout  & ( \rr|bg_str_count[9]~DUPLICATE_q  ) ) # ( \rr|WideOr9~21_combout  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count [6] 
// ) ) ) # ( !\rr|WideOr9~21_combout  & ( !\rr|bg_str_count[9]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [6]),
	.datad(gnd),
	.datae(!\rr|WideOr9~21_combout ),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~22 .extended_lut = "off";
defparam \rr|WideOr9~22 .lut_mask = 64'hFFFFF0F0FFFFFFFF;
defparam \rr|WideOr9~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N18
cyclonev_lcell_comb \rr|WideOr9~20 (
// Equation(s):
// \rr|WideOr9~20_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( ((!\rr|bg_str_count[9]~DUPLICATE_q ) # ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (!\rr|bg_str_count [5]))) # (\rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( ((!\rr|bg_str_count[9]~DUPLICATE_q ) # (!\rr|bg_str_count [5])) # (\rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( 
// (!\rr|bg_str_count[2]~DUPLICATE_q ) # ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|bg_str_count [5]) # (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (\rr|bg_str_count [5])))) ) ) ) # ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|bg_str_count [5]) # (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ 
// (\rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~20 .extended_lut = "off";
defparam \rr|WideOr9~20 .lut_mask = 64'h66BBF6FBFFDDFFFD;
defparam \rr|WideOr9~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y74_N15
cyclonev_lcell_comb \rr|WideOr9~25 (
// Equation(s):
// \rr|WideOr9~25_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [2] ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [2]) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count [2]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~25 .extended_lut = "off";
defparam \rr|WideOr9~25 .lut_mask = 64'h55005500FF00FF00;
defparam \rr|WideOr9~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N33
cyclonev_lcell_comb \rr|WideOr9~26 (
// Equation(s):
// \rr|WideOr9~26_combout  = ( \rr|WideOr9~25_combout  & ( (!\rr|bg_str_count [3] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[9]~DUPLICATE_q ) # (!\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) # ( !\rr|WideOr9~25_combout  & ( !\rr|bg_str_count [3] ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~26 .extended_lut = "off";
defparam \rr|WideOr9~26 .lut_mask = 64'hCCCCCCCCC448C448;
defparam \rr|WideOr9~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N57
cyclonev_lcell_comb \rr|WideOr9~24 (
// Equation(s):
// \rr|WideOr9~24_combout  = ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[3]~DUPLICATE_q ) # ((!\rr|WideOr5~58_combout ) # ((!\rr|bg_str_count[9]~DUPLICATE_q ) # (!\rr|WideOr10~0_combout ))) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|WideOr5~58_combout ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|WideOr10~0_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~24 .extended_lut = "off";
defparam \rr|WideOr9~24 .lut_mask = 64'h00000000FFFEFFFE;
defparam \rr|WideOr9~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N51
cyclonev_lcell_comb \rr|WideOr9~27 (
// Equation(s):
// \rr|WideOr9~27_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count [3]) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count [3]) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count [3]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~27 .extended_lut = "off";
defparam \rr|WideOr9~27 .lut_mask = 64'h00CC00CC00330033;
defparam \rr|WideOr9~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N0
cyclonev_lcell_comb \rr|WideOr9~28 (
// Equation(s):
// \rr|WideOr9~28_combout  = ( \rr|WideOr9~12_combout  & ( \rr|WideOr9~27_combout  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|WideOr5~58_combout ) # (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr9~12_combout  & ( \rr|WideOr9~27_combout  & ( 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|WideOr5~58_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count [6])))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|WideOr5~58_combout ),
	.datae(!\rr|WideOr9~12_combout ),
	.dataf(!\rr|WideOr9~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~28 .extended_lut = "off";
defparam \rr|WideOr9~28 .lut_mask = 64'h00000000FC74CC44;
defparam \rr|WideOr9~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N27
cyclonev_lcell_comb \rr|WideOr9~23 (
// Equation(s):
// \rr|WideOr9~23_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  
// & ( !\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~23 .extended_lut = "off";
defparam \rr|WideOr9~23 .lut_mask = 64'hF0F030303C3C3C3C;
defparam \rr|WideOr9~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N45
cyclonev_lcell_comb \rr|WideOr9~29 (
// Equation(s):
// \rr|WideOr9~29_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count [3] & (!\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count [9])) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count [3] & (!\rr|bg_str_count[6]~DUPLICATE_q  
// & \rr|bg_str_count [9])) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [9]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~29 .extended_lut = "off";
defparam \rr|WideOr9~29 .lut_mask = 64'h0050005050005000;
defparam \rr|WideOr9~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N45
cyclonev_lcell_comb \rr|WideOr9~30 (
// Equation(s):
// \rr|WideOr9~30_combout  = ( \rr|WideOr9~23_combout  & ( \rr|WideOr9~29_combout  & ( ((\rr|WideOr9~28_combout ) # (\rr|WideOr9~24_combout )) # (\rr|WideOr9~26_combout ) ) ) ) # ( !\rr|WideOr9~23_combout  & ( \rr|WideOr9~29_combout  ) ) # ( 
// \rr|WideOr9~23_combout  & ( !\rr|WideOr9~29_combout  & ( ((\rr|WideOr9~28_combout ) # (\rr|WideOr9~24_combout )) # (\rr|WideOr9~26_combout ) ) ) ) # ( !\rr|WideOr9~23_combout  & ( !\rr|WideOr9~29_combout  & ( ((\rr|WideOr9~28_combout ) # 
// (\rr|WideOr9~24_combout )) # (\rr|WideOr9~26_combout ) ) ) )

	.dataa(!\rr|WideOr9~26_combout ),
	.datab(gnd),
	.datac(!\rr|WideOr9~24_combout ),
	.datad(!\rr|WideOr9~28_combout ),
	.datae(!\rr|WideOr9~23_combout ),
	.dataf(!\rr|WideOr9~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~30 .extended_lut = "off";
defparam \rr|WideOr9~30 .lut_mask = 64'h5FFF5FFFFFFF5FFF;
defparam \rr|WideOr9~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N12
cyclonev_lcell_comb \rr|WideOr9~32 (
// Equation(s):
// \rr|WideOr9~32_combout  = ( !\rr|bg_str_count [4] & ( (!\rr|bg_str_count [8] & (\rr|WideOr9~19_combout )) # (\rr|bg_str_count [8] & ((((\rr|WideOr9~20_combout )) # (\rr|bg_str_count [3])))) ) ) # ( \rr|bg_str_count [4] & ( (!\rr|bg_str_count [8] & 
// (((\rr|WideOr9~22_combout )))) # (\rr|bg_str_count [8] & ((((\rr|WideOr9~30_combout ))))) ) )

	.dataa(!\rr|bg_str_count [8]),
	.datab(!\rr|WideOr9~19_combout ),
	.datac(!\rr|WideOr9~22_combout ),
	.datad(!\rr|WideOr9~20_combout ),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|WideOr9~30_combout ),
	.datag(!\rr|bg_str_count [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~32 .extended_lut = "on";
defparam \rr|WideOr9~32 .lut_mask = 64'h27770A0A27775F5F;
defparam \rr|WideOr9~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N48
cyclonev_lcell_comb \rr|Selector7~1 (
// Equation(s):
// \rr|Selector7~1_combout  = ( \rr|bg_str_count [10] & ( \rr|WideOr9~32_combout  & ( \rr|bg_str_count [12] ) ) ) # ( !\rr|bg_str_count [10] & ( \rr|WideOr9~32_combout  & ( (!\rr|WideOr9~31_combout ) # (\rr|bg_str_count [12]) ) ) ) # ( !\rr|bg_str_count [10] 
// & ( !\rr|WideOr9~32_combout  & ( (!\rr|WideOr9~31_combout ) # (\rr|bg_str_count [12]) ) ) )

	.dataa(gnd),
	.datab(!\rr|WideOr9~31_combout ),
	.datac(!\rr|bg_str_count [12]),
	.datad(gnd),
	.datae(!\rr|bg_str_count [10]),
	.dataf(!\rr|WideOr9~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector7~1 .extended_lut = "off";
defparam \rr|Selector7~1 .lut_mask = 64'hCFCF0000CFCF0F0F;
defparam \rr|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N42
cyclonev_lcell_comb \rr|Selector7~2 (
// Equation(s):
// \rr|Selector7~2_combout  = ( \rr|WideOr9~17_combout  & ( \rr|Selector7~1_combout  & ( ((\rr|Selector8~0_combout  & ((!\rr|bg_str_count[11]~DUPLICATE_q ) # (\rr|bg_str_count [12])))) # (\rr|Selector7~0_combout ) ) ) ) # ( !\rr|WideOr9~17_combout  & ( 
// \rr|Selector7~1_combout  & ( ((\rr|Selector8~0_combout  & !\rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|Selector7~0_combout ) ) ) ) # ( \rr|WideOr9~17_combout  & ( !\rr|Selector7~1_combout  & ( ((\rr|bg_str_count [12] & (\rr|Selector8~0_combout  & 
// \rr|bg_str_count[11]~DUPLICATE_q ))) # (\rr|Selector7~0_combout ) ) ) ) # ( !\rr|WideOr9~17_combout  & ( !\rr|Selector7~1_combout  & ( \rr|Selector7~0_combout  ) ) )

	.dataa(!\rr|bg_str_count [12]),
	.datab(!\rr|Selector7~0_combout ),
	.datac(!\rr|Selector8~0_combout ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|WideOr9~17_combout ),
	.dataf(!\rr|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector7~2 .extended_lut = "off";
defparam \rr|Selector7~2 .lut_mask = 64'h333333373F333F37;
defparam \rr|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y75_N44
dffeas \rr|ascii_input[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[29] .is_wysiwyg = "true";
defparam \rr|ascii_input[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [29]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y70_N50
dffeas \controller|controller|buffer|data_in_2[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[29] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [29]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[29]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[29]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[29]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N38
dffeas \controller|controller|buffer|data_in_1[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[29] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [29]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y61_N17
dffeas \controller|controller|buffer|read_data[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[29]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[29] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N24
cyclonev_lcell_comb \rr|WideOr10~54 (
// Equation(s):
// \rr|WideOr10~54_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (((\rr|bg_str_count[5]~DUPLICATE_q ))))) # (\rr|bg_str_count [6] & 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  
// $ (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~54 .extended_lut = "off";
defparam \rr|WideOr10~54 .lut_mask = 64'h8400A500A500A540;
defparam \rr|WideOr10~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N30
cyclonev_lcell_comb \rr|WideOr10~55 (
// Equation(s):
// \rr|WideOr10~55_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count [6])))) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count [6])))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~55 .extended_lut = "off";
defparam \rr|WideOr10~55 .lut_mask = 64'h0000840021848400;
defparam \rr|WideOr10~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N24
cyclonev_lcell_comb \rr|WideOr10~44 (
// Equation(s):
// \rr|WideOr10~44_combout  = ( \rr|bg_str_count [2] & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count [1] & \rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [6]))) ) ) ) # ( !\rr|bg_str_count [2] & ( 
// \rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [1]) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [2] & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count 
// [6] & \rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count [2] & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [1]) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [2]),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~44 .extended_lut = "off";
defparam \rr|WideOr10~44 .lut_mask = 64'h20222222404444C4;
defparam \rr|WideOr10~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N30
cyclonev_lcell_comb \rr|WideOr10~45 (
// Equation(s):
// \rr|WideOr10~45_combout  = ( \rr|bg_str_count [2] & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count [2] & ( \rr|bg_str_count[5]~DUPLICATE_q 
//  & ( (\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [1] & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [2] & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & 
// (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count [2] & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [1] & (!\rr|bg_str_count [6] $ 
// (!\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [2]),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~45 .extended_lut = "off";
defparam \rr|WideOr10~45 .lut_mask = 64'h0102220000044400;
defparam \rr|WideOr10~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N21
cyclonev_lcell_comb \rr|WideOr10~22 (
// Equation(s):
// \rr|WideOr10~22_combout  = ( \rr|bg_str_count [3] & ( \rr|WideOr10~45_combout  & ( (\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|WideOr10~55_combout ) ) ) ) # ( !\rr|bg_str_count [3] & ( \rr|WideOr10~45_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (\rr|WideOr10~54_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr10~44_combout ))) ) ) ) # ( \rr|bg_str_count [3] & ( !\rr|WideOr10~45_combout  & ( (\rr|WideOr10~55_combout  & !\rr|bg_str_count[9]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count [3] 
// & ( !\rr|WideOr10~45_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr10~54_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr10~44_combout ))) ) ) )

	.dataa(!\rr|WideOr10~54_combout ),
	.datab(!\rr|WideOr10~55_combout ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|WideOr10~44_combout ),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|WideOr10~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~22 .extended_lut = "off";
defparam \rr|WideOr10~22 .lut_mask = 64'h505F3030505F3F3F;
defparam \rr|WideOr10~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N48
cyclonev_lcell_comb \rr|WideOr10~28 (
// Equation(s):
// \rr|WideOr10~28_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[7]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  
// & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ 
// (((\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count [1])))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~28 .extended_lut = "off";
defparam \rr|WideOr10~28 .lut_mask = 64'h15000A052A15000A;
defparam \rr|WideOr10~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N30
cyclonev_lcell_comb \rr|WideOr10~26 (
// Equation(s):
// \rr|WideOr10~26_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [1])))) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((!\rr|bg_str_count [1] & !\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [1])))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # 
// ((!\rr|bg_str_count [1] & !\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [1])) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [1] & !\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~26 .extended_lut = "off";
defparam \rr|WideOr10~26 .lut_mask = 64'h6200F562F56200F5;
defparam \rr|WideOr10~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N12
cyclonev_lcell_comb \rr|WideOr10~11 (
// Equation(s):
// \rr|WideOr10~11_combout  = ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [0] & \rr|bg_str_count[2]~DUPLICATE_q 
// )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~11 .extended_lut = "off";
defparam \rr|WideOr10~11 .lut_mask = 64'h00C000C0CC00CC00;
defparam \rr|WideOr10~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N54
cyclonev_lcell_comb \rr|WideOr10~27 (
// Equation(s):
// \rr|WideOr10~27_combout  = ( \rr|WideOr10~11_combout  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|WideOr10~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~27 .extended_lut = "off";
defparam \rr|WideOr10~27 .lut_mask = 64'h0000000005050505;
defparam \rr|WideOr10~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N12
cyclonev_lcell_comb \rr|WideOr10~12 (
// Equation(s):
// \rr|WideOr10~12_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~12 .extended_lut = "off";
defparam \rr|WideOr10~12 .lut_mask = 64'h0001000100000000;
defparam \rr|WideOr10~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N6
cyclonev_lcell_comb \rr|WideOr10~29 (
// Equation(s):
// \rr|WideOr10~29_combout  = ( \rr|WideOr10~27_combout  & ( \rr|WideOr10~12_combout  & ( ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr10~28_combout )) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr10~26_combout )))) # (\rr|bg_str_count [6]) ) ) ) # 
// ( !\rr|WideOr10~27_combout  & ( \rr|WideOr10~12_combout  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (((\rr|WideOr10~28_combout )) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [6] & ((\rr|WideOr10~26_combout )))) ) ) ) 
// # ( \rr|WideOr10~27_combout  & ( !\rr|WideOr10~12_combout  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [6] & (\rr|WideOr10~28_combout ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (((\rr|WideOr10~26_combout )) # (\rr|bg_str_count [6]))) ) ) ) 
// # ( !\rr|WideOr10~27_combout  & ( !\rr|WideOr10~12_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr10~28_combout )) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr10~26_combout ))))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr10~28_combout ),
	.datad(!\rr|WideOr10~26_combout ),
	.datae(!\rr|WideOr10~27_combout ),
	.dataf(!\rr|WideOr10~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~29 .extended_lut = "off";
defparam \rr|WideOr10~29 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \rr|WideOr10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N57
cyclonev_lcell_comb \rr|WideOr10~23 (
// Equation(s):
// \rr|WideOr10~23_combout  = ( \rr|bg_str_count [2] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((!\rr|bg_str_count [1] & !\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// (\rr|bg_str_count[7]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count [2] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [1])))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~23 .extended_lut = "off";
defparam \rr|WideOr10~23 .lut_mask = 64'h9B029B02B999B999;
defparam \rr|WideOr10~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N45
cyclonev_lcell_comb \rr|WideOr10~24 (
// Equation(s):
// \rr|WideOr10~24_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ ((\rr|bg_str_count [5])))) # (\rr|bg_str_count [2] & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [5] & 
// \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [5] & !\rr|bg_str_count [2])) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|bg_str_count [5] $ (!\rr|bg_str_count [2]))))) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~24 .extended_lut = "off";
defparam \rr|WideOr10~24 .lut_mask = 64'h0904090499049904;
defparam \rr|WideOr10~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N36
cyclonev_lcell_comb \rr|WideOr10~25 (
// Equation(s):
// \rr|WideOr10~25_combout  = ( \rr|WideOr10~23_combout  & ( \rr|WideOr10~24_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count [6]) ) ) ) # ( !\rr|WideOr10~23_combout  & ( \rr|WideOr10~24_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (\rr|bg_str_count [6] & !\rr|bg_str_count[3]~DUPLICATE_q )) ) ) ) # ( \rr|WideOr10~23_combout  & ( !\rr|WideOr10~24_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [6] & \rr|bg_str_count[3]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|WideOr10~23_combout ),
	.dataf(!\rr|WideOr10~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~25 .extended_lut = "off";
defparam \rr|WideOr10~25 .lut_mask = 64'h0000020220202222;
defparam \rr|WideOr10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N18
cyclonev_lcell_comb \rr|WideOr10~46 (
// Equation(s):
// \rr|WideOr10~46_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (\rr|bg_str_count [6] & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~46 .extended_lut = "off";
defparam \rr|WideOr10~46 .lut_mask = 64'h0000020090020200;
defparam \rr|WideOr10~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N51
cyclonev_lcell_comb \rr|WideOr10~20 (
// Equation(s):
// \rr|WideOr10~20_combout  = ( \rr|WideOr7~44_combout  & ( (!\rr|WideOr7~45_combout  & (\rr|bg_str_count [6] & (!\rr|bg_str_count [5]))) # (\rr|WideOr7~45_combout  & ((!\rr|bg_str_count [7] & (\rr|bg_str_count [6])) # (\rr|bg_str_count [7] & 
// ((!\rr|bg_str_count [5]))))) ) ) # ( !\rr|WideOr7~44_combout  & ( (\rr|WideOr7~45_combout  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count [5] & \rr|bg_str_count [7])) # (\rr|bg_str_count [6] & (\rr|bg_str_count [5] & !\rr|bg_str_count [7])))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr7~45_combout ),
	.datad(!\rr|bg_str_count [7]),
	.datae(gnd),
	.dataf(!\rr|WideOr7~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~20 .extended_lut = "off";
defparam \rr|WideOr10~20 .lut_mask = 64'h01080108454C454C;
defparam \rr|WideOr10~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N15
cyclonev_lcell_comb \rr|WideOr10~21 (
// Equation(s):
// \rr|WideOr10~21_combout  = ( \rr|WideOr10~20_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|WideOr10~46_combout ))) ) ) # ( !\rr|WideOr10~20_combout  & ( (\rr|WideOr10~46_combout  & 
// (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q )) ) )

	.dataa(!\rr|WideOr10~46_combout ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr10~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~21 .extended_lut = "off";
defparam \rr|WideOr10~21 .lut_mask = 64'h00500050F050F050;
defparam \rr|WideOr10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N0
cyclonev_lcell_comb \rr|WideOr10~30 (
// Equation(s):
// \rr|WideOr10~30_combout  = ( \rr|WideOr10~25_combout  & ( \rr|WideOr10~21_combout  & ( (!\rr|bg_str_count [8]) # ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr10~22_combout )) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|WideOr10~29_combout )))) ) ) ) # 
// ( !\rr|WideOr10~25_combout  & ( \rr|WideOr10~21_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [8]) # ((\rr|WideOr10~22_combout )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [8] & ((\rr|WideOr10~29_combout )))) ) ) ) 
// # ( \rr|WideOr10~25_combout  & ( !\rr|WideOr10~21_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [8] & (\rr|WideOr10~22_combout ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [8]) # ((\rr|WideOr10~29_combout )))) ) ) ) 
// # ( !\rr|WideOr10~25_combout  & ( !\rr|WideOr10~21_combout  & ( (\rr|bg_str_count [8] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr10~22_combout )) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|WideOr10~29_combout ))))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|WideOr10~22_combout ),
	.datad(!\rr|WideOr10~29_combout ),
	.datae(!\rr|WideOr10~25_combout ),
	.dataf(!\rr|WideOr10~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~30 .extended_lut = "off";
defparam \rr|WideOr10~30 .lut_mask = 64'h021346578A9BCEDF;
defparam \rr|WideOr10~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N6
cyclonev_lcell_comb \rr|Selector6~0 (
// Equation(s):
// \rr|Selector6~0_combout  = ( \rr|reg_num [3] & ( (\rr|S.WRITE_REG~DUPLICATE_q  & ((\rr|reg_num [1]) # (\rr|reg_num [2]))) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datac(!\rr|reg_num [2]),
	.datad(!\rr|reg_num [1]),
	.datae(!\rr|reg_num [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector6~0 .extended_lut = "off";
defparam \rr|Selector6~0 .lut_mask = 64'h0000033300000333;
defparam \rr|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N54
cyclonev_lcell_comb \rr|WideOr10~56 (
// Equation(s):
// \rr|WideOr10~56_combout  = ( \rr|bg_str_count [9] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count [5] & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count [2])))) # (\rr|bg_str_count [7] & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [5] & !\rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count [9] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [2] & (!\rr|bg_str_count [7] $ 
// (\rr|bg_str_count [5])))) ) ) ) # ( \rr|bg_str_count [9] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [5] & \rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [9]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~56 .extended_lut = "off";
defparam \rr|WideOr10~56 .lut_mask = 64'h0000000884004208;
defparam \rr|WideOr10~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N36
cyclonev_lcell_comb \rr|WideOr10~57 (
// Equation(s):
// \rr|WideOr10~57_combout  = ( \rr|bg_str_count [9] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [0] & (\rr|bg_str_count [2] & (!\rr|bg_str_count [5] $ (\rr|bg_str_count [7])))) # (\rr|bg_str_count [0] & (!\rr|bg_str_count [2] & 
// (!\rr|bg_str_count [5] $ (\rr|bg_str_count [7])))) ) ) ) # ( !\rr|bg_str_count [9] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count [0] & (\rr|bg_str_count [7] & !\rr|bg_str_count [2]))) # (\rr|bg_str_count [5] & 
// (!\rr|bg_str_count [7] & (!\rr|bg_str_count [0] $ (!\rr|bg_str_count [2])))) ) ) ) # ( \rr|bg_str_count [9] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [0] & (\rr|bg_str_count [2] & (!\rr|bg_str_count [5] $ (\rr|bg_str_count [7])))) ) ) ) 
// # ( !\rr|bg_str_count [9] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [0] & (\rr|bg_str_count [5] & (!\rr|bg_str_count [7] & \rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [9]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~57 .extended_lut = "off";
defparam \rr|WideOr10~57 .lut_mask = 64'h0020008218204182;
defparam \rr|WideOr10~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N30
cyclonev_lcell_comb \rr|WideOr10~58 (
// Equation(s):
// \rr|WideOr10~58_combout  = ( \rr|bg_str_count [9] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [5] & !\rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count [9] & ( 
// \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count [7] & (!\rr|bg_str_count [5] & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count [2])))) ) ) ) # ( !\rr|bg_str_count [9] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count [7] & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [5] & \rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [9]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~58 .extended_lut = "off";
defparam \rr|WideOr10~58 .lut_mask = 64'h0040000010400800;
defparam \rr|WideOr10~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N12
cyclonev_lcell_comb \rr|WideOr10~1 (
// Equation(s):
// \rr|WideOr10~1_combout  = ( \rr|WideOr10~57_combout  & ( \rr|WideOr10~58_combout  & ( ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count [6])) # (\rr|WideOr10~56_combout ) ) ) ) # ( !\rr|WideOr10~57_combout  & ( \rr|WideOr10~58_combout  & ( 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count [6]))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|bg_str_count [6]) # (\rr|WideOr10~56_combout ))) ) ) ) # ( \rr|WideOr10~57_combout  & ( !\rr|WideOr10~58_combout  & ( 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|bg_str_count [6]))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr10~56_combout  & !\rr|bg_str_count [6])) ) ) ) # ( !\rr|WideOr10~57_combout  & ( !\rr|WideOr10~58_combout  & ( (\rr|WideOr10~56_combout  & 
// (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count [6])) ) ) )

	.dataa(!\rr|WideOr10~56_combout ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(gnd),
	.datae(!\rr|WideOr10~57_combout ),
	.dataf(!\rr|WideOr10~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~1 .extended_lut = "off";
defparam \rr|WideOr10~1 .lut_mask = 64'h10101C1CD3D3DFDF;
defparam \rr|WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N27
cyclonev_lcell_comb \rr|WideOr10~2 (
// Equation(s):
// \rr|WideOr10~2_combout  = ( !\rr|WideOr8~5_combout  & ( (!\rr|WideOr10~1_combout ) # (!\rr|bg_str_count [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|WideOr10~1_combout ),
	.datad(!\rr|bg_str_count [3]),
	.datae(gnd),
	.dataf(!\rr|WideOr8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~2 .extended_lut = "off";
defparam \rr|WideOr10~2 .lut_mask = 64'hFFF0FFF000000000;
defparam \rr|WideOr10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N42
cyclonev_lcell_comb \rr|WideOr10~53 (
// Equation(s):
// \rr|WideOr10~53_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count [5] & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (((\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [6]))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (!\rr|bg_str_count [5] & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [5] & (((\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [6]))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~53 .extended_lut = "off";
defparam \rr|WideOr10~53 .lut_mask = 64'h444C044411130111;
defparam \rr|WideOr10~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N51
cyclonev_lcell_comb \rr|WideOr10~3 (
// Equation(s):
// \rr|WideOr10~3_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q 
//  & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count[2]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~3 .extended_lut = "off";
defparam \rr|WideOr10~3 .lut_mask = 64'h0AA00AA005500550;
defparam \rr|WideOr10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N6
cyclonev_lcell_comb \rr|WideOr10~4 (
// Equation(s):
// \rr|WideOr10~4_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~4 .extended_lut = "off";
defparam \rr|WideOr10~4 .lut_mask = 64'h5000500005000500;
defparam \rr|WideOr10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N0
cyclonev_lcell_comb \rr|WideOr10~5 (
// Equation(s):
// \rr|WideOr10~5_combout  = ( \rr|WideOr10~0_combout  & ( \rr|WideOr10~4_combout  & ( (!\rr|bg_str_count [6] & (((\rr|WideOr6~37_combout )))) # (\rr|bg_str_count [6] & (((!\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|WideOr10~3_combout ))) ) ) ) # ( 
// !\rr|WideOr10~0_combout  & ( \rr|WideOr10~4_combout  & ( (\rr|bg_str_count [6] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|WideOr10~3_combout ))) ) ) ) # ( \rr|WideOr10~0_combout  & ( !\rr|WideOr10~4_combout  & ( (!\rr|bg_str_count [6] & 
// (((\rr|WideOr6~37_combout )))) # (\rr|bg_str_count [6] & (\rr|WideOr10~3_combout  & (\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr10~0_combout  & ( !\rr|WideOr10~4_combout  & ( (\rr|WideOr10~3_combout  & (\rr|bg_str_count[1]~DUPLICATE_q  & 
// \rr|bg_str_count [6])) ) ) )

	.dataa(!\rr|WideOr10~3_combout ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|WideOr6~37_combout ),
	.datae(!\rr|WideOr10~0_combout ),
	.dataf(!\rr|WideOr10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~5 .extended_lut = "off";
defparam \rr|WideOr10~5 .lut_mask = 64'h010101F10D0D0DFD;
defparam \rr|WideOr10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N54
cyclonev_lcell_comb \rr|WideOr10~6 (
// Equation(s):
// \rr|WideOr10~6_combout  = ( \rr|WideOr10~5_combout  & ( \rr|WideOr10~55_combout  & ( ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr10~54_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr10~53_combout ))) # (\rr|bg_str_count [3]) ) ) ) # ( 
// !\rr|WideOr10~5_combout  & ( \rr|WideOr10~55_combout  & ( (!\rr|bg_str_count [3] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr10~54_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr10~53_combout )))) # (\rr|bg_str_count [3] & 
// (((!\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr10~5_combout  & ( !\rr|WideOr10~55_combout  & ( (!\rr|bg_str_count [3] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr10~54_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// (\rr|WideOr10~53_combout )))) # (\rr|bg_str_count [3] & (((\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr10~5_combout  & ( !\rr|WideOr10~55_combout  & ( (!\rr|bg_str_count [3] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr10~54_combout 
// ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr10~53_combout )))) ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|WideOr10~53_combout ),
	.datac(!\rr|WideOr10~54_combout ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|WideOr10~5_combout ),
	.dataf(!\rr|WideOr10~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~6 .extended_lut = "off";
defparam \rr|WideOr10~6 .lut_mask = 64'h0A220A775F225F77;
defparam \rr|WideOr10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N36
cyclonev_lcell_comb \rr|WideOr10~7 (
// Equation(s):
// \rr|WideOr10~7_combout  = ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [5] & !\rr|bg_str_count[7]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & !\rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [5] & 
// \rr|bg_str_count[7]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~7 .extended_lut = "off";
defparam \rr|WideOr10~7 .lut_mask = 64'h0404303010100000;
defparam \rr|WideOr10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y72_N6
cyclonev_lcell_comb \rr|WideOr10~8 (
// Equation(s):
// \rr|WideOr10~8_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count [7] & ( (\rr|bg_str_count [0] & (\rr|bg_str_count [2] & !\rr|bg_str_count[1]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count [7] & ( 
// ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [2])) # (\rr|bg_str_count [0]) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(gnd),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~8 .extended_lut = "off";
defparam \rr|WideOr10~8 .lut_mask = 64'hFF5F000000000500;
defparam \rr|WideOr10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N48
cyclonev_lcell_comb \rr|WideOr10~9 (
// Equation(s):
// \rr|WideOr10~9_combout  = ( \rr|WideOr10~8_combout  & ( (!\rr|bg_str_count [3] & (\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count [3] & (((\rr|WideOr10~7_combout  & !\rr|bg_str_count [6])))) ) ) # ( !\rr|WideOr10~8_combout  & ( (\rr|bg_str_count 
// [3] & (\rr|WideOr10~7_combout  & !\rr|bg_str_count [6])) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|WideOr10~7_combout ),
	.datad(!\rr|bg_str_count [6]),
	.datae(gnd),
	.dataf(!\rr|WideOr10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~9 .extended_lut = "off";
defparam \rr|WideOr10~9 .lut_mask = 64'h0300030047444744;
defparam \rr|WideOr10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N9
cyclonev_lcell_comb \rr|WideOr10~10 (
// Equation(s):
// \rr|WideOr10~10_combout  = ( \rr|WideOr10~9_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr10~6_combout ))) ) ) # ( !\rr|WideOr10~9_combout  & ( 
// (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|WideOr10~6_combout ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|WideOr10~6_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr10~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~10 .extended_lut = "off";
defparam \rr|WideOr10~10 .lut_mask = 64'h00330033C0F3C0F3;
defparam \rr|WideOr10~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N42
cyclonev_lcell_comb \rr|WideOr10~31 (
// Equation(s):
// \rr|WideOr10~31_combout  = ( !\rr|bg_str_count [8] & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count [2])))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [8]),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~31 .extended_lut = "off";
defparam \rr|WideOr10~31 .lut_mask = 64'h0000000020300000;
defparam \rr|WideOr10~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N54
cyclonev_lcell_comb \rr|WideOr10~33 (
// Equation(s):
// \rr|WideOr10~33_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ) 
// ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~33 .extended_lut = "off";
defparam \rr|WideOr10~33 .lut_mask = 64'h4444444488888888;
defparam \rr|WideOr10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N24
cyclonev_lcell_comb \rr|WideOr10~34 (
// Equation(s):
// \rr|WideOr10~34_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|WideOr10~33_combout )) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (\rr|WideOr10~33_combout  & 
// ((!\rr|bg_str_count [0]) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|WideOr10~33_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~34 .extended_lut = "off";
defparam \rr|WideOr10~34 .lut_mask = 64'h0031003100880088;
defparam \rr|WideOr10~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N6
cyclonev_lcell_comb \rr|WideOr10~32 (
// Equation(s):
// \rr|WideOr10~32_combout  = ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count [2] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [6]))) ) ) ) # ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count [2] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count [6]))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~32 .extended_lut = "off";
defparam \rr|WideOr10~32 .lut_mask = 64'h0010000002000000;
defparam \rr|WideOr10~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N18
cyclonev_lcell_comb \rr|WideOr10~40 (
// Equation(s):
// \rr|WideOr10~40_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count [2] & ( !\rr|bg_str_count [6] $ (((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( 
// \rr|bg_str_count [2] & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count [2] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( 
// !\rr|bg_str_count [2] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [6]))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~40 .extended_lut = "off";
defparam \rr|WideOr10~40 .lut_mask = 64'h08004008AF0050AF;
defparam \rr|WideOr10~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N0
cyclonev_lcell_comb \rr|WideOr10~42 (
// Equation(s):
// \rr|WideOr10~42_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [8] $ (\rr|bg_str_count [6]))) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( 
// \rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count [8] & (!\rr|bg_str_count [6] & \rr|bg_str_count[7]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [0] & (!\rr|bg_str_count [8] $ 
// ((\rr|bg_str_count [6])))) # (\rr|bg_str_count [0] & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [8] $ (\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [8] $ (\rr|bg_str_count [6])))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [0] & (\rr|bg_str_count [8] & !\rr|bg_str_count [6]))) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~42 .extended_lut = "off";
defparam \rr|WideOr10~42 .lut_mask = 64'hC32082C30030C300;
defparam \rr|WideOr10~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N48
cyclonev_lcell_comb \rr|WideOr10~41 (
// Equation(s):
// \rr|WideOr10~41_combout  = ( \rr|bg_str_count [8] & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count [0] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [8] & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// \rr|bg_str_count [0]))) ) ) ) # ( !\rr|bg_str_count [8] & ( !\rr|bg_str_count [6] & ( (\rr|bg_str_count [0] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q  
// & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [0]),
	.datae(!\rr|bg_str_count [8]),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~41 .extended_lut = "off";
defparam \rr|WideOr10~41 .lut_mask = 64'h0049002000000049;
defparam \rr|WideOr10~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N54
cyclonev_lcell_comb \rr|WideOr10~43 (
// Equation(s):
// \rr|WideOr10~43_combout  = ( \rr|bg_str_count [8] & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count [0])))) ) ) ) # ( !\rr|bg_str_count [8] & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q )) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count [0])))) ) ) ) # ( \rr|bg_str_count [8] & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|bg_str_count [6]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [6] & \rr|bg_str_count [0]))) ) ) ) # ( !\rr|bg_str_count [8] & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q 
//  & (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count [0]))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [0]),
	.datae(!\rr|bg_str_count [8]),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~43 .extended_lut = "off";
defparam \rr|WideOr10~43 .lut_mask = 64'h0040202480900809;
defparam \rr|WideOr10~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N42
cyclonev_lcell_comb \rr|WideOr10~35 (
// Equation(s):
// \rr|WideOr10~35_combout  = ( !\rr|bg_str_count [3] & ( ((!\rr|bg_str_count [1] & (((!\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|WideOr10~41_combout )))) # (\rr|bg_str_count [1] & (\rr|WideOr10~43_combout  & (\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) # ( 
// \rr|bg_str_count [3] & ( (!\rr|bg_str_count [1] & ((((!\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|WideOr10~40_combout ))) # (\rr|bg_str_count [1] & (((\rr|WideOr10~42_combout  & (\rr|bg_str_count[9]~DUPLICATE_q ))))) ) )

	.dataa(!\rr|WideOr10~40_combout ),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|WideOr10~42_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|WideOr10~41_combout ),
	.datag(!\rr|WideOr10~43_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~35 .extended_lut = "on";
defparam \rr|WideOr10~35 .lut_mask = 64'hCC03CC47CCCFCC47;
defparam \rr|WideOr10~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N27
cyclonev_lcell_comb \rr|WideOr10~39 (
// Equation(s):
// \rr|WideOr10~39_combout  = ( \rr|bg_str_count [0] & ( (\rr|WideOr10~33_combout  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count [5])) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count [5])))) 
// ) ) # ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [6] & (!\rr|bg_str_count [5] & \rr|WideOr10~33_combout ))) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|WideOr10~33_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~39 .extended_lut = "off";
defparam \rr|WideOr10~39 .lut_mask = 64'h0020002000240024;
defparam \rr|WideOr10~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N0
cyclonev_lcell_comb \rr|WideOr10~15 (
// Equation(s):
// \rr|WideOr10~15_combout  = ( !\rr|bg_str_count [3] & ( ((!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|WideOr10~35_combout  & (\rr|WideOr10~39_combout )) # (\rr|WideOr10~35_combout  & ((\rr|WideOr10~32_combout ))))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (((\rr|WideOr10~35_combout ))))) ) ) # ( \rr|bg_str_count [3] & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((!\rr|WideOr10~35_combout  & ((\rr|WideOr10~34_combout ))) # (\rr|WideOr10~35_combout  & (\rr|WideOr10~31_combout ))))) # 
// (\rr|bg_str_count[9]~DUPLICATE_q  & ((((\rr|WideOr10~35_combout ))))) ) )

	.dataa(!\rr|WideOr10~31_combout ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr10~34_combout ),
	.datad(!\rr|WideOr10~32_combout ),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|WideOr10~35_combout ),
	.datag(!\rr|WideOr10~39_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~15 .extended_lut = "on";
defparam \rr|WideOr10~15 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \rr|WideOr10~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N42
cyclonev_lcell_comb \rr|WideOr10~51 (
// Equation(s):
// \rr|WideOr10~51_combout  = ( \rr|bg_str_count [3] & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [7] & ((!\rr|bg_str_count [5]) # (!\rr|bg_str_count [0]))) # (\rr|bg_str_count [7] & (\rr|bg_str_count [5])))) # (\rr|bg_str_count 
// [2] & (!\rr|bg_str_count [7] & (\rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count [3] & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count [2] & (!\rr|bg_str_count [7] & (\rr|bg_str_count [5]))) # (\rr|bg_str_count [2] & (\rr|bg_str_count [0] & 
// (!\rr|bg_str_count [7] $ (\rr|bg_str_count [5])))) ) ) ) # ( \rr|bg_str_count [3] & ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count [2] & (!\rr|bg_str_count [7] & (\rr|bg_str_count [5] & !\rr|bg_str_count [0]))) # (\rr|bg_str_count [2] & 
// ((!\rr|bg_str_count [7] & ((!\rr|bg_str_count [0]) # (\rr|bg_str_count [5]))) # (\rr|bg_str_count [7] & (\rr|bg_str_count [5] & !\rr|bg_str_count [0])))) ) ) ) # ( !\rr|bg_str_count [3] & ( !\rr|bg_str_count [1] & ( (\rr|bg_str_count [0] & 
// ((!\rr|bg_str_count [2] & (!\rr|bg_str_count [7] & \rr|bg_str_count [5])) # (\rr|bg_str_count [2] & (!\rr|bg_str_count [7] $ (\rr|bg_str_count [5]))))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [0]),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~51 .extended_lut = "off";
defparam \rr|WideOr10~51 .lut_mask = 64'h00494D0408498E86;
defparam \rr|WideOr10~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N0
cyclonev_lcell_comb \rr|WideOr10~50 (
// Equation(s):
// \rr|WideOr10~50_combout  = ( \rr|bg_str_count [3] & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count [2] & (!\rr|bg_str_count [7] & \rr|bg_str_count [5])) ) ) ) # ( !\rr|bg_str_count [3] & ( \rr|bg_str_count [1] & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count 
// [7] & (\rr|bg_str_count [5] & \rr|bg_str_count [0]))) ) ) ) # ( \rr|bg_str_count [3] & ( !\rr|bg_str_count [1] & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count [7] & (\rr|bg_str_count [5] & !\rr|bg_str_count [0]))) ) ) ) # ( !\rr|bg_str_count [3] & ( 
// !\rr|bg_str_count [1] & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count [7] & (\rr|bg_str_count [5] & \rr|bg_str_count [0]))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [0]),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~50 .extended_lut = "off";
defparam \rr|WideOr10~50 .lut_mask = 64'h0004040000040808;
defparam \rr|WideOr10~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N39
cyclonev_lcell_comb \rr|WideOr10~52 (
// Equation(s):
// \rr|WideOr10~52_combout  = (!\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr10~50_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr10~51_combout ))

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|WideOr10~51_combout ),
	.datad(!\rr|WideOr10~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~52 .extended_lut = "off";
defparam \rr|WideOr10~52 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \rr|WideOr10~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N54
cyclonev_lcell_comb \rr|WideOr10~48 (
// Equation(s):
// \rr|WideOr10~48_combout  = ( \rr|bg_str_count [2] & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count [7] $ (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (\rr|bg_str_count [7] & !\rr|bg_str_count[9]~DUPLICATE_q )) ) ) 
// ) # ( !\rr|bg_str_count [2] & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count [7] & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count [0])) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count[9]~DUPLICATE_q ) # (!\rr|bg_str_count 
// [0]))))) # (\rr|bg_str_count [5] & (\rr|bg_str_count [7] & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count [0]))) ) ) ) # ( \rr|bg_str_count [2] & ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count [7] & 
// (!\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count [0]) # (\rr|bg_str_count[9]~DUPLICATE_q ))))) # (\rr|bg_str_count [5] & (\rr|bg_str_count [7] & (!\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [2] & ( 
// !\rr|bg_str_count [1] & ( (!\rr|bg_str_count [0] & ((!\rr|bg_str_count [5] & (!\rr|bg_str_count [7] $ (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (\rr|bg_str_count [7] & !\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [0]),
	.datae(!\rr|bg_str_count [2]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~48 .extended_lut = "off";
defparam \rr|WideOr10~48 .lut_mask = 64'h9200B292B2209292;
defparam \rr|WideOr10~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N12
cyclonev_lcell_comb \rr|WideOr10~47 (
// Equation(s):
// \rr|WideOr10~47_combout  = ( \rr|bg_str_count [2] & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count [0] & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count [7]))) ) ) ) # ( !\rr|bg_str_count [2] & ( \rr|bg_str_count [1] & ( 
// (!\rr|bg_str_count [5] & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (\rr|bg_str_count [7]))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count [7])) ) ) ) # ( \rr|bg_str_count [2] & ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count 
// [5] & (\rr|bg_str_count [0] & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count [7]))) ) ) ) # ( !\rr|bg_str_count [2] & ( !\rr|bg_str_count [1] & ( (\rr|bg_str_count [0] & ((!\rr|bg_str_count [5] & (!\rr|bg_str_count[9]~DUPLICATE_q  $ 
// (\rr|bg_str_count [7]))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count [7])))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [7]),
	.datae(!\rr|bg_str_count [2]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~47 .extended_lut = "off";
defparam \rr|WideOr10~47 .lut_mask = 64'h20120020A05A0020;
defparam \rr|WideOr10~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N6
cyclonev_lcell_comb \rr|WideOr10~49 (
// Equation(s):
// \rr|WideOr10~49_combout  = ( \rr|WideOr10~47_combout  & ( (!\rr|bg_str_count [3]) # (\rr|WideOr10~48_combout ) ) ) # ( !\rr|WideOr10~47_combout  & ( (\rr|bg_str_count [3] & \rr|WideOr10~48_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [3]),
	.datad(!\rr|WideOr10~48_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr10~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~49 .extended_lut = "off";
defparam \rr|WideOr10~49 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rr|WideOr10~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N36
cyclonev_lcell_comb \rr|WideOr10~13 (
// Equation(s):
// \rr|WideOr10~13_combout  = ( \rr|WideOr10~12_combout  & ( (!\rr|bg_str_count [3]) # ((\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr10~11_combout  & \rr|bg_str_count [5]))) ) ) # ( !\rr|WideOr10~12_combout  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (\rr|WideOr10~11_combout  & (\rr|bg_str_count [5] & \rr|bg_str_count [3]))) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|WideOr10~11_combout ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [3]),
	.datae(gnd),
	.dataf(!\rr|WideOr10~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~13 .extended_lut = "off";
defparam \rr|WideOr10~13 .lut_mask = 64'h00010001FF01FF01;
defparam \rr|WideOr10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N9
cyclonev_lcell_comb \rr|WideOr10~14 (
// Equation(s):
// \rr|WideOr10~14_combout  = ( \rr|WideOr10~13_combout  & ( (!\rr|bg_str_count [6] & (((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|WideOr10~49_combout )))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr10~52_combout )) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr10~49_combout ))))) ) ) # ( !\rr|WideOr10~13_combout  & ( (!\rr|bg_str_count [6] & (((\rr|WideOr10~49_combout  & !\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr10~52_combout )) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr10~49_combout ))))) ) )

	.dataa(!\rr|WideOr10~52_combout ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr10~49_combout ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr10~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~14 .extended_lut = "off";
defparam \rr|WideOr10~14 .lut_mask = 64'h1D031D031DCF1DCF;
defparam \rr|WideOr10~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N12
cyclonev_lcell_comb \rr|WideOr10~19 (
// Equation(s):
// \rr|WideOr10~19_combout  = ( \rr|WideOr10~15_combout  & ( \rr|WideOr10~14_combout  & ( ((!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|WideOr10~2_combout )) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((\rr|WideOr10~10_combout )))) # (\rr|bg_str_count [4]) ) ) ) 
// # ( !\rr|WideOr10~15_combout  & ( \rr|WideOr10~14_combout  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (((!\rr|WideOr10~2_combout )) # (\rr|bg_str_count [4]))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [4] & ((\rr|WideOr10~10_combout )))) ) 
// ) ) # ( \rr|WideOr10~15_combout  & ( !\rr|WideOr10~14_combout  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [4] & (!\rr|WideOr10~2_combout ))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (((\rr|WideOr10~10_combout )) # (\rr|bg_str_count [4]))) 
// ) ) ) # ( !\rr|WideOr10~15_combout  & ( !\rr|WideOr10~14_combout  & ( (!\rr|bg_str_count [4] & ((!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|WideOr10~2_combout )) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((\rr|WideOr10~10_combout ))))) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|WideOr10~2_combout ),
	.datad(!\rr|WideOr10~10_combout ),
	.datae(!\rr|WideOr10~15_combout ),
	.dataf(!\rr|WideOr10~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~19 .extended_lut = "off";
defparam \rr|WideOr10~19 .lut_mask = 64'h80C491D5A2E6B3F7;
defparam \rr|WideOr10~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N36
cyclonev_lcell_comb \rr|Selector6~1 (
// Equation(s):
// \rr|Selector6~1_combout  = ( \rr|Selector6~0_combout  & ( \rr|WideOr10~19_combout  ) ) # ( !\rr|Selector6~0_combout  & ( \rr|WideOr10~19_combout  & ( (\rr|Selector12~0_combout  & (((\rr|bg_str_count[10]~DUPLICATE_q  & \rr|WideOr10~30_combout )) # 
// (\rr|bg_str_count [11]))) ) ) ) # ( \rr|Selector6~0_combout  & ( !\rr|WideOr10~19_combout  ) ) # ( !\rr|Selector6~0_combout  & ( !\rr|WideOr10~19_combout  & ( (\rr|Selector12~0_combout  & (!\rr|bg_str_count [11] & (\rr|bg_str_count[10]~DUPLICATE_q  & 
// \rr|WideOr10~30_combout ))) ) ) )

	.dataa(!\rr|Selector12~0_combout ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|WideOr10~30_combout ),
	.datae(!\rr|Selector6~0_combout ),
	.dataf(!\rr|WideOr10~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector6~1 .extended_lut = "off";
defparam \rr|Selector6~1 .lut_mask = 64'h0004FFFF1115FFFF;
defparam \rr|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N38
dffeas \rr|ascii_input[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[30] .is_wysiwyg = "true";
defparam \rr|ascii_input[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [30]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address [4],\rr|ascii_write_address [3],\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N57
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[30]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[30]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[30]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N59
dffeas \controller|controller|buffer|data_in_2[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[30] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [30]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[30]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[30]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[30]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N36
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[30]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[30]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[30]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N38
dffeas \controller|controller|buffer|data_in_1[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[30] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [30]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X48_Y62_N40
dffeas \controller|controller|buffer|read_data[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[30]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[30] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\controller|controller|buffer|read_data [30],\controller|controller|buffer|read_data [29],\controller|controller|buffer|read_data [28],\controller|controller|buffer|read_data [27],\controller|controller|buffer|read_data [26],\controller|controller|buffer|read_data [25],
\controller|controller|buffer|read_data [24],\controller|controller|driver|y[2]~2_combout ,\controller|controller|driver|y[1]~1_combout ,\controller|controller|driver|y[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ASCII_Encode.mif";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component|altsyncram_eqg1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "000000000000000000000000000000000000EC6E000070300C0E00C0300700018060180001806018000380300C01C0C030380003F0980C0643F0000007C300F8330CC3300000000630D81C0D86300000000361FC7F1AC63000000000C078330CC33000000006E0CC330CC3300000000180B00C0303E030080001F0C01E00C3E000000000F018661B83B000001E0300F8330CC6E0000003C060F8661983B000000001E0CC330CC1E00000000330CC330CC1F00000000631AC7F1FC33000000001E0300C0300C0300E000670D81E0D86601807078330CC300C030000300001E0300C0300E0000C00067198661B8360180707C300F8330CC6E000000000F0180603";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "C060D81C0001E00C3F0CC1E000000006E0CC330F8300C0380001E0CC030CC1E000000003B198660F806018070006E0CC3E0C01E000000000000000000180300C3FC00000000000000000000000000018C36070080001E06018060180601E00040180300600C018030001E01806018060181E0007F1984C0603118C7F0001E0300C078330CC33000630D81C0703618C63000631DC7F1AC6318C630000C078330CC330CC330003F0CC330CC330CC330001E0300C0300C0B43F0001E0CC38038070CC1E00067198360F8661983F000380783B0CC330CC1E0000F018060F8661983F0001C0D86318C630D81C0006318C731EC6F19C630006318C6B1FC7F1DC630007";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "F19846018060180F000671983607836198670001E0CC330C0300C0780001E0300C0300C0301E000330CC330FC330CC330007C1987300C031983C0000F01816078161187F0007F11816078161187F0001F0D866198660D81F0003C1980300C031983C0003F198660F8661983F000330CC3F0CC330780C0001E00C7B1EC7B18C3E0000C0000C060300CC1E00006030180C01803006000000FC000003F00000000180300600C06030180180C030000000C030000000C030000000C030000000E060300F8330CC1E0001E0CC33078330CC1E0000C0300C060300CC3F0001E0CC3307C030181C0001E0CC300C01F00C3F000780C07F0CC360F0380001E0CC30070300";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "CC1E0003F0CC06070300CC1E0003F0300C0300C0380C0003E19C6F1EC7318C3E0000100C06030180C0600000C03000000000000000000000000FC00000000180C030000000000000000000300C0FC0C03000000001983C3FC3C198000000603018060180300600018030060180603018000000000000003018060006E0CC3B1B81C0D81C000631980C0603318C000000C07C30078030F80C000360D87F0D87F0D8360000000000000000D83600018000180603C0F0180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FCFF3FCFF3FCFF3FCFF00000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y68_N56
dffeas \controller|controller|driver|hblank (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|hs.HDISP~q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hblank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hblank .is_wysiwyg = "true";
defparam \controller|controller|driver|hblank .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N48
cyclonev_lcell_comb \controller|controller|driver|x[0]~1 (
// Equation(s):
// \controller|controller|driver|x[0]~1_combout  = ( !\controller|controller|driver|hblank~q  & ( \controller|controller|driver|hcount [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [0]),
	.datad(gnd),
	.datae(!\controller|controller|driver|hblank~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[0]~1 .extended_lut = "off";
defparam \controller|controller|driver|x[0]~1 .lut_mask = 64'h0F0F00000F0F0000;
defparam \controller|controller|driver|x[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N27
cyclonev_lcell_comb \controller|controller|Add2~0 (
// Equation(s):
// \controller|controller|Add2~0_combout  = ( \controller|controller|driver|hcount [2] & ( (!\controller|controller|driver|hblank~DUPLICATE_q  & !\controller|controller|driver|hcount [1]) ) ) # ( !\controller|controller|driver|hcount [2] & ( 
// (!\controller|controller|driver|hblank~DUPLICATE_q  & \controller|controller|driver|hcount [1]) ) )

	.dataa(!\controller|controller|driver|hblank~DUPLICATE_q ),
	.datab(!\controller|controller|driver|hcount [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add2~0 .extended_lut = "off";
defparam \controller|controller|Add2~0 .lut_mask = 64'h2222222288888888;
defparam \controller|controller|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N24
cyclonev_lcell_comb \controller|controller|driver|x[1]~0 (
// Equation(s):
// \controller|controller|driver|x[1]~0_combout  = (!\controller|controller|driver|hblank~DUPLICATE_q  & \controller|controller|driver|hcount [1])

	.dataa(!\controller|controller|driver|hblank~DUPLICATE_q ),
	.datab(!\controller|controller|driver|hcount [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[1]~0 .extended_lut = "off";
defparam \controller|controller|driver|x[1]~0 .lut_mask = 64'h2222222222222222;
defparam \controller|controller|driver|x[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N18
cyclonev_lcell_comb \controller|controller|ShiftRight0~4 (
// Equation(s):
// \controller|controller|ShiftRight0~4_combout  = ( !\controller|controller|driver|x[1]~0_combout  & ( (!\controller|controller|driver|x[0]~1_combout  & (((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [6] & 
// (!\controller|controller|Add2~0_combout ))))) # (\controller|controller|driver|x[0]~1_combout  & ((((\controller|controller|Add2~0_combout ))) # (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [7]))) ) ) # ( 
// \controller|controller|driver|x[1]~0_combout  & ( ((!\controller|controller|driver|x[0]~1_combout  & (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [4] & (!\controller|controller|Add2~0_combout ))) # 
// (\controller|controller|driver|x[0]~1_combout  & (((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [5]) # (\controller|controller|Add2~0_combout ))))) ) )

	.dataa(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\controller|controller|driver|x[0]~1_combout ),
	.datac(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\controller|controller|Add2~0_combout ),
	.datae(!\controller|controller|driver|x[1]~0_combout ),
	.dataf(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [5]),
	.datag(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|ShiftRight0~4 .extended_lut = "on";
defparam \controller|controller|ShiftRight0~4 .lut_mask = 64'h1D330C331D333F33;
defparam \controller|controller|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N48
cyclonev_lcell_comb \controller|controller|ShiftRight0~0 (
// Equation(s):
// \controller|controller|ShiftRight0~0_combout  = ( !\controller|controller|driver|x[1]~0_combout  & ( (!\controller|controller|ShiftRight0~4_combout  & (((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [2] & 
// (\controller|controller|Add2~0_combout ))))) # (\controller|controller|ShiftRight0~4_combout  & ((((!\controller|controller|Add2~0_combout ) # (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [3]))))) ) ) # ( 
// \controller|controller|driver|x[1]~0_combout  & ( (!\controller|controller|ShiftRight0~4_combout  & (((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [0] & (\controller|controller|Add2~0_combout ))))) # 
// (\controller|controller|ShiftRight0~4_combout  & ((((!\controller|controller|Add2~0_combout ))) # (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [1]))) ) )

	.dataa(!\controller|controller|ShiftRight0~4_combout ),
	.datab(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\controller|controller|Add2~0_combout ),
	.datae(!\controller|controller|driver|x[1]~0_combout ),
	.dataf(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [3]),
	.datag(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|ShiftRight0~0 .extended_lut = "on";
defparam \controller|controller|ShiftRight0~0 .lut_mask = 64'h550A551B555F551B;
defparam \controller|controller|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N48
cyclonev_lcell_comb \rr|Selector36~0 (
// Equation(s):
// \rr|Selector36~0_combout  = ( \rr|S.WRITE_REG~DUPLICATE_q  ) # ( !\rr|S.WRITE_REG~DUPLICATE_q  & ( ((!\rr|WideOr14~0_combout  & \rr|ascii_input [0])) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) )

	.dataa(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|WideOr14~0_combout ),
	.datad(!\rr|ascii_input [0]),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_REG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector36~0 .extended_lut = "off";
defparam \rr|Selector36~0 .lut_mask = 64'h55F555F5FFFFFFFF;
defparam \rr|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N50
dffeas \rr|ascii_input[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[0] .is_wysiwyg = "true";
defparam \rr|ascii_input[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[0]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[0]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N26
dffeas \controller|controller|buffer|data_in_2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [0]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y61_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[0]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[0]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[0]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[0]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N53
dffeas \controller|controller|buffer|data_in_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [0]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X50_Y61_N13
dffeas \controller|controller|buffer|read_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[0]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N30
cyclonev_lcell_comb \controller|controller|blue[0]~0 (
// Equation(s):
// \controller|controller|blue[0]~0_combout  = ( \controller|controller|buffer|read_data [0] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[0]~0 .extended_lut = "off";
defparam \controller|controller|blue[0]~0 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|blue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[1]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[1]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N14
dffeas \controller|controller|buffer|data_in_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [1]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N36
cyclonev_lcell_comb \controller|controller|buffer|read_data[1]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[1]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N33
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[1]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[1]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N35
dffeas \controller|controller|buffer|data_in_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [1]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X18_Y66_N37
dffeas \controller|controller|buffer|read_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[1]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N3
cyclonev_lcell_comb \controller|controller|blue[1]~1 (
// Equation(s):
// \controller|controller|blue[1]~1_combout  = ( \controller|controller|buffer|read_data [1] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [1]),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[1]~1 .extended_lut = "off";
defparam \controller|controller|blue[1]~1 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|blue[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[2]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[2]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y76_N53
dffeas \controller|controller|buffer|data_in_2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [2]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[2]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[2]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N27
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[2]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[2]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N29
dffeas \controller|controller|buffer|data_in_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [2]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y68_N40
dffeas \controller|controller|buffer|read_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[2]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N33
cyclonev_lcell_comb \controller|controller|blue[2]~2 (
// Equation(s):
// \controller|controller|blue[2]~2_combout  = (\controller|controller|ShiftRight0~0_combout  & \controller|controller|buffer|read_data [2])

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(!\controller|controller|buffer|read_data [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[2]~2 .extended_lut = "off";
defparam \controller|controller|blue[2]~2 .lut_mask = 64'h0033003300330033;
defparam \controller|controller|blue[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y69_N14
dffeas \controller|controller|buffer|data_in_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [3]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[3]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[3]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N44
dffeas \controller|controller|buffer|data_in_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [3]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y68_N13
dffeas \controller|controller|buffer|read_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[3]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N30
cyclonev_lcell_comb \controller|controller|blue[3]~3 (
// Equation(s):
// \controller|controller|blue[3]~3_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(!\controller|controller|buffer|read_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[3]~3 .extended_lut = "off";
defparam \controller|controller|blue[3]~3 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|blue[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N54
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[4]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[4]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N56
dffeas \controller|controller|buffer|data_in_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [4]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[4]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[4]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y72_N3
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[4]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[4]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y72_N5
dffeas \controller|controller|buffer|data_in_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [4]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y63_N13
dffeas \controller|controller|buffer|read_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[4]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y63_N27
cyclonev_lcell_comb \controller|controller|blue[4]~4 (
// Equation(s):
// \controller|controller|blue[4]~4_combout  = ( \controller|controller|buffer|read_data [4] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[4]~4 .extended_lut = "off";
defparam \controller|controller|blue[4]~4 .lut_mask = 64'h0000000055555555;
defparam \controller|controller|blue[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N3
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[5]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[5]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N5
dffeas \controller|controller|buffer|data_in_2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [5]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N36
cyclonev_lcell_comb \controller|controller|buffer|read_data[5]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[5]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N33
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[5]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[5]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N35
dffeas \controller|controller|buffer|data_in_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [5]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y67_N37
dffeas \controller|controller|buffer|read_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[5]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N15
cyclonev_lcell_comb \controller|controller|blue[5]~5 (
// Equation(s):
// \controller|controller|blue[5]~5_combout  = ( \controller|controller|buffer|read_data [5] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[5]~5 .extended_lut = "off";
defparam \controller|controller|blue[5]~5 .lut_mask = 64'h00000F0F00000F0F;
defparam \controller|controller|blue[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y76_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y72_N15
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[6]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[6]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y72_N17
dffeas \controller|controller|buffer|data_in_2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [6]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[6]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[6]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y72_N54
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[6]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[6]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y72_N56
dffeas \controller|controller|buffer|data_in_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [6]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y63_N16
dffeas \controller|controller|buffer|read_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[6]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N57
cyclonev_lcell_comb \controller|controller|blue[6]~6 (
// Equation(s):
// \controller|controller|blue[6]~6_combout  = ( \controller|controller|buffer|read_data [6] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[6]~6 .extended_lut = "off";
defparam \controller|controller|blue[6]~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|blue[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address[5]~DUPLICATE_q ,\rr|ascii_write_address [4],
\rr|ascii_write_address [3],\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y69_N26
dffeas \controller|controller|buffer|data_in_2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [7]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y64_N51
cyclonev_lcell_comb \controller|controller|buffer|read_data[7]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[7]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N8
dffeas \controller|controller|buffer|data_in_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [7]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X21_Y64_N52
dffeas \controller|controller|buffer|read_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[7]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y63_N45
cyclonev_lcell_comb \controller|controller|blue[7]~7 (
// Equation(s):
// \controller|controller|blue[7]~7_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[7]~7 .extended_lut = "off";
defparam \controller|controller|blue[7]~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|blue[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y70_N29
dffeas \controller|controller|buffer|data_in_2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [8]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N51
cyclonev_lcell_comb \controller|controller|buffer|read_data[8]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[8]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[8]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N5
dffeas \controller|controller|buffer|data_in_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [8]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y62_N52
dffeas \controller|controller|buffer|read_data[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[8]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y63_N15
cyclonev_lcell_comb \controller|controller|green[0]~0 (
// Equation(s):
// \controller|controller|green[0]~0_combout  = ( \controller|controller|buffer|read_data [8] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[0]~0 .extended_lut = "off";
defparam \controller|controller|green[0]~0 .lut_mask = 64'h0000000055555555;
defparam \controller|controller|green[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[9]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[9]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N26
dffeas \controller|controller|buffer|data_in_2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [9]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N51
cyclonev_lcell_comb \controller|controller|buffer|read_data[9]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[9]~feeder_combout  = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[9]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \controller|controller|buffer|read_data[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N57
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[9]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[9]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N59
dffeas \controller|controller|buffer|data_in_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [9]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y65_N53
dffeas \controller|controller|buffer|read_data[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[9]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y63_N33
cyclonev_lcell_comb \controller|controller|green[1]~1 (
// Equation(s):
// \controller|controller|green[1]~1_combout  = ( \controller|controller|buffer|read_data [9] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[1]~1 .extended_lut = "off";
defparam \controller|controller|green[1]~1 .lut_mask = 64'h0000555500005555;
defparam \controller|controller|green[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N42
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[10]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[10]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N44
dffeas \controller|controller|buffer|data_in_2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [10]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[10]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[10]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N26
dffeas \controller|controller|buffer|data_in_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [10]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y60_N13
dffeas \controller|controller|buffer|read_data[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[10]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y63_N39
cyclonev_lcell_comb \controller|controller|green[2]~2 (
// Equation(s):
// \controller|controller|green[2]~2_combout  = ( \controller|controller|buffer|read_data [10] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[2]~2 .extended_lut = "off";
defparam \controller|controller|green[2]~2 .lut_mask = 64'h0000000055555555;
defparam \controller|controller|green[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y77_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[11]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[11]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y77_N26
dffeas \controller|controller|buffer|data_in_2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [11]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N3
cyclonev_lcell_comb \controller|controller|buffer|read_data[11]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[11]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N27
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[11]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[11]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N29
dffeas \controller|controller|buffer|data_in_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [11]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y69_N4
dffeas \controller|controller|buffer|read_data[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[11]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N39
cyclonev_lcell_comb \controller|controller|green[3]~3 (
// Equation(s):
// \controller|controller|green[3]~3_combout  = ( \controller|controller|buffer|read_data [11] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[3]~3 .extended_lut = "off";
defparam \controller|controller|green[3]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|green[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,\rr|ascii_write_address[4]~DUPLICATE_q ,
\rr|ascii_write_address [3],\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[12]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[12]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N53
dffeas \controller|controller|buffer|data_in_2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [12]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N48
cyclonev_lcell_comb \controller|controller|buffer|read_data[12]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[12]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N18
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[12]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[12]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N20
dffeas \controller|controller|buffer|data_in_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [12]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y69_N49
dffeas \controller|controller|buffer|read_data[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[12]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N42
cyclonev_lcell_comb \controller|controller|green[4]~4 (
// Equation(s):
// \controller|controller|green[4]~4_combout  = ( \controller|controller|buffer|read_data [12] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[4]~4 .extended_lut = "off";
defparam \controller|controller|green[4]~4 .lut_mask = 64'h0000333300003333;
defparam \controller|controller|green[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y70_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[13]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[13]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[13]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y70_N53
dffeas \controller|controller|buffer|data_in_2[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[13] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [13]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y63_N48
cyclonev_lcell_comb \controller|controller|buffer|read_data[13]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[13]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[13]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[13]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[13]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[13]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N26
dffeas \controller|controller|buffer|data_in_1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[13] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [13]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y63_N50
dffeas \controller|controller|buffer|read_data[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[13]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[13] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y63_N57
cyclonev_lcell_comb \controller|controller|green[5]~5 (
// Equation(s):
// \controller|controller|green[5]~5_combout  = ( \controller|controller|buffer|read_data [13] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[5]~5 .extended_lut = "off";
defparam \controller|controller|green[5]~5 .lut_mask = 64'h0000000055555555;
defparam \controller|controller|green[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N3
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[14]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[14]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[14]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N5
dffeas \controller|controller|buffer|data_in_2[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[14] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [14]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y63_N6
cyclonev_lcell_comb \controller|controller|buffer|read_data[14]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[14]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[14]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N18
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[14]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[14]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[14]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N20
dffeas \controller|controller|buffer|data_in_1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[14] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [14]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y63_N8
dffeas \controller|controller|buffer|read_data[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[14]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[14] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y63_N9
cyclonev_lcell_comb \controller|controller|green[6]~6 (
// Equation(s):
// \controller|controller|green[6]~6_combout  = ( \controller|controller|buffer|read_data [14] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[6]~6 .extended_lut = "off";
defparam \controller|controller|green[6]~6 .lut_mask = 64'h0000000055555555;
defparam \controller|controller|green[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N30
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[15]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[15]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[15]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N32
dffeas \controller|controller|buffer|data_in_2[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[15] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [15]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N0
cyclonev_lcell_comb \controller|controller|buffer|read_data[15]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[15]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[15]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N48
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[15]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[15]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[15]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N50
dffeas \controller|controller|buffer|data_in_1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[15] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [15]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y67_N1
dffeas \controller|controller|buffer|read_data[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[15]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[15] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N42
cyclonev_lcell_comb \controller|controller|green[7]~7 (
// Equation(s):
// \controller|controller|green[7]~7_combout  = ( \controller|controller|buffer|read_data [15] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[7]~7 .extended_lut = "off";
defparam \controller|controller|green[7]~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|green[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N34
dffeas \controller|controller|driver|vga_hs (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|hs.HSYNC~q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vga_hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vga_hs .is_wysiwyg = "true";
defparam \controller|controller|driver|vga_hs .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N54
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[16]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[16]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[16]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N56
dffeas \controller|controller|buffer|data_in_2[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[16] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [16]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N3
cyclonev_lcell_comb \controller|controller|buffer|read_data[16]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[16]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[16]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N3
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[16]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[16]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[16]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N5
dffeas \controller|controller|buffer|data_in_1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[16] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [16]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y68_N5
dffeas \controller|controller|buffer|read_data[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[16]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[16] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N6
cyclonev_lcell_comb \controller|controller|red[0]~0 (
// Equation(s):
// \controller|controller|red[0]~0_combout  = ( \controller|controller|buffer|read_data [16] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [16]),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[0]~0 .extended_lut = "off";
defparam \controller|controller|red[0]~0 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N15
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[17]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[17]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[17]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N17
dffeas \controller|controller|buffer|data_in_2[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[17] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [17]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y61_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[17]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[17]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[17]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N57
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[17]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[17]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[17]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N59
dffeas \controller|controller|buffer|data_in_1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[17] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [17]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y61_N40
dffeas \controller|controller|buffer|read_data[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[17]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[17] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N24
cyclonev_lcell_comb \controller|controller|red[1]~1 (
// Equation(s):
// \controller|controller|red[1]~1_combout  = ( \controller|controller|buffer|read_data [17] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[1]~1 .extended_lut = "off";
defparam \controller|controller|red[1]~1 .lut_mask = 64'h0000333300003333;
defparam \controller|controller|red[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y71_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[18]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[18]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[18]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y71_N26
dffeas \controller|controller|buffer|data_in_2[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[18] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [18]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N24
cyclonev_lcell_comb \controller|controller|buffer|read_data[18]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[18]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[18]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[18]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[18]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[18]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y71_N26
dffeas \controller|controller|buffer|data_in_1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[18] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [18]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y66_N26
dffeas \controller|controller|buffer|read_data[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[18]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[18] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N42
cyclonev_lcell_comb \controller|controller|red[2]~2 (
// Equation(s):
// \controller|controller|red[2]~2_combout  = ( \controller|controller|buffer|read_data [18] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[2]~2 .extended_lut = "off";
defparam \controller|controller|red[2]~2 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|red[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y69_N3
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[19]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[19]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[19]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y69_N5
dffeas \controller|controller|buffer|data_in_2[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[19] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [19]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N27
cyclonev_lcell_comb \controller|controller|buffer|read_data[19]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[19]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[19]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y70_N33
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[19]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[19]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[19]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y70_N35
dffeas \controller|controller|buffer|data_in_1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[19] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [19]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X48_Y67_N28
dffeas \controller|controller|buffer|read_data[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[19]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[19] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N33
cyclonev_lcell_comb \controller|controller|red[3]~3 (
// Equation(s):
// \controller|controller|red[3]~3_combout  = ( \controller|controller|buffer|read_data [19] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [19]),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[3]~3 .extended_lut = "off";
defparam \controller|controller|red[3]~3 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|red[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y77_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y77_N59
dffeas \controller|controller|buffer|data_in_2[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[20] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [20]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y63_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[20]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[20]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[20]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y72_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[20]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[20]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[20]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y72_N26
dffeas \controller|controller|buffer|data_in_1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[20] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [20]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X15_Y63_N16
dffeas \controller|controller|buffer|read_data[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[20]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[20] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N9
cyclonev_lcell_comb \controller|controller|red[4]~4 (
// Equation(s):
// \controller|controller|red[4]~4_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[4]~4 .extended_lut = "off";
defparam \controller|controller|red[4]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|red[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N39
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[21]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[21]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[21]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N41
dffeas \controller|controller|buffer|data_in_2[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[21] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [21]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N27
cyclonev_lcell_comb \controller|controller|buffer|read_data[21]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[21]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[21]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N57
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[21]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[21]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[21]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N59
dffeas \controller|controller|buffer|data_in_1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[21] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [21]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y69_N28
dffeas \controller|controller|buffer|read_data[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[21]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[21] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N27
cyclonev_lcell_comb \controller|controller|red[5]~5 (
// Equation(s):
// \controller|controller|red[5]~5_combout  = ( \controller|controller|buffer|read_data [21] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[5]~5 .extended_lut = "off";
defparam \controller|controller|red[5]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|red[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N6
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[22]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[22]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[22]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N8
dffeas \controller|controller|buffer|data_in_2[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[22] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [22]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y61_N45
cyclonev_lcell_comb \controller|controller|buffer|read_data[22]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[22]~feeder_combout  = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[22]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[22]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \controller|controller|buffer|read_data[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N11
dffeas \controller|controller|buffer|data_in_1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[22] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [22]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X50_Y61_N46
dffeas \controller|controller|buffer|read_data[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[22]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[22] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N0
cyclonev_lcell_comb \controller|controller|red[6]~6 (
// Equation(s):
// \controller|controller|red[6]~6_combout  = ( \controller|controller|buffer|read_data [22] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[6]~6 .extended_lut = "off";
defparam \controller|controller|red[6]~6 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|red[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y75_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address[6]~DUPLICATE_q ,\rr|ascii_write_address [5],\rr|ascii_write_address [4],\rr|ascii_write_address [3],
\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count[7]~DUPLICATE_q ,\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y74_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[23]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[23]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[23]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y74_N26
dffeas \controller|controller|buffer|data_in_2[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[23] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [23]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[23]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[23]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[23]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y71_N27
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[23]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[23]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[23]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y71_N29
dffeas \controller|controller|buffer|data_in_1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[23] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [23]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y63_N13
dffeas \controller|controller|buffer|read_data[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[23]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[23] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N21
cyclonev_lcell_comb \controller|controller|red[7]~7 (
// Equation(s):
// \controller|controller|red[7]~7_combout  = ( \controller|controller|buffer|read_data [23] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[7]~7 .extended_lut = "off";
defparam \controller|controller|red[7]~7 .lut_mask = 64'h00000F0F00000F0F;
defparam \controller|controller|red[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N34
dffeas \controller|controller|driver|vga_vs (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|vs.VSYNC~q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vga_vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vga_vs .is_wysiwyg = "true";
defparam \controller|controller|driver|vga_vs .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y35_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
