# ğŸ” SVRF Code Generator for VLSI Design Rules

This project automates the translation of semiconductor design rules from PDF documents into **SVRF (Standard Verification Rule Format)** code using AI.

## ğŸš€ Features

- ğŸ“„ Upload a PDF containing design rules (e.g., FreePDK3)
- ğŸ¤– Extract and interpret layer specifications using NVIDIA Embeddings
- ğŸ” Query any layer rule and retrieve accurate SVRF code
- ğŸ§  Uses LLaMA3-70B with LangChain for natural language understanding
- ğŸ’¾ Download the generated SVRF code directly from the interface

## ğŸ§± Architecture

1. Load PDF design rule manuals
2. Split content into text chunks
3. Generate embeddings using NVIDIA AI
4. Store in a FAISS vector database
5. Use LangChain to retrieve relevant text
6. Translate to SVRF code using a structured LLM prompt

## ğŸ“¸ UI Preview

![UI Screenshot](image.png) <!-- Replace or remove if not available -->

## ğŸ› ï¸ Tech Stack

- ğŸ§  [NVIDIA NeMo LLM API](https://developer.nvidia.com/nemo)
- ğŸ”— [LangChain](https://www.langchain.com/)
- ğŸ§° FAISS (Facebook AI Similarity Search)
- ğŸŒ Streamlit (Web UI)
- ğŸ“„ Python 3.10+

## ğŸ’» How to Run

```bash
git clone https://github.com/Yaswanth-ampolu/svrf-code-gen.git
cd svrf-code-gen
python -m venv venv
source venv/bin/activate  # or venv\Scripts\activate on Windows
pip install -r requirements.txt
streamlit run svrfgpt.py
