$comment
	File created using the following command:
		vcd file Aula8.msim.vcd -direction
$end
$date
	Mon Sep 20 21:36:39 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula8_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " DEBUG [6] $end
$var wire 1 # DEBUG [5] $end
$var wire 1 $ DEBUG [4] $end
$var wire 1 % DEBUG [3] $end
$var wire 1 & DEBUG [2] $end
$var wire 1 ' DEBUG [1] $end
$var wire 1 ( DEBUG [0] $end
$var wire 1 ) FPGA_RESET $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . LED7a [6] $end
$var wire 1 / LED7a [5] $end
$var wire 1 0 LED7a [4] $end
$var wire 1 1 LED7a [3] $end
$var wire 1 2 LED7a [2] $end
$var wire 1 3 LED7a [1] $end
$var wire 1 4 LED7a [0] $end
$var wire 1 5 LED7b [6] $end
$var wire 1 6 LED7b [5] $end
$var wire 1 7 LED7b [4] $end
$var wire 1 8 LED7b [3] $end
$var wire 1 9 LED7b [2] $end
$var wire 1 : LED7b [1] $end
$var wire 1 ; LED7b [0] $end
$var wire 1 < LED7c [6] $end
$var wire 1 = LED7c [5] $end
$var wire 1 > LED7c [4] $end
$var wire 1 ? LED7c [3] $end
$var wire 1 @ LED7c [2] $end
$var wire 1 A LED7c [1] $end
$var wire 1 B LED7c [0] $end
$var wire 1 C LED7d [6] $end
$var wire 1 D LED7d [5] $end
$var wire 1 E LED7d [4] $end
$var wire 1 F LED7d [3] $end
$var wire 1 G LED7d [2] $end
$var wire 1 H LED7d [1] $end
$var wire 1 I LED7d [0] $end
$var wire 1 J LED7e [6] $end
$var wire 1 K LED7e [5] $end
$var wire 1 L LED7e [4] $end
$var wire 1 M LED7e [3] $end
$var wire 1 N LED7e [2] $end
$var wire 1 O LED7e [1] $end
$var wire 1 P LED7e [0] $end
$var wire 1 Q LED7f [6] $end
$var wire 1 R LED7f [5] $end
$var wire 1 S LED7f [4] $end
$var wire 1 T LED7f [3] $end
$var wire 1 U LED7f [2] $end
$var wire 1 V LED7f [1] $end
$var wire 1 W LED7f [0] $end
$var wire 1 X LEDR [9] $end
$var wire 1 Y LEDR [8] $end
$var wire 1 Z LEDR [7] $end
$var wire 1 [ LEDR [6] $end
$var wire 1 \ LEDR [5] $end
$var wire 1 ] LEDR [4] $end
$var wire 1 ^ LEDR [3] $end
$var wire 1 _ LEDR [2] $end
$var wire 1 ` LEDR [1] $end
$var wire 1 a LEDR [0] $end
$var wire 1 b SW [9] $end
$var wire 1 c SW [8] $end
$var wire 1 d SW [7] $end
$var wire 1 e SW [6] $end
$var wire 1 f SW [5] $end
$var wire 1 g SW [4] $end
$var wire 1 h SW [3] $end
$var wire 1 i SW [2] $end
$var wire 1 j SW [1] $end
$var wire 1 k SW [0] $end

$scope module i1 $end
$var wire 1 l gnd $end
$var wire 1 m vcc $end
$var wire 1 n unknown $end
$var wire 1 o devoe $end
$var wire 1 p devclrn $end
$var wire 1 q devpor $end
$var wire 1 r ww_devoe $end
$var wire 1 s ww_devclrn $end
$var wire 1 t ww_devpor $end
$var wire 1 u ww_CLOCK_50 $end
$var wire 1 v ww_FPGA_RESET $end
$var wire 1 w ww_KEY [3] $end
$var wire 1 x ww_KEY [2] $end
$var wire 1 y ww_KEY [1] $end
$var wire 1 z ww_KEY [0] $end
$var wire 1 { ww_SW [9] $end
$var wire 1 | ww_SW [8] $end
$var wire 1 } ww_SW [7] $end
$var wire 1 ~ ww_SW [6] $end
$var wire 1 !! ww_SW [5] $end
$var wire 1 "! ww_SW [4] $end
$var wire 1 #! ww_SW [3] $end
$var wire 1 $! ww_SW [2] $end
$var wire 1 %! ww_SW [1] $end
$var wire 1 &! ww_SW [0] $end
$var wire 1 '! ww_DEBUG [6] $end
$var wire 1 (! ww_DEBUG [5] $end
$var wire 1 )! ww_DEBUG [4] $end
$var wire 1 *! ww_DEBUG [3] $end
$var wire 1 +! ww_DEBUG [2] $end
$var wire 1 ,! ww_DEBUG [1] $end
$var wire 1 -! ww_DEBUG [0] $end
$var wire 1 .! ww_LEDR [9] $end
$var wire 1 /! ww_LEDR [8] $end
$var wire 1 0! ww_LEDR [7] $end
$var wire 1 1! ww_LEDR [6] $end
$var wire 1 2! ww_LEDR [5] $end
$var wire 1 3! ww_LEDR [4] $end
$var wire 1 4! ww_LEDR [3] $end
$var wire 1 5! ww_LEDR [2] $end
$var wire 1 6! ww_LEDR [1] $end
$var wire 1 7! ww_LEDR [0] $end
$var wire 1 8! ww_LED7a [6] $end
$var wire 1 9! ww_LED7a [5] $end
$var wire 1 :! ww_LED7a [4] $end
$var wire 1 ;! ww_LED7a [3] $end
$var wire 1 <! ww_LED7a [2] $end
$var wire 1 =! ww_LED7a [1] $end
$var wire 1 >! ww_LED7a [0] $end
$var wire 1 ?! ww_LED7b [6] $end
$var wire 1 @! ww_LED7b [5] $end
$var wire 1 A! ww_LED7b [4] $end
$var wire 1 B! ww_LED7b [3] $end
$var wire 1 C! ww_LED7b [2] $end
$var wire 1 D! ww_LED7b [1] $end
$var wire 1 E! ww_LED7b [0] $end
$var wire 1 F! ww_LED7c [6] $end
$var wire 1 G! ww_LED7c [5] $end
$var wire 1 H! ww_LED7c [4] $end
$var wire 1 I! ww_LED7c [3] $end
$var wire 1 J! ww_LED7c [2] $end
$var wire 1 K! ww_LED7c [1] $end
$var wire 1 L! ww_LED7c [0] $end
$var wire 1 M! ww_LED7d [6] $end
$var wire 1 N! ww_LED7d [5] $end
$var wire 1 O! ww_LED7d [4] $end
$var wire 1 P! ww_LED7d [3] $end
$var wire 1 Q! ww_LED7d [2] $end
$var wire 1 R! ww_LED7d [1] $end
$var wire 1 S! ww_LED7d [0] $end
$var wire 1 T! ww_LED7e [6] $end
$var wire 1 U! ww_LED7e [5] $end
$var wire 1 V! ww_LED7e [4] $end
$var wire 1 W! ww_LED7e [3] $end
$var wire 1 X! ww_LED7e [2] $end
$var wire 1 Y! ww_LED7e [1] $end
$var wire 1 Z! ww_LED7e [0] $end
$var wire 1 [! ww_LED7f [6] $end
$var wire 1 \! ww_LED7f [5] $end
$var wire 1 ]! ww_LED7f [4] $end
$var wire 1 ^! ww_LED7f [3] $end
$var wire 1 _! ww_LED7f [2] $end
$var wire 1 `! ww_LED7f [1] $end
$var wire 1 a! ww_LED7f [0] $end
$var wire 1 b! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 c! \CLOCK_50~input_o\ $end
$var wire 1 d! \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 e! \ROM|memROM~16_combout\ $end
$var wire 1 f! \CPU|PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 g! \CPU|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 h! \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 i! \ROM|memROM~6_combout\ $end
$var wire 1 j! \ROM|memROM~23_combout\ $end
$var wire 1 k! \CPU|SOM|Add0~18\ $end
$var wire 1 l! \CPU|SOM|Add0~14\ $end
$var wire 1 m! \CPU|SOM|Add0~25_sumout\ $end
$var wire 1 n! \ROM|memROM~7_combout\ $end
$var wire 1 o! \CPU|DEC|saidaDecoder[10]~0_combout\ $end
$var wire 1 p! \ROM|memROM~3_combout\ $end
$var wire 1 q! \ROM|memROM~9_combout\ $end
$var wire 1 r! \ROM|memROM~10_combout\ $end
$var wire 1 s! \ROM|memROM~20_combout\ $end
$var wire 1 t! \CPU|DEC|saidaDecoder~4_combout\ $end
$var wire 1 u! \CPU|MUX4|saida_MUX[4]~6_combout\ $end
$var wire 1 v! \CPU|SOM|Add0~26\ $end
$var wire 1 w! \CPU|SOM|Add0~10\ $end
$var wire 1 x! \CPU|SOM|Add0~30\ $end
$var wire 1 y! \CPU|SOM|Add0~33_sumout\ $end
$var wire 1 z! \CPU|MUX4|saida_MUX[7]~8_combout\ $end
$var wire 1 {! \CPU|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 |! \CPU|SOM|Add0~34\ $end
$var wire 1 }! \CPU|SOM|Add0~21_sumout\ $end
$var wire 1 ~! \ROM|memROM~5_combout\ $end
$var wire 1 !" \ROM|memROM~15_combout\ $end
$var wire 1 "" \CPU|MUX4|saida_MUX[8]~5_combout\ $end
$var wire 1 #" \ROM|memROM~17_combout\ $end
$var wire 1 $" \CPU|SOM|Add0~13_sumout\ $end
$var wire 1 %" \CPU|MUX4|saida_MUX[3]~3_combout\ $end
$var wire 1 &" \ROM|memROM~13_combout\ $end
$var wire 1 '" \ROM|memROM~21_combout\ $end
$var wire 1 (" \CPU|SOM|Add0~2\ $end
$var wire 1 )" \CPU|SOM|Add0~5_sumout\ $end
$var wire 1 *" \CPU|MUX4|saida_MUX[1]~1_combout\ $end
$var wire 1 +" \CPU|SOM|Add0~6\ $end
$var wire 1 ," \CPU|SOM|Add0~17_sumout\ $end
$var wire 1 -" \CPU|MUX4|saida_MUX[2]~4_combout\ $end
$var wire 1 ." \ROM|memROM~12_combout\ $end
$var wire 1 /" \ROM|memROM~22_combout\ $end
$var wire 1 0" \CPU|SOM|Add0~9_sumout\ $end
$var wire 1 1" \CPU|MUX4|saida_MUX[5]~2_combout\ $end
$var wire 1 2" \ROM|memROM~19_combout\ $end
$var wire 1 3" \CPU|DEC|saidaDecoder~5_combout\ $end
$var wire 1 4" \CPU|DEC|saidaDecoder[3]~8_combout\ $end
$var wire 1 5" \CPU|DEC|Equal10~2_combout\ $end
$var wire 1 6" \CPU|DEC|Equal10~0_combout\ $end
$var wire 1 7" \CPU|DEC|Equal10~1_combout\ $end
$var wire 1 8" \SW[4]~input_o\ $end
$var wire 1 9" \ROM|memROM~11_combout\ $end
$var wire 1 :" \comb~2_combout\ $end
$var wire 1 ;" \ROM|memROM~4_combout\ $end
$var wire 1 <" \DEM|saidaDecoder[5]~0_combout\ $end
$var wire 1 =" \comb~1_combout\ $end
$var wire 1 >" \comb~14_combout\ $end
$var wire 1 ?" \CPU|DEC|saidaDecoder[3]~6_combout\ $end
$var wire 1 @" \SW[3]~input_o\ $end
$var wire 1 A" \ROM|memROM~18_combout\ $end
$var wire 1 B" \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 C" \ROM|memROM~26_combout\ $end
$var wire 1 D" \SW[2]~input_o\ $end
$var wire 1 E" \SW[1]~input_o\ $end
$var wire 1 F" \comb~0_combout\ $end
$var wire 1 G" \DEBUG~0_combout\ $end
$var wire 1 H" \RAM|process_0~0_combout\ $end
$var wire 1 I" \RAM|dado_out[0]~1_combout\ $end
$var wire 1 J" \ROM|memROM~8_combout\ $end
$var wire 1 K" \CPU|DEC|saidaDecoder[10]~2_combout\ $end
$var wire 1 L" \FPGA_RESET~input_o\ $end
$var wire 1 M" \RAM|dado_out[0]~8_combout\ $end
$var wire 1 N" \KEY[3]~input_o\ $end
$var wire 1 O" \FLIP_FLOP_KEY0|Equal0~0_combout\ $end
$var wire 1 P" \SW[8]~input_o\ $end
$var wire 1 Q" \KEY[1]~input_o\ $end
$var wire 1 R" \RAM|dado_out[0]~2_combout\ $end
$var wire 1 S" \SW[0]~input_o\ $end
$var wire 1 T" \SW[9]~input_o\ $end
$var wire 1 U" \KEY[2]~input_o\ $end
$var wire 1 V" \RAM|dado_out[0]~7_combout\ $end
$var wire 1 W" \RAM|dado_out[0]~9_combout\ $end
$var wire 1 X" \RAM|dado_out[0]~4_combout\ $end
$var wire 1 Y" \RAM|dado_out[0]~5_combout\ $end
$var wire 1 Z" \KEY[0]~input_o\ $end
$var wire 1 [" \FLIP_FLOP_KEY0|saida~feeder_combout\ $end
$var wire 1 \" \FLIP_FLOP_KEY0|Equal0~1_combout\ $end
$var wire 1 ]" \ROM|memROM~14_combout\ $end
$var wire 1 ^" \FLIP_FLOP_KEY0|Equal0~2_combout\ $end
$var wire 1 _" \FLIP_FLOP_KEY0|saida~DUPLICATE_q\ $end
$var wire 1 `" \RAM|dado_out[0]~6_combout\ $end
$var wire 1 a" \ROM|memROM~25_combout\ $end
$var wire 1 b" \CPU|ULA|Add0~1_sumout\ $end
$var wire 1 c" \CPU|ULA|Equal0~0_combout\ $end
$var wire 1 d" \CPU|ULA|Add1~34_cout\ $end
$var wire 1 e" \CPU|ULA|Add1~17_sumout\ $end
$var wire 1 f" \CPU|ULA|saida[0]~0_combout\ $end
$var wire 1 g" \CPU|ULA|Equal1~0_combout\ $end
$var wire 1 h" \CPU|DEC|saidaDecoder[2]~7_combout\ $end
$var wire 1 i" \CPU|ULA|Add0~2\ $end
$var wire 1 j" \CPU|ULA|Add0~5_sumout\ $end
$var wire 1 k" \CPU|ULA|Add1~18\ $end
$var wire 1 l" \CPU|ULA|Add1~21_sumout\ $end
$var wire 1 m" \CPU|ULA|saida[1]~1_combout\ $end
$var wire 1 n" \CPU|DEC|saidaDecoder[4]~3_combout\ $end
$var wire 1 o" \RAM|process_0~1_combout\ $end
$var wire 1 p" \RAM|ram~566_combout\ $end
$var wire 1 q" \RAM|ram~567_combout\ $end
$var wire 1 r" \RAM|ram~336_q\ $end
$var wire 1 s" \RAM|ram~550_combout\ $end
$var wire 1 t" \RAM|ram~551_combout\ $end
$var wire 1 u" \RAM|ram~272_q\ $end
$var wire 1 v" \RAM|ram~288feeder_combout\ $end
$var wire 1 w" \RAM|ram~614_combout\ $end
$var wire 1 x" \RAM|ram~615_combout\ $end
$var wire 1 y" \RAM|ram~288_q\ $end
$var wire 1 z" \RAM|ram~630_combout\ $end
$var wire 1 {" \RAM|ram~631_combout\ $end
$var wire 1 |" \RAM|ram~352_q\ $end
$var wire 1 }" \RAM|ram~681_combout\ $end
$var wire 1 ~" \RAM|ram~574_combout\ $end
$var wire 1 !# \RAM|ram~575_combout\ $end
$var wire 1 "# \RAM|ram~368_q\ $end
$var wire 1 ## \RAM|ram~320feeder_combout\ $end
$var wire 1 $# \RAM|ram~622_combout\ $end
$var wire 1 %# \RAM|ram~623_combout\ $end
$var wire 1 &# \RAM|ram~320_q\ $end
$var wire 1 '# \RAM|ram~558_combout\ $end
$var wire 1 (# \RAM|ram~559_combout\ $end
$var wire 1 )# \RAM|ram~304_q\ $end
$var wire 1 *# \RAM|ram~638_combout\ $end
$var wire 1 +# \RAM|ram~639_combout\ $end
$var wire 1 ,# \RAM|ram~384_q\ $end
$var wire 1 -# \RAM|ram~683_combout\ $end
$var wire 1 .# \RAM|ram~606_combout\ $end
$var wire 1 /# \RAM|ram~607_combout\ $end
$var wire 1 0# \RAM|ram~376_q\ $end
$var wire 1 1# \RAM|ram~590_combout\ $end
$var wire 1 2# \RAM|ram~591_combout\ $end
$var wire 1 3# \RAM|ram~312_q\ $end
$var wire 1 4# \RAM|ram~654_combout\ $end
$var wire 1 5# \RAM|ram~655_combout\ $end
$var wire 1 6# \RAM|ram~328_q\ $end
$var wire 1 7# \RAM|ram~658_combout\ $end
$var wire 1 8# \RAM|ram~659_combout\ $end
$var wire 1 9# \RAM|ram~392_q\ $end
$var wire 1 :# \RAM|ram~684_combout\ $end
$var wire 1 ;# \RAM|ram~280feeder_combout\ $end
$var wire 1 <# \RAM|ram~582_combout\ $end
$var wire 1 =# \RAM|ram~583_combout\ $end
$var wire 1 ># \RAM|ram~280_q\ $end
$var wire 1 ?# \RAM|ram~598_combout\ $end
$var wire 1 @# \RAM|ram~599_combout\ $end
$var wire 1 A# \RAM|ram~344_q\ $end
$var wire 1 B# \RAM|ram~646_combout\ $end
$var wire 1 C# \RAM|ram~647_combout\ $end
$var wire 1 D# \RAM|ram~296_q\ $end
$var wire 1 E# \RAM|ram~650_combout\ $end
$var wire 1 F# \RAM|ram~651_combout\ $end
$var wire 1 G# \RAM|ram~360_q\ $end
$var wire 1 H# \RAM|ram~682_combout\ $end
$var wire 1 I# \RAM|ram~685_combout\ $end
$var wire 1 J# \RAM|ram~662_combout\ $end
$var wire 1 K# \RAM|ram~663_combout\ $end
$var wire 1 L# \RAM|ram~424_q\ $end
$var wire 1 M# \RAM|ram~618_combout\ $end
$var wire 1 N# \RAM|ram~619_combout\ $end
$var wire 1 O# \RAM|ram~416_q\ $end
$var wire 1 P# \RAM|ram~626_combout\ $end
$var wire 1 Q# \RAM|ram~627_combout\ $end
$var wire 1 R# \RAM|ram~448_q\ $end
$var wire 1 S# \RAM|ram~670_combout\ $end
$var wire 1 T# \RAM|ram~671_combout\ $end
$var wire 1 U# \RAM|ram~456_q\ $end
$var wire 1 V# \RAM|ram~692_combout\ $end
$var wire 1 W# \RAM|ram~642_combout\ $end
$var wire 1 X# \RAM|ram~643_combout\ $end
$var wire 1 Y# \RAM|ram~512_q\ $end
$var wire 1 Z# \RAM|ram~634_combout\ $end
$var wire 1 [# \RAM|ram~635_combout\ $end
$var wire 1 \# \RAM|ram~480_q\ $end
$var wire 1 ]# \RAM|ram~666_combout\ $end
$var wire 1 ^# \RAM|ram~667_combout\ $end
$var wire 1 _# \RAM|ram~488_q\ $end
$var wire 1 `# \RAM|ram~674_combout\ $end
$var wire 1 a# \RAM|ram~675_combout\ $end
$var wire 1 b# \RAM|ram~520_q\ $end
$var wire 1 c# \RAM|ram~694_combout\ $end
$var wire 1 d# \RAM|ram~602_combout\ $end
$var wire 1 e# \RAM|ram~603_combout\ $end
$var wire 1 f# \RAM|ram~472_q\ $end
$var wire 1 g# \RAM|ram~570_combout\ $end
$var wire 1 h# \RAM|ram~571_combout\ $end
$var wire 1 i# \RAM|ram~464_q\ $end
$var wire 1 j# \RAM|ram~578_combout\ $end
$var wire 1 k# \RAM|ram~579_combout\ $end
$var wire 1 l# \RAM|ram~496_q\ $end
$var wire 1 m# \RAM|ram~610_combout\ $end
$var wire 1 n# \RAM|ram~611_combout\ $end
$var wire 1 o# \RAM|ram~504_q\ $end
$var wire 1 p# \RAM|ram~693_combout\ $end
$var wire 1 q# \RAM|ram~594_combout\ $end
$var wire 1 r# \RAM|ram~595_combout\ $end
$var wire 1 s# \RAM|ram~440_q\ $end
$var wire 1 t# \RAM|ram~586_combout\ $end
$var wire 1 u# \RAM|ram~587_combout\ $end
$var wire 1 v# \RAM|ram~408_q\ $end
$var wire 1 w# \RAM|ram~554_combout\ $end
$var wire 1 x# \RAM|ram~555_combout\ $end
$var wire 1 y# \RAM|ram~400_q\ $end
$var wire 1 z# \RAM|ram~432feeder_combout\ $end
$var wire 1 {# \RAM|ram~562_combout\ $end
$var wire 1 |# \RAM|ram~563_combout\ $end
$var wire 1 }# \RAM|ram~432_q\ $end
$var wire 1 ~# \RAM|ram~691_combout\ $end
$var wire 1 !$ \RAM|ram~695_combout\ $end
$var wire 1 "$ \RAM|ram~656_combout\ $end
$var wire 1 #$ \RAM|ram~657_combout\ $end
$var wire 1 $$ \RAM|ram~136_q\ $end
$var wire 1 %$ \RAM|ram~96feeder_combout\ $end
$var wire 1 &$ \RAM|ram~628_combout\ $end
$var wire 1 '$ \RAM|ram~629_combout\ $end
$var wire 1 ($ \RAM|ram~96_q\ $end
$var wire 1 )$ \RAM|ram~648_combout\ $end
$var wire 1 *$ \RAM|ram~649_combout\ $end
$var wire 1 +$ \RAM|ram~104_q\ $end
$var wire 1 ,$ \RAM|ram~636_combout\ $end
$var wire 1 -$ \RAM|ram~637_combout\ $end
$var wire 1 .$ \RAM|ram~128_q\ $end
$var wire 1 /$ \RAM|ram~679_combout\ $end
$var wire 1 0$ \RAM|ram~80feeder_combout\ $end
$var wire 1 1$ \RAM|ram~564_combout\ $end
$var wire 1 2$ \RAM|ram~565_combout\ $end
$var wire 1 3$ \RAM|ram~80_q\ $end
$var wire 1 4$ \RAM|ram~112feeder_combout\ $end
$var wire 1 5$ \RAM|ram~572_combout\ $end
$var wire 1 6$ \RAM|ram~573_combout\ $end
$var wire 1 7$ \RAM|ram~112_q\ $end
$var wire 1 8$ \RAM|ram~596_combout\ $end
$var wire 1 9$ \RAM|ram~597_combout\ $end
$var wire 1 :$ \RAM|ram~88_q\ $end
$var wire 1 ;$ \RAM|ram~604_combout\ $end
$var wire 1 <$ \RAM|ram~605_combout\ $end
$var wire 1 =$ \RAM|ram~120_q\ $end
$var wire 1 >$ \RAM|ram~678_combout\ $end
$var wire 1 ?$ \RAM|ram~580_combout\ $end
$var wire 1 @$ \RAM|ram~581_combout\ $end
$var wire 1 A$ \RAM|ram~24_q\ $end
$var wire 1 B$ \RAM|ram~556_combout\ $end
$var wire 1 C$ \RAM|ram~557_combout\ $end
$var wire 1 D$ \RAM|ram~48_q\ $end
$var wire 1 E$ \RAM|ram~548_combout\ $end
$var wire 1 F$ \RAM|ram~549_combout\ $end
$var wire 1 G$ \RAM|ram~16_q\ $end
$var wire 1 H$ \RAM|ram~588_combout\ $end
$var wire 1 I$ \RAM|ram~589_combout\ $end
$var wire 1 J$ \RAM|ram~56_q\ $end
$var wire 1 K$ \RAM|ram~676_combout\ $end
$var wire 1 L$ \RAM|ram~40feeder_combout\ $end
$var wire 1 M$ \RAM|ram~644_combout\ $end
$var wire 1 N$ \RAM|ram~645_combout\ $end
$var wire 1 O$ \RAM|ram~40_q\ $end
$var wire 1 P$ \RAM|ram~620_combout\ $end
$var wire 1 Q$ \RAM|ram~621_combout\ $end
$var wire 1 R$ \RAM|ram~64_q\ $end
$var wire 1 S$ \RAM|ram~612_combout\ $end
$var wire 1 T$ \RAM|ram~613_combout\ $end
$var wire 1 U$ \RAM|ram~32_q\ $end
$var wire 1 V$ \RAM|ram~652_combout\ $end
$var wire 1 W$ \RAM|ram~653_combout\ $end
$var wire 1 X$ \RAM|ram~72_q\ $end
$var wire 1 Y$ \RAM|ram~677_combout\ $end
$var wire 1 Z$ \RAM|ram~680_combout\ $end
$var wire 1 [$ \RAM|ram~568_combout\ $end
$var wire 1 \$ \RAM|ram~569_combout\ $end
$var wire 1 ]$ \RAM|ram~208_q\ $end
$var wire 1 ^$ \RAM|ram~240feeder_combout\ $end
$var wire 1 _$ \RAM|ram~576_combout\ $end
$var wire 1 `$ \RAM|ram~577_combout\ $end
$var wire 1 a$ \RAM|ram~240_q\ $end
$var wire 1 b$ \RAM|ram~600_combout\ $end
$var wire 1 c$ \RAM|ram~601_combout\ $end
$var wire 1 d$ \RAM|ram~216_q\ $end
$var wire 1 e$ \RAM|ram~608_combout\ $end
$var wire 1 f$ \RAM|ram~609_combout\ $end
$var wire 1 g$ \RAM|ram~248_q\ $end
$var wire 1 h$ \RAM|ram~688_combout\ $end
$var wire 1 i$ \RAM|ram~560_combout\ $end
$var wire 1 j$ \RAM|ram~561_combout\ $end
$var wire 1 k$ \RAM|ram~176_q\ $end
$var wire 1 l$ \RAM|ram~552_combout\ $end
$var wire 1 m$ \RAM|ram~553_combout\ $end
$var wire 1 n$ \RAM|ram~144_q\ $end
$var wire 1 o$ \RAM|ram~152feeder_combout\ $end
$var wire 1 p$ \RAM|ram~584_combout\ $end
$var wire 1 q$ \RAM|ram~585_combout\ $end
$var wire 1 r$ \RAM|ram~152_q\ $end
$var wire 1 s$ \RAM|ram~184feeder_combout\ $end
$var wire 1 t$ \RAM|ram~592_combout\ $end
$var wire 1 u$ \RAM|ram~593_combout\ $end
$var wire 1 v$ \RAM|ram~184_q\ $end
$var wire 1 w$ \RAM|ram~686_combout\ $end
$var wire 1 x$ \RAM|ram~664_combout\ $end
$var wire 1 y$ \RAM|ram~665_combout\ $end
$var wire 1 z$ \RAM|ram~232_q\ $end
$var wire 1 {$ \RAM|ram~672_combout\ $end
$var wire 1 |$ \RAM|ram~673_combout\ $end
$var wire 1 }$ \RAM|ram~264_q\ $end
$var wire 1 ~$ \RAM|ram~632_combout\ $end
$var wire 1 !% \RAM|ram~633_combout\ $end
$var wire 1 "% \RAM|ram~224_q\ $end
$var wire 1 #% \RAM|ram~640_combout\ $end
$var wire 1 $% \RAM|ram~641_combout\ $end
$var wire 1 %% \RAM|ram~256_q\ $end
$var wire 1 &% \RAM|ram~689_combout\ $end
$var wire 1 '% \RAM|ram~668_combout\ $end
$var wire 1 (% \RAM|ram~669_combout\ $end
$var wire 1 )% \RAM|ram~200_q\ $end
$var wire 1 *% \RAM|ram~616_combout\ $end
$var wire 1 +% \RAM|ram~617_combout\ $end
$var wire 1 ,% \RAM|ram~160_q\ $end
$var wire 1 -% \RAM|ram~660_combout\ $end
$var wire 1 .% \RAM|ram~661_combout\ $end
$var wire 1 /% \RAM|ram~168_q\ $end
$var wire 1 0% \RAM|ram~624_combout\ $end
$var wire 1 1% \RAM|ram~625_combout\ $end
$var wire 1 2% \RAM|ram~192_q\ $end
$var wire 1 3% \RAM|ram~687_combout\ $end
$var wire 1 4% \RAM|ram~690_combout\ $end
$var wire 1 5% \RAM|ram~696_combout\ $end
$var wire 1 6% \CPU|MUX|saida_MUX[1]~0_combout\ $end
$var wire 1 7% \CPU|ULA|Add0~6\ $end
$var wire 1 8% \CPU|ULA|Add0~9_sumout\ $end
$var wire 1 9% \CPU|ULA|Add1~22\ $end
$var wire 1 :% \CPU|ULA|Add1~25_sumout\ $end
$var wire 1 ;% \CPU|ULA|saida[2]~2_combout\ $end
$var wire 1 <% \RAM|ram~433_q\ $end
$var wire 1 =% \RAM|ram~193_q\ $end
$var wire 1 >% \RAM|ram~177_q\ $end
$var wire 1 ?% \RAM|ram~449_q\ $end
$var wire 1 @% \RAM|ram~703_combout\ $end
$var wire 1 A% \RAM|ram~513_q\ $end
$var wire 1 B% \RAM|ram~497_q\ $end
$var wire 1 C% \RAM|ram~241_q\ $end
$var wire 1 D% \RAM|ram~257_q\ $end
$var wire 1 E% \RAM|ram~705_combout\ $end
$var wire 1 F% \RAM|ram~369_q\ $end
$var wire 1 G% \RAM|ram~385_q\ $end
$var wire 1 H% \RAM|ram~129_q\ $end
$var wire 1 I% \RAM|ram~113_q\ $end
$var wire 1 J% \RAM|ram~704_combout\ $end
$var wire 1 K% \RAM|ram~305_q\ $end
$var wire 1 L% \RAM|ram~65_q\ $end
$var wire 1 M% \RAM|ram~49feeder_combout\ $end
$var wire 1 N% \RAM|ram~49_q\ $end
$var wire 1 O% \RAM|ram~321_q\ $end
$var wire 1 P% \RAM|ram~702_combout\ $end
$var wire 1 Q% \RAM|ram~706_combout\ $end
$var wire 1 R% \RAM|ram~329_q\ $end
$var wire 1 S% \RAM|ram~313_q\ $end
$var wire 1 T% \RAM|ram~73_q\ $end
$var wire 1 U% \RAM|ram~57_q\ $end
$var wire 1 V% \RAM|ram~712_combout\ $end
$var wire 1 W% \RAM|ram~249_q\ $end
$var wire 1 X% \RAM|ram~265_q\ $end
$var wire 1 Y% \RAM|ram~505_q\ $end
$var wire 1 Z% \RAM|ram~521_q\ $end
$var wire 1 [% \RAM|ram~715_combout\ $end
$var wire 1 \% \RAM|ram~137_q\ $end
$var wire 1 ]% \RAM|ram~377_q\ $end
$var wire 1 ^% \RAM|ram~393_q\ $end
$var wire 1 _% \RAM|ram~121_q\ $end
$var wire 1 `% \RAM|ram~713_combout\ $end
$var wire 1 a% \RAM|ram~441_q\ $end
$var wire 1 b% \RAM|ram~185_q\ $end
$var wire 1 c% \RAM|ram~201_q\ $end
$var wire 1 d% \RAM|ram~457_q\ $end
$var wire 1 e% \RAM|ram~714_combout\ $end
$var wire 1 f% \RAM|ram~716_combout\ $end
$var wire 1 g% \RAM|ram~169_q\ $end
$var wire 1 h% \RAM|ram~297_q\ $end
$var wire 1 i% \RAM|ram~41_q\ $end
$var wire 1 j% \RAM|ram~425_q\ $end
$var wire 1 k% \RAM|ram~708_combout\ $end
$var wire 1 l% \RAM|ram~153_q\ $end
$var wire 1 m% \RAM|ram~281feeder_combout\ $end
$var wire 1 n% \RAM|ram~281_q\ $end
$var wire 1 o% \RAM|ram~25_q\ $end
$var wire 1 p% \RAM|ram~409_q\ $end
$var wire 1 q% \RAM|ram~707_combout\ $end
$var wire 1 r% \RAM|ram~89_q\ $end
$var wire 1 s% \RAM|ram~473_q\ $end
$var wire 1 t% \RAM|ram~217_q\ $end
$var wire 1 u% \RAM|ram~345_q\ $end
$var wire 1 v% \RAM|ram~709_combout\ $end
$var wire 1 w% \RAM|ram~105_q\ $end
$var wire 1 x% \RAM|ram~233_q\ $end
$var wire 1 y% \RAM|ram~361_q\ $end
$var wire 1 z% \RAM|ram~489_q\ $end
$var wire 1 {% \RAM|ram~710_combout\ $end
$var wire 1 |% \RAM|ram~711_combout\ $end
$var wire 1 }% \RAM|ram~209_q\ $end
$var wire 1 ~% \RAM|ram~225_q\ $end
$var wire 1 !& \RAM|ram~465_q\ $end
$var wire 1 "& \RAM|ram~481_q\ $end
$var wire 1 #& \RAM|ram~700_combout\ $end
$var wire 1 $& \RAM|ram~417_q\ $end
$var wire 1 %& \RAM|ram~401_q\ $end
$var wire 1 && \RAM|ram~145_q\ $end
$var wire 1 '& \RAM|ram~161_q\ $end
$var wire 1 (& \RAM|ram~698_combout\ $end
$var wire 1 )& \RAM|ram~353_q\ $end
$var wire 1 *& \RAM|ram~337_q\ $end
$var wire 1 +& \RAM|ram~81feeder_combout\ $end
$var wire 1 ,& \RAM|ram~81_q\ $end
$var wire 1 -& \RAM|ram~97feeder_combout\ $end
$var wire 1 .& \RAM|ram~97_q\ $end
$var wire 1 /& \RAM|ram~699_combout\ $end
$var wire 1 0& \RAM|ram~33_q\ $end
$var wire 1 1& \RAM|ram~273_q\ $end
$var wire 1 2& \RAM|ram~17_q\ $end
$var wire 1 3& \RAM|ram~289_q\ $end
$var wire 1 4& \RAM|ram~697_combout\ $end
$var wire 1 5& \RAM|ram~701_combout\ $end
$var wire 1 6& \RAM|ram~717_combout\ $end
$var wire 1 7& \CPU|MUX|saida_MUX[2]~1_combout\ $end
$var wire 1 8& \CPU|ULA|Add0~10\ $end
$var wire 1 9& \CPU|ULA|Add0~13_sumout\ $end
$var wire 1 :& \CPU|ULA|Add1~26\ $end
$var wire 1 ;& \CPU|ULA|Add1~29_sumout\ $end
$var wire 1 <& \CPU|ULA|saida[3]~3_combout\ $end
$var wire 1 =& \RAM|ram~202_q\ $end
$var wire 1 >& \RAM|ram~42_q\ $end
$var wire 1 ?& \RAM|ram~74feeder_combout\ $end
$var wire 1 @& \RAM|ram~74_q\ $end
$var wire 1 A& \RAM|ram~170_q\ $end
$var wire 1 B& \RAM|ram~729_combout\ $end
$var wire 1 C& \RAM|ram~66feeder_combout\ $end
$var wire 1 D& \RAM|ram~66_q\ $end
$var wire 1 E& \RAM|ram~34feeder_combout\ $end
$var wire 1 F& \RAM|ram~34_q\ $end
$var wire 1 G& \RAM|ram~162_q\ $end
$var wire 1 H& \RAM|ram~194_q\ $end
$var wire 1 I& \RAM|ram~728_combout\ $end
$var wire 1 J& \RAM|ram~106_q\ $end
$var wire 1 K& \RAM|ram~138_q\ $end
$var wire 1 L& \RAM|ram~234_q\ $end
$var wire 1 M& \RAM|ram~266_q\ $end
$var wire 1 N& \RAM|ram~731_combout\ $end
$var wire 1 O& \RAM|ram~130_q\ $end
$var wire 1 P& \RAM|ram~98_q\ $end
$var wire 1 Q& \RAM|ram~258feeder_combout\ $end
$var wire 1 R& \RAM|ram~258_q\ $end
$var wire 1 S& \RAM|ram~226_q\ $end
$var wire 1 T& \RAM|ram~730_combout\ $end
$var wire 1 U& \RAM|ram~732_combout\ $end
$var wire 1 V& \RAM|ram~402_q\ $end
$var wire 1 W& \RAM|ram~282_q\ $end
$var wire 1 X& \RAM|ram~410_q\ $end
$var wire 1 Y& \RAM|ram~274_q\ $end
$var wire 1 Z& \RAM|ram~723_combout\ $end
$var wire 1 [& \RAM|ram~434feeder_combout\ $end
$var wire 1 \& \RAM|ram~434_q\ $end
$var wire 1 ]& \RAM|ram~314_q\ $end
$var wire 1 ^& \RAM|ram~442_q\ $end
$var wire 1 _& \RAM|ram~306_q\ $end
$var wire 1 `& \RAM|ram~724_combout\ $end
$var wire 1 a& \RAM|ram~506_q\ $end
$var wire 1 b& \RAM|ram~498_q\ $end
$var wire 1 c& \RAM|ram~370_q\ $end
$var wire 1 d& \RAM|ram~378_q\ $end
$var wire 1 e& \RAM|ram~726_combout\ $end
$var wire 1 f& \RAM|ram~346_q\ $end
$var wire 1 g& \RAM|ram~466_q\ $end
$var wire 1 h& \RAM|ram~338_q\ $end
$var wire 1 i& \RAM|ram~474_q\ $end
$var wire 1 j& \RAM|ram~725_combout\ $end
$var wire 1 k& \RAM|ram~727_combout\ $end
$var wire 1 l& \RAM|ram~18feeder_combout\ $end
$var wire 1 m& \RAM|ram~18_q\ $end
$var wire 1 n& \RAM|ram~82_q\ $end
$var wire 1 o& \RAM|ram~146_q\ $end
$var wire 1 p& \RAM|ram~210_q\ $end
$var wire 1 q& \RAM|ram~718_combout\ $end
$var wire 1 r& \RAM|ram~122_q\ $end
$var wire 1 s& \RAM|ram~58_q\ $end
$var wire 1 t& \RAM|ram~186_q\ $end
$var wire 1 u& \RAM|ram~250_q\ $end
$var wire 1 v& \RAM|ram~721_combout\ $end
$var wire 1 w& \RAM|ram~178_q\ $end
$var wire 1 x& \RAM|ram~242_q\ $end
$var wire 1 y& \RAM|ram~114_q\ $end
$var wire 1 z& \RAM|ram~50_q\ $end
$var wire 1 {& \RAM|ram~720_combout\ $end
$var wire 1 |& \RAM|ram~154_q\ $end
$var wire 1 }& \RAM|ram~26_q\ $end
$var wire 1 ~& \RAM|ram~90_q\ $end
$var wire 1 !' \RAM|ram~218_q\ $end
$var wire 1 "' \RAM|ram~719_combout\ $end
$var wire 1 #' \RAM|ram~722_combout\ $end
$var wire 1 $' \RAM|ram~426_q\ $end
$var wire 1 %' \RAM|ram~490_q\ $end
$var wire 1 &' \RAM|ram~298_q\ $end
$var wire 1 '' \RAM|ram~362_q\ $end
$var wire 1 (' \RAM|ram~734_combout\ $end
$var wire 1 )' \RAM|ram~386_q\ $end
$var wire 1 *' \RAM|ram~514_q\ $end
$var wire 1 +' \RAM|ram~450feeder_combout\ $end
$var wire 1 ,' \RAM|ram~450_q\ $end
$var wire 1 -' \RAM|ram~322feeder_combout\ $end
$var wire 1 .' \RAM|ram~322_q\ $end
$var wire 1 /' \RAM|ram~735_combout\ $end
$var wire 1 0' \RAM|ram~330_q\ $end
$var wire 1 1' \RAM|ram~522_q\ $end
$var wire 1 2' \RAM|ram~458_q\ $end
$var wire 1 3' \RAM|ram~394_q\ $end
$var wire 1 4' \RAM|ram~736_combout\ $end
$var wire 1 5' \RAM|ram~418_q\ $end
$var wire 1 6' \RAM|ram~290feeder_combout\ $end
$var wire 1 7' \RAM|ram~290_q\ $end
$var wire 1 8' \RAM|ram~354_q\ $end
$var wire 1 9' \RAM|ram~482_q\ $end
$var wire 1 :' \RAM|ram~733_combout\ $end
$var wire 1 ;' \RAM|ram~737_combout\ $end
$var wire 1 <' \RAM|ram~738_combout\ $end
$var wire 1 =' \CPU|MUX|saida_MUX[3]~2_combout\ $end
$var wire 1 >' \CPU|ULA|Add0~14\ $end
$var wire 1 ?' \CPU|ULA|Add0~17_sumout\ $end
$var wire 1 @' \CPU|ULA|saida[4]~4_combout\ $end
$var wire 1 A' \RAM|ram~27_q\ $end
$var wire 1 B' \RAM|ram~43feeder_combout\ $end
$var wire 1 C' \RAM|ram~43_q\ $end
$var wire 1 D' \RAM|ram~35feeder_combout\ $end
$var wire 1 E' \RAM|ram~35_q\ $end
$var wire 1 F' \RAM|ram~19feeder_combout\ $end
$var wire 1 G' \RAM|ram~19_q\ $end
$var wire 1 H' \RAM|ram~739_combout\ $end
$var wire 1 I' \RAM|ram~123_q\ $end
$var wire 1 J' \RAM|ram~131_q\ $end
$var wire 1 K' \RAM|ram~115_q\ $end
$var wire 1 L' \RAM|ram~139_q\ $end
$var wire 1 M' \RAM|ram~742_combout\ $end
$var wire 1 N' \RAM|ram~91_q\ $end
$var wire 1 O' \RAM|ram~83_q\ $end
$var wire 1 P' \RAM|ram~99_q\ $end
$var wire 1 Q' \RAM|ram~107_q\ $end
$var wire 1 R' \RAM|ram~741_combout\ $end
$var wire 1 S' \RAM|ram~59_q\ $end
$var wire 1 T' \RAM|ram~51feeder_combout\ $end
$var wire 1 U' \RAM|ram~51_q\ $end
$var wire 1 V' \RAM|ram~75_q\ $end
$var wire 1 W' \RAM|ram~67feeder_combout\ $end
$var wire 1 X' \RAM|ram~67_q\ $end
$var wire 1 Y' \RAM|ram~740_combout\ $end
$var wire 1 Z' \RAM|ram~743_combout\ $end
$var wire 1 [' \RAM|ram~459_q\ $end
$var wire 1 \' \RAM|ram~443_q\ $end
$var wire 1 ]' \RAM|ram~435_q\ $end
$var wire 1 ^' \RAM|ram~451_q\ $end
$var wire 1 _' \RAM|ram~755_combout\ $end
$var wire 1 `' \RAM|ram~475_q\ $end
$var wire 1 a' \RAM|ram~483_q\ $end
$var wire 1 b' \RAM|ram~467_q\ $end
$var wire 1 c' \RAM|ram~491_q\ $end
$var wire 1 d' \RAM|ram~756_combout\ $end
$var wire 1 e' \RAM|ram~515_q\ $end
$var wire 1 f' \RAM|ram~499_q\ $end
$var wire 1 g' \RAM|ram~507_q\ $end
$var wire 1 h' \RAM|ram~523_q\ $end
$var wire 1 i' \RAM|ram~757_combout\ $end
$var wire 1 j' \RAM|ram~419_q\ $end
$var wire 1 k' \RAM|ram~403_q\ $end
$var wire 1 l' \RAM|ram~411_q\ $end
$var wire 1 m' \RAM|ram~427_q\ $end
$var wire 1 n' \RAM|ram~754_combout\ $end
$var wire 1 o' \RAM|ram~758_combout\ $end
$var wire 1 p' \RAM|ram~171_q\ $end
$var wire 1 q' \RAM|ram~227_q\ $end
$var wire 1 r' \RAM|ram~163_q\ $end
$var wire 1 s' \RAM|ram~235_q\ $end
$var wire 1 t' \RAM|ram~750_combout\ $end
$var wire 1 u' \RAM|ram~187feeder_combout\ $end
$var wire 1 v' \RAM|ram~187_q\ $end
$var wire 1 w' \RAM|ram~243_q\ $end
$var wire 1 x' \RAM|ram~251_q\ $end
$var wire 1 y' \RAM|ram~179_q\ $end
$var wire 1 z' \RAM|ram~751_combout\ $end
$var wire 1 {' \RAM|ram~211_q\ $end
$var wire 1 |' \RAM|ram~155feeder_combout\ $end
$var wire 1 }' \RAM|ram~155_q\ $end
$var wire 1 ~' \RAM|ram~219feeder_combout\ $end
$var wire 1 !( \RAM|ram~219_q\ $end
$var wire 1 "( \RAM|ram~147_q\ $end
$var wire 1 #( \RAM|ram~749_combout\ $end
$var wire 1 $( \RAM|ram~259_q\ $end
$var wire 1 %( \RAM|ram~195_q\ $end
$var wire 1 &( \RAM|ram~203_q\ $end
$var wire 1 '( \RAM|ram~267_q\ $end
$var wire 1 (( \RAM|ram~752_combout\ $end
$var wire 1 )( \RAM|ram~753_combout\ $end
$var wire 1 *( \RAM|ram~355_q\ $end
$var wire 1 +( \RAM|ram~387_q\ $end
$var wire 1 ,( \RAM|ram~363_q\ $end
$var wire 1 -( \RAM|ram~395_q\ $end
$var wire 1 .( \RAM|ram~747_combout\ $end
$var wire 1 /( \RAM|ram~323_q\ $end
$var wire 1 0( \RAM|ram~299_q\ $end
$var wire 1 1( \RAM|ram~291feeder_combout\ $end
$var wire 1 2( \RAM|ram~291_q\ $end
$var wire 1 3( \RAM|ram~331_q\ $end
$var wire 1 4( \RAM|ram~745_combout\ $end
$var wire 1 5( \RAM|ram~339_q\ $end
$var wire 1 6( \RAM|ram~371feeder_combout\ $end
$var wire 1 7( \RAM|ram~371_q\ $end
$var wire 1 8( \RAM|ram~347_q\ $end
$var wire 1 9( \RAM|ram~379_q\ $end
$var wire 1 :( \RAM|ram~746_combout\ $end
$var wire 1 ;( \RAM|ram~283feeder_combout\ $end
$var wire 1 <( \RAM|ram~283_q\ $end
$var wire 1 =( \RAM|ram~275_q\ $end
$var wire 1 >( \RAM|ram~307_q\ $end
$var wire 1 ?( \RAM|ram~315_q\ $end
$var wire 1 @( \RAM|ram~744_combout\ $end
$var wire 1 A( \RAM|ram~748_combout\ $end
$var wire 1 B( \RAM|ram~759_combout\ $end
$var wire 1 C( \CPU|MUX|saida_MUX[4]~3_combout\ $end
$var wire 1 D( \CPU|ULA|Add1~30\ $end
$var wire 1 E( \CPU|ULA|Add1~1_sumout\ $end
$var wire 1 F( \CPU|FREG|DOUT~1_combout\ $end
$var wire 1 G( \ROM|memROM~24_combout\ $end
$var wire 1 H( \SW[6]~input_o\ $end
$var wire 1 I( \SW[5]~input_o\ $end
$var wire 1 J( \CPU|ULA|Add0~18\ $end
$var wire 1 K( \CPU|ULA|Add0~21_sumout\ $end
$var wire 1 L( \CPU|ULA|Add1~2\ $end
$var wire 1 M( \CPU|ULA|Add1~5_sumout\ $end
$var wire 1 N( \CPU|ULA|saida[5]~5_combout\ $end
$var wire 1 O( \RAM|ram~44_q\ $end
$var wire 1 P( \RAM|ram~28_q\ $end
$var wire 1 Q( \RAM|ram~60feeder_combout\ $end
$var wire 1 R( \RAM|ram~60_q\ $end
$var wire 1 S( \RAM|ram~76_q\ $end
$var wire 1 T( \RAM|ram~770_combout\ $end
$var wire 1 U( \RAM|ram~140_q\ $end
$var wire 1 V( \RAM|ram~92_q\ $end
$var wire 1 W( \RAM|ram~124_q\ $end
$var wire 1 X( \RAM|ram~108_q\ $end
$var wire 1 Y( \RAM|ram~772_combout\ $end
$var wire 1 Z( \RAM|ram~156_q\ $end
$var wire 1 [( \RAM|ram~172_q\ $end
$var wire 1 \( \RAM|ram~188_q\ $end
$var wire 1 ]( \RAM|ram~204_q\ $end
$var wire 1 ^( \RAM|ram~771_combout\ $end
$var wire 1 _( \RAM|ram~236_q\ $end
$var wire 1 `( \RAM|ram~268_q\ $end
$var wire 1 a( \RAM|ram~220_q\ $end
$var wire 1 b( \RAM|ram~252feeder_combout\ $end
$var wire 1 c( \RAM|ram~252_q\ $end
$var wire 1 d( \RAM|ram~773_combout\ $end
$var wire 1 e( \RAM|ram~774_combout\ $end
$var wire 1 f( \RAM|ram~484_q\ $end
$var wire 1 g( \RAM|ram~356_q\ $end
$var wire 1 h( \RAM|ram~388_q\ $end
$var wire 1 i( \RAM|ram~516_q\ $end
$var wire 1 j( \RAM|ram~768_combout\ $end
$var wire 1 k( \RAM|ram~292_q\ $end
$var wire 1 l( \RAM|ram~420feeder_combout\ $end
$var wire 1 m( \RAM|ram~420_q\ $end
$var wire 1 n( \RAM|ram~324_q\ $end
$var wire 1 o( \RAM|ram~452_q\ $end
$var wire 1 p( \RAM|ram~766_combout\ $end
$var wire 1 q( \RAM|ram~340_q\ $end
$var wire 1 r( \RAM|ram~372_q\ $end
$var wire 1 s( \RAM|ram~468_q\ $end
$var wire 1 t( \RAM|ram~500_q\ $end
$var wire 1 u( \RAM|ram~767_combout\ $end
$var wire 1 v( \RAM|ram~276_q\ $end
$var wire 1 w( \RAM|ram~404_q\ $end
$var wire 1 x( \RAM|ram~308_q\ $end
$var wire 1 y( \RAM|ram~436_q\ $end
$var wire 1 z( \RAM|ram~765_combout\ $end
$var wire 1 {( \RAM|ram~769_combout\ $end
$var wire 1 |( \RAM|ram~460_q\ $end
$var wire 1 }( \RAM|ram~428_q\ $end
$var wire 1 ~( \RAM|ram~492_q\ $end
$var wire 1 !) \RAM|ram~524_q\ $end
$var wire 1 ") \RAM|ram~778_combout\ $end
$var wire 1 #) \RAM|ram~412_q\ $end
$var wire 1 $) \RAM|ram~444_q\ $end
$var wire 1 %) \RAM|ram~476_q\ $end
$var wire 1 &) \RAM|ram~508_q\ $end
$var wire 1 ') \RAM|ram~777_combout\ $end
$var wire 1 () \RAM|ram~300_q\ $end
$var wire 1 )) \RAM|ram~332_q\ $end
$var wire 1 *) \RAM|ram~396_q\ $end
$var wire 1 +) \RAM|ram~364_q\ $end
$var wire 1 ,) \RAM|ram~776_combout\ $end
$var wire 1 -) \RAM|ram~284_q\ $end
$var wire 1 .) \RAM|ram~348_q\ $end
$var wire 1 /) \RAM|ram~316feeder_combout\ $end
$var wire 1 0) \RAM|ram~316_q\ $end
$var wire 1 1) \RAM|ram~380_q\ $end
$var wire 1 2) \RAM|ram~775_combout\ $end
$var wire 1 3) \RAM|ram~779_combout\ $end
$var wire 1 4) \RAM|ram~212_q\ $end
$var wire 1 5) \RAM|ram~260_q\ $end
$var wire 1 6) \RAM|ram~228_q\ $end
$var wire 1 7) \RAM|ram~244_q\ $end
$var wire 1 8) \RAM|ram~763_combout\ $end
$var wire 1 9) \RAM|ram~164feeder_combout\ $end
$var wire 1 :) \RAM|ram~164_q\ $end
$var wire 1 ;) \RAM|ram~180_q\ $end
$var wire 1 <) \RAM|ram~148_q\ $end
$var wire 1 =) \RAM|ram~196_q\ $end
$var wire 1 >) \RAM|ram~761_combout\ $end
$var wire 1 ?) \RAM|ram~84_q\ $end
$var wire 1 @) \RAM|ram~132_q\ $end
$var wire 1 A) \RAM|ram~116_q\ $end
$var wire 1 B) \RAM|ram~100_q\ $end
$var wire 1 C) \RAM|ram~762_combout\ $end
$var wire 1 D) \RAM|ram~52feeder_combout\ $end
$var wire 1 E) \RAM|ram~52_q\ $end
$var wire 1 F) \RAM|ram~36_q\ $end
$var wire 1 G) \RAM|ram~68_q\ $end
$var wire 1 H) \RAM|ram~20_q\ $end
$var wire 1 I) \RAM|ram~760_combout\ $end
$var wire 1 J) \RAM|ram~764_combout\ $end
$var wire 1 K) \RAM|ram~780_combout\ $end
$var wire 1 L) \CPU|MUX|saida_MUX[5]~4_combout\ $end
$var wire 1 M) \CPU|ULA|Add0~22\ $end
$var wire 1 N) \CPU|ULA|Add0~25_sumout\ $end
$var wire 1 O) \CPU|ULA|saida[6]~6_combout\ $end
$var wire 1 P) \RAM|ram~405_q\ $end
$var wire 1 Q) \RAM|ram~469feeder_combout\ $end
$var wire 1 R) \RAM|ram~469_q\ $end
$var wire 1 S) \RAM|ram~485_q\ $end
$var wire 1 T) \RAM|ram~421_q\ $end
$var wire 1 U) \RAM|ram~788_combout\ $end
$var wire 1 V) \RAM|ram~341feeder_combout\ $end
$var wire 1 W) \RAM|ram~341_q\ $end
$var wire 1 X) \RAM|ram~293_q\ $end
$var wire 1 Y) \RAM|ram~277_q\ $end
$var wire 1 Z) \RAM|ram~357_q\ $end
$var wire 1 [) \RAM|ram~786_combout\ $end
$var wire 1 \) \RAM|ram~493_q\ $end
$var wire 1 ]) \RAM|ram~413_q\ $end
$var wire 1 ^) \RAM|ram~429_q\ $end
$var wire 1 _) \RAM|ram~477_q\ $end
$var wire 1 `) \RAM|ram~789_combout\ $end
$var wire 1 a) \RAM|ram~301_q\ $end
$var wire 1 b) \RAM|ram~349_q\ $end
$var wire 1 c) \RAM|ram~285feeder_combout\ $end
$var wire 1 d) \RAM|ram~285_q\ $end
$var wire 1 e) \RAM|ram~365_q\ $end
$var wire 1 f) \RAM|ram~787_combout\ $end
$var wire 1 g) \RAM|ram~790_combout\ $end
$var wire 1 h) \RAM|ram~453_q\ $end
$var wire 1 i) \RAM|ram~445_q\ $end
$var wire 1 j) \RAM|ram~437_q\ $end
$var wire 1 k) \RAM|ram~461_q\ $end
$var wire 1 l) \RAM|ram~797_combout\ $end
$var wire 1 m) \RAM|ram~309_q\ $end
$var wire 1 n) \RAM|ram~317_q\ $end
$var wire 1 o) \RAM|ram~325_q\ $end
$var wire 1 p) \RAM|ram~333_q\ $end
$var wire 1 q) \RAM|ram~796_combout\ $end
$var wire 1 r) \RAM|ram~517_q\ $end
$var wire 1 s) \RAM|ram~509_q\ $end
$var wire 1 t) \RAM|ram~501_q\ $end
$var wire 1 u) \RAM|ram~525_q\ $end
$var wire 1 v) \RAM|ram~799_combout\ $end
$var wire 1 w) \RAM|ram~389_q\ $end
$var wire 1 x) \RAM|ram~397_q\ $end
$var wire 1 y) \RAM|ram~381_q\ $end
$var wire 1 z) \RAM|ram~373feeder_combout\ $end
$var wire 1 {) \RAM|ram~373_q\ $end
$var wire 1 |) \RAM|ram~798_combout\ $end
$var wire 1 }) \RAM|ram~800_combout\ $end
$var wire 1 ~) \RAM|ram~69feeder_combout\ $end
$var wire 1 !* \RAM|ram~69_q\ $end
$var wire 1 "* \RAM|ram~181_q\ $end
$var wire 1 #* \RAM|ram~197_q\ $end
$var wire 1 $* \RAM|ram~53_q\ $end
$var wire 1 %* \RAM|ram~791_combout\ $end
$var wire 1 &* \RAM|ram~141_q\ $end
$var wire 1 '* \RAM|ram~125_q\ $end
$var wire 1 (* \RAM|ram~253_q\ $end
$var wire 1 )* \RAM|ram~269_q\ $end
$var wire 1 ** \RAM|ram~794_combout\ $end
$var wire 1 +* \RAM|ram~133_q\ $end
$var wire 1 ,* \RAM|ram~117feeder_combout\ $end
$var wire 1 -* \RAM|ram~117_q\ $end
$var wire 1 .* \RAM|ram~245feeder_combout\ $end
$var wire 1 /* \RAM|ram~245_q\ $end
$var wire 1 0* \RAM|ram~261_q\ $end
$var wire 1 1* \RAM|ram~793_combout\ $end
$var wire 1 2* \RAM|ram~61feeder_combout\ $end
$var wire 1 3* \RAM|ram~61_q\ $end
$var wire 1 4* \RAM|ram~189_q\ $end
$var wire 1 5* \RAM|ram~77_q\ $end
$var wire 1 6* \RAM|ram~205_q\ $end
$var wire 1 7* \RAM|ram~792_combout\ $end
$var wire 1 8* \RAM|ram~795_combout\ $end
$var wire 1 9* \RAM|ram~229_q\ $end
$var wire 1 :* \RAM|ram~213_q\ $end
$var wire 1 ;* \RAM|ram~221_q\ $end
$var wire 1 <* \RAM|ram~237_q\ $end
$var wire 1 =* \RAM|ram~784_combout\ $end
$var wire 1 >* \RAM|ram~165_q\ $end
$var wire 1 ?* \RAM|ram~149_q\ $end
$var wire 1 @* \RAM|ram~157feeder_combout\ $end
$var wire 1 A* \RAM|ram~157_q\ $end
$var wire 1 B* \RAM|ram~173_q\ $end
$var wire 1 C* \RAM|ram~782_combout\ $end
$var wire 1 D* \RAM|ram~29_q\ $end
$var wire 1 E* \RAM|ram~21_q\ $end
$var wire 1 F* \RAM|ram~37_q\ $end
$var wire 1 G* \RAM|ram~45_q\ $end
$var wire 1 H* \RAM|ram~781_combout\ $end
$var wire 1 I* \RAM|ram~93_q\ $end
$var wire 1 J* \RAM|ram~85feeder_combout\ $end
$var wire 1 K* \RAM|ram~85_q\ $end
$var wire 1 L* \RAM|ram~101feeder_combout\ $end
$var wire 1 M* \RAM|ram~101_q\ $end
$var wire 1 N* \RAM|ram~109_q\ $end
$var wire 1 O* \RAM|ram~783_combout\ $end
$var wire 1 P* \RAM|ram~785_combout\ $end
$var wire 1 Q* \RAM|ram~801_combout\ $end
$var wire 1 R* \CPU|MUX|saida_MUX[6]~5_combout\ $end
$var wire 1 S* \CPU|ULA|Add1~6\ $end
$var wire 1 T* \CPU|ULA|Add1~9_sumout\ $end
$var wire 1 U* \SW[7]~input_o\ $end
$var wire 1 V* \CPU|ULA|Add0~26\ $end
$var wire 1 W* \CPU|ULA|Add0~29_sumout\ $end
$var wire 1 X* \CPU|ULA|saida[7]~7_combout\ $end
$var wire 1 Y* \RAM|ram~110_q\ $end
$var wire 1 Z* \RAM|ram~46_q\ $end
$var wire 1 [* \RAM|ram~142_q\ $end
$var wire 1 \* \RAM|ram~78feeder_combout\ $end
$var wire 1 ]* \RAM|ram~78_q\ $end
$var wire 1 ^* \RAM|ram~808_combout\ $end
$var wire 1 _* \RAM|ram~134_q\ $end
$var wire 1 `* \RAM|ram~102_q\ $end
$var wire 1 a* \RAM|ram~70_q\ $end
$var wire 1 b* \RAM|ram~38_q\ $end
$var wire 1 c* \RAM|ram~807_combout\ $end
$var wire 1 d* \RAM|ram~230_q\ $end
$var wire 1 e* \RAM|ram~198_q\ $end
$var wire 1 f* \RAM|ram~166feeder_combout\ $end
$var wire 1 g* \RAM|ram~166_q\ $end
$var wire 1 h* \RAM|ram~262_q\ $end
$var wire 1 i* \RAM|ram~809_combout\ $end
$var wire 1 j* \RAM|ram~206feeder_combout\ $end
$var wire 1 k* \RAM|ram~206_q\ $end
$var wire 1 l* \RAM|ram~174_q\ $end
$var wire 1 m* \RAM|ram~270_q\ $end
$var wire 1 n* \RAM|ram~238_q\ $end
$var wire 1 o* \RAM|ram~810_combout\ $end
$var wire 1 p* \RAM|ram~811_combout\ $end
$var wire 1 q* \RAM|ram~62_q\ $end
$var wire 1 r* \RAM|ram~190_q\ $end
$var wire 1 s* \RAM|ram~182_q\ $end
$var wire 1 t* \RAM|ram~54_q\ $end
$var wire 1 u* \RAM|ram~803_combout\ $end
$var wire 1 v* \RAM|ram~94_q\ $end
$var wire 1 w* \RAM|ram~214_q\ $end
$var wire 1 x* \RAM|ram~86_q\ $end
$var wire 1 y* \RAM|ram~222_q\ $end
$var wire 1 z* \RAM|ram~804_combout\ $end
$var wire 1 {* \RAM|ram~30_q\ $end
$var wire 1 |* \RAM|ram~158feeder_combout\ $end
$var wire 1 }* \RAM|ram~158_q\ $end
$var wire 1 ~* \RAM|ram~150_q\ $end
$var wire 1 !+ \RAM|ram~22_q\ $end
$var wire 1 "+ \RAM|ram~802_combout\ $end
$var wire 1 #+ \RAM|ram~246_q\ $end
$var wire 1 $+ \RAM|ram~126_q\ $end
$var wire 1 %+ \RAM|ram~118_q\ $end
$var wire 1 &+ \RAM|ram~254_q\ $end
$var wire 1 '+ \RAM|ram~805_combout\ $end
$var wire 1 (+ \RAM|ram~806_combout\ $end
$var wire 1 )+ \RAM|ram~374_q\ $end
$var wire 1 *+ \RAM|ram~502_q\ $end
$var wire 1 ++ \RAM|ram~382_q\ $end
$var wire 1 ,+ \RAM|ram~510_q\ $end
$var wire 1 -+ \RAM|ram~815_combout\ $end
$var wire 1 .+ \RAM|ram~310_q\ $end
$var wire 1 /+ \RAM|ram~446_q\ $end
$var wire 1 0+ \RAM|ram~438_q\ $end
$var wire 1 1+ \RAM|ram~318_q\ $end
$var wire 1 2+ \RAM|ram~813_combout\ $end
$var wire 1 3+ \RAM|ram~286_q\ $end
$var wire 1 4+ \RAM|ram~278_q\ $end
$var wire 1 5+ \RAM|ram~406_q\ $end
$var wire 1 6+ \RAM|ram~414_q\ $end
$var wire 1 7+ \RAM|ram~812_combout\ $end
$var wire 1 8+ \RAM|ram~478_q\ $end
$var wire 1 9+ \RAM|ram~342_q\ $end
$var wire 1 :+ \RAM|ram~470feeder_combout\ $end
$var wire 1 ;+ \RAM|ram~470_q\ $end
$var wire 1 <+ \RAM|ram~350_q\ $end
$var wire 1 =+ \RAM|ram~814_combout\ $end
$var wire 1 >+ \RAM|ram~816_combout\ $end
$var wire 1 ?+ \RAM|ram~326_q\ $end
$var wire 1 @+ \RAM|ram~358_q\ $end
$var wire 1 A+ \RAM|ram~294_q\ $end
$var wire 1 B+ \RAM|ram~390_q\ $end
$var wire 1 C+ \RAM|ram~817_combout\ $end
$var wire 1 D+ \RAM|ram~462_q\ $end
$var wire 1 E+ \RAM|ram~494_q\ $end
$var wire 1 F+ \RAM|ram~430_q\ $end
$var wire 1 G+ \RAM|ram~526_q\ $end
$var wire 1 H+ \RAM|ram~820_combout\ $end
$var wire 1 I+ \RAM|ram~486_q\ $end
$var wire 1 J+ \RAM|ram~454_q\ $end
$var wire 1 K+ \RAM|ram~422_q\ $end
$var wire 1 L+ \RAM|ram~518_q\ $end
$var wire 1 M+ \RAM|ram~819_combout\ $end
$var wire 1 N+ \RAM|ram~366_q\ $end
$var wire 1 O+ \RAM|ram~334_q\ $end
$var wire 1 P+ \RAM|ram~302_q\ $end
$var wire 1 Q+ \RAM|ram~398_q\ $end
$var wire 1 R+ \RAM|ram~818_combout\ $end
$var wire 1 S+ \RAM|ram~821_combout\ $end
$var wire 1 T+ \RAM|ram~822_combout\ $end
$var wire 1 U+ \CPU|MUX|saida_MUX[7]~6_combout\ $end
$var wire 1 V+ \CPU|ULA|Add1~10\ $end
$var wire 1 W+ \CPU|ULA|Add1~13_sumout\ $end
$var wire 1 X+ \CPU|FREG|DOUT~2_combout\ $end
$var wire 1 Y+ \CPU|FREG|DOUT~0_combout\ $end
$var wire 1 Z+ \CPU|FREG|DOUT~q\ $end
$var wire 1 [+ \CPU|MUX4|Equal2~0_combout\ $end
$var wire 1 \+ \CPU|SOM|Add0~1_sumout\ $end
$var wire 1 ]+ \CPU|MUX4|saida_MUX[0]~0_combout\ $end
$var wire 1 ^+ \CPU|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 _+ \CPU|DEC|saidaDecoder[10]~1_combout\ $end
$var wire 1 `+ \CPU|LOG|saidaLogica[0]~0_combout\ $end
$var wire 1 a+ \CPU|SOM|Add0~29_sumout\ $end
$var wire 1 b+ \CPU|MUX4|saida_MUX[6]~7_combout\ $end
$var wire 1 c+ \CPU|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 d+ \ROM|memROM~1_combout\ $end
$var wire 1 e+ \ROM|memROM~0_combout\ $end
$var wire 1 f+ \ROM|memROM~2_combout\ $end
$var wire 1 g+ \RAM|ram~255_q\ $end
$var wire 1 h+ \RAM|ram~511_q\ $end
$var wire 1 i+ \RAM|ram~383_q\ $end
$var wire 1 j+ \RAM|ram~127_q\ $end
$var wire 1 k+ \RAM|ram~540_combout\ $end
$var wire 1 l+ \RAM|ram~63_q\ $end
$var wire 1 m+ \RAM|ram~191_q\ $end
$var wire 1 n+ \RAM|ram~447_q\ $end
$var wire 1 o+ \RAM|ram~319feeder_combout\ $end
$var wire 1 p+ \RAM|ram~319_q\ $end
$var wire 1 q+ \RAM|ram~538_combout\ $end
$var wire 1 r+ \RAM|ram~479_q\ $end
$var wire 1 s+ \RAM|ram~223_q\ $end
$var wire 1 t+ \RAM|ram~351_q\ $end
$var wire 1 u+ \RAM|ram~95_q\ $end
$var wire 1 v+ \RAM|ram~539_combout\ $end
$var wire 1 w+ \RAM|ram~31_q\ $end
$var wire 1 x+ \RAM|ram~159_q\ $end
$var wire 1 y+ \RAM|ram~415_q\ $end
$var wire 1 z+ \RAM|ram~287feeder_combout\ $end
$var wire 1 {+ \RAM|ram~287_q\ $end
$var wire 1 |+ \RAM|ram~537_combout\ $end
$var wire 1 }+ \RAM|ram~541_combout\ $end
$var wire 1 ~+ \RAM|ram~367feeder_combout\ $end
$var wire 1 !, \RAM|ram~367_q\ $end
$var wire 1 ", \RAM|ram~495_q\ $end
$var wire 1 #, \RAM|ram~111feeder_combout\ $end
$var wire 1 $, \RAM|ram~111_q\ $end
$var wire 1 %, \RAM|ram~239feeder_combout\ $end
$var wire 1 &, \RAM|ram~239_q\ $end
$var wire 1 ', \RAM|ram~530_combout\ $end
$var wire 1 (, \RAM|ram~303_q\ $end
$var wire 1 ), \RAM|ram~431_q\ $end
$var wire 1 *, \RAM|ram~175_q\ $end
$var wire 1 +, \RAM|ram~47feeder_combout\ $end
$var wire 1 ,, \RAM|ram~47_q\ $end
$var wire 1 -, \RAM|ram~528_combout\ $end
$var wire 1 ., \RAM|ram~463_q\ $end
$var wire 1 /, \RAM|ram~335_q\ $end
$var wire 1 0, \RAM|ram~207_q\ $end
$var wire 1 1, \RAM|ram~79_q\ $end
$var wire 1 2, \RAM|ram~529_combout\ $end
$var wire 1 3, \RAM|ram~399_q\ $end
$var wire 1 4, \RAM|ram~271_q\ $end
$var wire 1 5, \RAM|ram~15feeder_combout\ $end
$var wire 1 6, \RAM|ram~15_q\ $end
$var wire 1 7, \RAM|ram~143_q\ $end
$var wire 1 8, \RAM|ram~527_combout\ $end
$var wire 1 9, \RAM|ram~531_combout\ $end
$var wire 1 :, \RAM|ram~183_q\ $end
$var wire 1 ;, \RAM|ram~55feeder_combout\ $end
$var wire 1 <, \RAM|ram~55_q\ $end
$var wire 1 =, \RAM|ram~311feeder_combout\ $end
$var wire 1 >, \RAM|ram~311_q\ $end
$var wire 1 ?, \RAM|ram~439_q\ $end
$var wire 1 @, \RAM|ram~533_combout\ $end
$var wire 1 A, \RAM|ram~247_q\ $end
$var wire 1 B, \RAM|ram~503_q\ $end
$var wire 1 C, \RAM|ram~375_q\ $end
$var wire 1 D, \RAM|ram~119_q\ $end
$var wire 1 E, \RAM|ram~535_combout\ $end
$var wire 1 F, \RAM|ram~215_q\ $end
$var wire 1 G, \RAM|ram~87_q\ $end
$var wire 1 H, \RAM|ram~343_q\ $end
$var wire 1 I, \RAM|ram~471_q\ $end
$var wire 1 J, \RAM|ram~534_combout\ $end
$var wire 1 K, \RAM|ram~407_q\ $end
$var wire 1 L, \RAM|ram~151_q\ $end
$var wire 1 M, \RAM|ram~23_q\ $end
$var wire 1 N, \RAM|ram~279_q\ $end
$var wire 1 O, \RAM|ram~532_combout\ $end
$var wire 1 P, \RAM|ram~536_combout\ $end
$var wire 1 Q, \RAM|ram~487_q\ $end
$var wire 1 R, \RAM|ram~231_q\ $end
$var wire 1 S, \RAM|ram~167_q\ $end
$var wire 1 T, \RAM|ram~423_q\ $end
$var wire 1 U, \RAM|ram~544_combout\ $end
$var wire 1 V, \RAM|ram~71_q\ $end
$var wire 1 W, \RAM|ram~327_q\ $end
$var wire 1 X, \RAM|ram~135_q\ $end
$var wire 1 Y, \RAM|ram~391_q\ $end
$var wire 1 Z, \RAM|ram~543_combout\ $end
$var wire 1 [, \RAM|ram~455_q\ $end
$var wire 1 \, \RAM|ram~519_q\ $end
$var wire 1 ], \RAM|ram~199_q\ $end
$var wire 1 ^, \RAM|ram~263_q\ $end
$var wire 1 _, \RAM|ram~545_combout\ $end
$var wire 1 `, \RAM|ram~39feeder_combout\ $end
$var wire 1 a, \RAM|ram~39_q\ $end
$var wire 1 b, \RAM|ram~359_q\ $end
$var wire 1 c, \RAM|ram~103_q\ $end
$var wire 1 d, \RAM|ram~295_q\ $end
$var wire 1 e, \RAM|ram~542_combout\ $end
$var wire 1 f, \RAM|ram~546_combout\ $end
$var wire 1 g, \RAM|ram~547_combout\ $end
$var wire 1 h, \FLIP_FLOP_KEY0|saida~q\ $end
$var wire 1 i, \RAM|dado_out[0]~3_combout\ $end
$var wire 1 j, \comb~3_combout\ $end
$var wire 1 k, \comb~4_combout\ $end
$var wire 1 l, \comb~5_combout\ $end
$var wire 1 m, \REG7|DOUT[5]~feeder_combout\ $end
$var wire 1 n, \REG8|DOUT~0_combout\ $end
$var wire 1 o, \REG8|DOUT~q\ $end
$var wire 1 p, \REG9|DOUT~0_combout\ $end
$var wire 1 q, \REG9|DOUT~q\ $end
$var wire 1 r, \comb~6_combout\ $end
$var wire 1 s, \L7Ga|REGD|DOUT[3]~feeder_combout\ $end
$var wire 1 t, \L7Ga|CON|rascSaida7seg[0]~0_combout\ $end
$var wire 1 u, \L7Ga|CON|rascSaida7seg[1]~1_combout\ $end
$var wire 1 v, \L7Ga|CON|rascSaida7seg[2]~2_combout\ $end
$var wire 1 w, \L7Ga|CON|rascSaida7seg[3]~3_combout\ $end
$var wire 1 x, \L7Ga|CON|rascSaida7seg[4]~4_combout\ $end
$var wire 1 y, \L7Ga|CON|rascSaida7seg[5]~5_combout\ $end
$var wire 1 z, \L7Ga|CON|rascSaida7seg[6]~6_combout\ $end
$var wire 1 {, \comb~7_combout\ $end
$var wire 1 |, \L7Gb|CON|rascSaida7seg[0]~0_combout\ $end
$var wire 1 }, \L7Gb|CON|rascSaida7seg[1]~1_combout\ $end
$var wire 1 ~, \L7Gb|CON|rascSaida7seg[2]~2_combout\ $end
$var wire 1 !- \L7Gb|CON|rascSaida7seg[3]~3_combout\ $end
$var wire 1 "- \L7Gb|CON|rascSaida7seg[4]~4_combout\ $end
$var wire 1 #- \L7Gb|CON|rascSaida7seg[5]~5_combout\ $end
$var wire 1 $- \L7Gb|CON|rascSaida7seg[6]~6_combout\ $end
$var wire 1 %- \L7Gc|REGD|DOUT[0]~feeder_combout\ $end
$var wire 1 &- \comb~8_combout\ $end
$var wire 1 '- \L7Gc|REGD|DOUT[3]~feeder_combout\ $end
$var wire 1 (- \L7Gc|CON|rascSaida7seg[0]~0_combout\ $end
$var wire 1 )- \L7Gc|CON|rascSaida7seg[1]~1_combout\ $end
$var wire 1 *- \L7Gc|CON|rascSaida7seg[2]~2_combout\ $end
$var wire 1 +- \L7Gc|CON|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ,- \L7Gc|CON|rascSaida7seg[4]~4_combout\ $end
$var wire 1 -- \L7Gc|CON|rascSaida7seg[5]~5_combout\ $end
$var wire 1 .- \L7Gc|CON|rascSaida7seg[6]~6_combout\ $end
$var wire 1 /- \comb~9_combout\ $end
$var wire 1 0- \L7Gd|REGD|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 1- \L7Gd|CON|rascSaida7seg[0]~0_combout\ $end
$var wire 1 2- \L7Gd|CON|rascSaida7seg[1]~1_combout\ $end
$var wire 1 3- \L7Gd|CON|rascSaida7seg[2]~2_combout\ $end
$var wire 1 4- \L7Gd|CON|rascSaida7seg[3]~3_combout\ $end
$var wire 1 5- \L7Gd|CON|rascSaida7seg[4]~4_combout\ $end
$var wire 1 6- \L7Gd|CON|rascSaida7seg[5]~5_combout\ $end
$var wire 1 7- \L7Gd|CON|rascSaida7seg[6]~6_combout\ $end
$var wire 1 8- \comb~10_combout\ $end
$var wire 1 9- \comb~11_combout\ $end
$var wire 1 :- \L7Ge|REGD|DOUT[3]~feeder_combout\ $end
$var wire 1 ;- \L7Ge|REGD|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 <- \L7Ge|CON|rascSaida7seg[0]~0_combout\ $end
$var wire 1 =- \L7Ge|CON|rascSaida7seg[1]~1_combout\ $end
$var wire 1 >- \L7Ge|CON|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ?- \L7Ge|CON|rascSaida7seg[3]~3_combout\ $end
$var wire 1 @- \L7Ge|CON|rascSaida7seg[4]~4_combout\ $end
$var wire 1 A- \L7Ge|CON|rascSaida7seg[5]~5_combout\ $end
$var wire 1 B- \L7Ge|CON|rascSaida7seg[6]~6_combout\ $end
$var wire 1 C- \comb~12_combout\ $end
$var wire 1 D- \comb~13_combout\ $end
$var wire 1 E- \L7Gf|REGD|DOUT[0]~feeder_combout\ $end
$var wire 1 F- \L7Gf|REGD|DOUT[3]~feeder_combout\ $end
$var wire 1 G- \L7Gf|REGD|DOUT[1]~feeder_combout\ $end
$var wire 1 H- \L7Gf|CON|rascSaida7seg[0]~0_combout\ $end
$var wire 1 I- \L7Gf|CON|rascSaida7seg[1]~1_combout\ $end
$var wire 1 J- \L7Gf|CON|rascSaida7seg[2]~2_combout\ $end
$var wire 1 K- \L7Gf|CON|rascSaida7seg[3]~3_combout\ $end
$var wire 1 L- \L7Gf|CON|rascSaida7seg[4]~4_combout\ $end
$var wire 1 M- \L7Gf|CON|rascSaida7seg[5]~5_combout\ $end
$var wire 1 N- \L7Gf|CON|rascSaida7seg[6]~6_combout\ $end
$var wire 1 O- \L7Gc|REGD|DOUT\ [3] $end
$var wire 1 P- \L7Gc|REGD|DOUT\ [2] $end
$var wire 1 Q- \L7Gc|REGD|DOUT\ [1] $end
$var wire 1 R- \L7Gc|REGD|DOUT\ [0] $end
$var wire 1 S- \CPU|PC|DOUT\ [8] $end
$var wire 1 T- \CPU|PC|DOUT\ [7] $end
$var wire 1 U- \CPU|PC|DOUT\ [6] $end
$var wire 1 V- \CPU|PC|DOUT\ [5] $end
$var wire 1 W- \CPU|PC|DOUT\ [4] $end
$var wire 1 X- \CPU|PC|DOUT\ [3] $end
$var wire 1 Y- \CPU|PC|DOUT\ [2] $end
$var wire 1 Z- \CPU|PC|DOUT\ [1] $end
$var wire 1 [- \CPU|PC|DOUT\ [0] $end
$var wire 1 \- \CPU|ACU|DOUT\ [7] $end
$var wire 1 ]- \CPU|ACU|DOUT\ [6] $end
$var wire 1 ^- \CPU|ACU|DOUT\ [5] $end
$var wire 1 _- \CPU|ACU|DOUT\ [4] $end
$var wire 1 `- \CPU|ACU|DOUT\ [3] $end
$var wire 1 a- \CPU|ACU|DOUT\ [2] $end
$var wire 1 b- \CPU|ACU|DOUT\ [1] $end
$var wire 1 c- \CPU|ACU|DOUT\ [0] $end
$var wire 1 d- \REG7|DOUT\ [7] $end
$var wire 1 e- \REG7|DOUT\ [6] $end
$var wire 1 f- \REG7|DOUT\ [5] $end
$var wire 1 g- \REG7|DOUT\ [4] $end
$var wire 1 h- \REG7|DOUT\ [3] $end
$var wire 1 i- \REG7|DOUT\ [2] $end
$var wire 1 j- \REG7|DOUT\ [1] $end
$var wire 1 k- \REG7|DOUT\ [0] $end
$var wire 1 l- \L7Ga|REGD|DOUT\ [3] $end
$var wire 1 m- \L7Ga|REGD|DOUT\ [2] $end
$var wire 1 n- \L7Ga|REGD|DOUT\ [1] $end
$var wire 1 o- \L7Ga|REGD|DOUT\ [0] $end
$var wire 1 p- \L7Gb|REGD|DOUT\ [3] $end
$var wire 1 q- \L7Gb|REGD|DOUT\ [2] $end
$var wire 1 r- \L7Gb|REGD|DOUT\ [1] $end
$var wire 1 s- \L7Gb|REGD|DOUT\ [0] $end
$var wire 1 t- \L7Gd|REGD|DOUT\ [3] $end
$var wire 1 u- \L7Gd|REGD|DOUT\ [2] $end
$var wire 1 v- \L7Gd|REGD|DOUT\ [1] $end
$var wire 1 w- \L7Gd|REGD|DOUT\ [0] $end
$var wire 1 x- \L7Ge|REGD|DOUT\ [3] $end
$var wire 1 y- \L7Ge|REGD|DOUT\ [2] $end
$var wire 1 z- \L7Ge|REGD|DOUT\ [1] $end
$var wire 1 {- \L7Ge|REGD|DOUT\ [0] $end
$var wire 1 |- \L7Gf|REGD|DOUT\ [3] $end
$var wire 1 }- \L7Gf|REGD|DOUT\ [2] $end
$var wire 1 ~- \L7Gf|REGD|DOUT\ [1] $end
$var wire 1 !. \L7Gf|REGD|DOUT\ [0] $end
$var wire 1 ". \CPU|RREG|DOUT\ [8] $end
$var wire 1 #. \CPU|RREG|DOUT\ [7] $end
$var wire 1 $. \CPU|RREG|DOUT\ [6] $end
$var wire 1 %. \CPU|RREG|DOUT\ [5] $end
$var wire 1 &. \CPU|RREG|DOUT\ [4] $end
$var wire 1 '. \CPU|RREG|DOUT\ [3] $end
$var wire 1 (. \CPU|RREG|DOUT\ [2] $end
$var wire 1 ). \CPU|RREG|DOUT\ [1] $end
$var wire 1 *. \CPU|RREG|DOUT\ [0] $end
$var wire 1 +. \L7Ge|REGD|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ,. \L7Gd|REGD|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 -. \FLIP_FLOP_KEY0|ALT_INV_saida~DUPLICATE_q\ $end
$var wire 1 .. \CPU|PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 /. \CPU|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 0. \CPU|PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 1. \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 2. \CPU|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 3. \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 4. \CPU|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 5. \ALT_INV_SW[7]~input_o\ $end
$var wire 1 6. \ALT_INV_SW[6]~input_o\ $end
$var wire 1 7. \ALT_INV_SW[5]~input_o\ $end
$var wire 1 8. \ALT_INV_SW[4]~input_o\ $end
$var wire 1 9. \ALT_INV_SW[3]~input_o\ $end
$var wire 1 :. \ALT_INV_SW[2]~input_o\ $end
$var wire 1 ;. \ALT_INV_SW[1]~input_o\ $end
$var wire 1 <. \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 =. \ALT_INV_SW[8]~input_o\ $end
$var wire 1 >. \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 ?. \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 @. \ALT_INV_SW[9]~input_o\ $end
$var wire 1 A. \ALT_INV_SW[0]~input_o\ $end
$var wire 1 B. \ALT_INV_FPGA_RESET~input_o\ $end
$var wire 1 C. \CPU|DEC|ALT_INV_Equal10~2_combout\ $end
$var wire 1 D. \RAM|ALT_INV_dado_out[0]~8_combout\ $end
$var wire 1 E. \RAM|ALT_INV_dado_out[0]~7_combout\ $end
$var wire 1 F. \CPU|FREG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 G. \CPU|FREG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 H. \ROM|ALT_INV_memROM~26_combout\ $end
$var wire 1 I. \ROM|ALT_INV_memROM~25_combout\ $end
$var wire 1 J. \ROM|ALT_INV_memROM~24_combout\ $end
$var wire 1 K. \CPU|DEC|ALT_INV_saidaDecoder[3]~8_combout\ $end
$var wire 1 L. \CPU|DEC|ALT_INV_Equal10~1_combout\ $end
$var wire 1 M. \CPU|MUX|ALT_INV_saida_MUX[7]~6_combout\ $end
$var wire 1 N. \RAM|ALT_INV_ram~822_combout\ $end
$var wire 1 O. \RAM|ALT_INV_ram~821_combout\ $end
$var wire 1 P. \RAM|ALT_INV_ram~820_combout\ $end
$var wire 1 Q. \RAM|ALT_INV_ram~526_q\ $end
$var wire 1 R. \RAM|ALT_INV_ram~494_q\ $end
$var wire 1 S. \RAM|ALT_INV_ram~462_q\ $end
$var wire 1 T. \RAM|ALT_INV_ram~430_q\ $end
$var wire 1 U. \RAM|ALT_INV_ram~819_combout\ $end
$var wire 1 V. \RAM|ALT_INV_ram~518_q\ $end
$var wire 1 W. \RAM|ALT_INV_ram~486_q\ $end
$var wire 1 X. \RAM|ALT_INV_ram~454_q\ $end
$var wire 1 Y. \RAM|ALT_INV_ram~422_q\ $end
$var wire 1 Z. \RAM|ALT_INV_ram~818_combout\ $end
$var wire 1 [. \RAM|ALT_INV_ram~398_q\ $end
$var wire 1 \. \RAM|ALT_INV_ram~366_q\ $end
$var wire 1 ]. \RAM|ALT_INV_ram~334_q\ $end
$var wire 1 ^. \RAM|ALT_INV_ram~302_q\ $end
$var wire 1 _. \RAM|ALT_INV_ram~817_combout\ $end
$var wire 1 `. \RAM|ALT_INV_ram~390_q\ $end
$var wire 1 a. \RAM|ALT_INV_ram~358_q\ $end
$var wire 1 b. \RAM|ALT_INV_ram~326_q\ $end
$var wire 1 c. \RAM|ALT_INV_ram~294_q\ $end
$var wire 1 d. \RAM|ALT_INV_ram~816_combout\ $end
$var wire 1 e. \RAM|ALT_INV_ram~815_combout\ $end
$var wire 1 f. \RAM|ALT_INV_ram~510_q\ $end
$var wire 1 g. \RAM|ALT_INV_ram~502_q\ $end
$var wire 1 h. \RAM|ALT_INV_ram~382_q\ $end
$var wire 1 i. \RAM|ALT_INV_ram~374_q\ $end
$var wire 1 j. \RAM|ALT_INV_ram~814_combout\ $end
$var wire 1 k. \RAM|ALT_INV_ram~478_q\ $end
$var wire 1 l. \RAM|ALT_INV_ram~470_q\ $end
$var wire 1 m. \RAM|ALT_INV_ram~350_q\ $end
$var wire 1 n. \RAM|ALT_INV_ram~342_q\ $end
$var wire 1 o. \RAM|ALT_INV_ram~813_combout\ $end
$var wire 1 p. \RAM|ALT_INV_ram~446_q\ $end
$var wire 1 q. \RAM|ALT_INV_ram~438_q\ $end
$var wire 1 r. \RAM|ALT_INV_ram~318_q\ $end
$var wire 1 s. \RAM|ALT_INV_ram~310_q\ $end
$var wire 1 t. \RAM|ALT_INV_ram~812_combout\ $end
$var wire 1 u. \RAM|ALT_INV_ram~414_q\ $end
$var wire 1 v. \RAM|ALT_INV_ram~406_q\ $end
$var wire 1 w. \RAM|ALT_INV_ram~286_q\ $end
$var wire 1 x. \RAM|ALT_INV_ram~278_q\ $end
$var wire 1 y. \RAM|ALT_INV_ram~811_combout\ $end
$var wire 1 z. \RAM|ALT_INV_ram~810_combout\ $end
$var wire 1 {. \RAM|ALT_INV_ram~270_q\ $end
$var wire 1 |. \RAM|ALT_INV_ram~238_q\ $end
$var wire 1 }. \RAM|ALT_INV_ram~206_q\ $end
$var wire 1 ~. \RAM|ALT_INV_ram~174_q\ $end
$var wire 1 !/ \RAM|ALT_INV_ram~809_combout\ $end
$var wire 1 "/ \RAM|ALT_INV_ram~262_q\ $end
$var wire 1 #/ \RAM|ALT_INV_ram~230_q\ $end
$var wire 1 $/ \RAM|ALT_INV_ram~198_q\ $end
$var wire 1 %/ \RAM|ALT_INV_ram~166_q\ $end
$var wire 1 &/ \RAM|ALT_INV_ram~808_combout\ $end
$var wire 1 '/ \RAM|ALT_INV_ram~142_q\ $end
$var wire 1 (/ \RAM|ALT_INV_ram~110_q\ $end
$var wire 1 )/ \RAM|ALT_INV_ram~78_q\ $end
$var wire 1 */ \RAM|ALT_INV_ram~46_q\ $end
$var wire 1 +/ \RAM|ALT_INV_ram~807_combout\ $end
$var wire 1 ,/ \RAM|ALT_INV_ram~134_q\ $end
$var wire 1 -/ \RAM|ALT_INV_ram~102_q\ $end
$var wire 1 ./ \RAM|ALT_INV_ram~70_q\ $end
$var wire 1 // \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 0/ \RAM|ALT_INV_ram~806_combout\ $end
$var wire 1 1/ \RAM|ALT_INV_ram~805_combout\ $end
$var wire 1 2/ \RAM|ALT_INV_ram~254_q\ $end
$var wire 1 3/ \RAM|ALT_INV_ram~246_q\ $end
$var wire 1 4/ \RAM|ALT_INV_ram~126_q\ $end
$var wire 1 5/ \RAM|ALT_INV_ram~118_q\ $end
$var wire 1 6/ \RAM|ALT_INV_ram~804_combout\ $end
$var wire 1 7/ \RAM|ALT_INV_ram~222_q\ $end
$var wire 1 8/ \RAM|ALT_INV_ram~214_q\ $end
$var wire 1 9/ \RAM|ALT_INV_ram~94_q\ $end
$var wire 1 :/ \RAM|ALT_INV_ram~86_q\ $end
$var wire 1 ;/ \RAM|ALT_INV_ram~803_combout\ $end
$var wire 1 </ \RAM|ALT_INV_ram~190_q\ $end
$var wire 1 =/ \RAM|ALT_INV_ram~182_q\ $end
$var wire 1 >/ \RAM|ALT_INV_ram~62_q\ $end
$var wire 1 ?/ \RAM|ALT_INV_ram~54_q\ $end
$var wire 1 @/ \RAM|ALT_INV_ram~802_combout\ $end
$var wire 1 A/ \RAM|ALT_INV_ram~158_q\ $end
$var wire 1 B/ \RAM|ALT_INV_ram~150_q\ $end
$var wire 1 C/ \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 D/ \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 E/ \CPU|MUX|ALT_INV_saida_MUX[6]~5_combout\ $end
$var wire 1 F/ \RAM|ALT_INV_ram~801_combout\ $end
$var wire 1 G/ \RAM|ALT_INV_ram~800_combout\ $end
$var wire 1 H/ \RAM|ALT_INV_ram~799_combout\ $end
$var wire 1 I/ \RAM|ALT_INV_ram~525_q\ $end
$var wire 1 J/ \RAM|ALT_INV_ram~509_q\ $end
$var wire 1 K/ \RAM|ALT_INV_ram~517_q\ $end
$var wire 1 L/ \RAM|ALT_INV_ram~501_q\ $end
$var wire 1 M/ \RAM|ALT_INV_ram~798_combout\ $end
$var wire 1 N/ \RAM|ALT_INV_ram~397_q\ $end
$var wire 1 O/ \RAM|ALT_INV_ram~381_q\ $end
$var wire 1 P/ \RAM|ALT_INV_ram~389_q\ $end
$var wire 1 Q/ \RAM|ALT_INV_ram~373_q\ $end
$var wire 1 R/ \RAM|ALT_INV_ram~797_combout\ $end
$var wire 1 S/ \RAM|ALT_INV_ram~461_q\ $end
$var wire 1 T/ \RAM|ALT_INV_ram~445_q\ $end
$var wire 1 U/ \RAM|ALT_INV_ram~453_q\ $end
$var wire 1 V/ \RAM|ALT_INV_ram~437_q\ $end
$var wire 1 W/ \RAM|ALT_INV_ram~796_combout\ $end
$var wire 1 X/ \RAM|ALT_INV_ram~333_q\ $end
$var wire 1 Y/ \RAM|ALT_INV_ram~317_q\ $end
$var wire 1 Z/ \RAM|ALT_INV_ram~325_q\ $end
$var wire 1 [/ \RAM|ALT_INV_ram~309_q\ $end
$var wire 1 \/ \RAM|ALT_INV_ram~795_combout\ $end
$var wire 1 ]/ \RAM|ALT_INV_ram~794_combout\ $end
$var wire 1 ^/ \RAM|ALT_INV_ram~269_q\ $end
$var wire 1 _/ \RAM|ALT_INV_ram~253_q\ $end
$var wire 1 `/ \RAM|ALT_INV_ram~141_q\ $end
$var wire 1 a/ \RAM|ALT_INV_ram~125_q\ $end
$var wire 1 b/ \RAM|ALT_INV_ram~793_combout\ $end
$var wire 1 c/ \RAM|ALT_INV_ram~261_q\ $end
$var wire 1 d/ \RAM|ALT_INV_ram~245_q\ $end
$var wire 1 e/ \RAM|ALT_INV_ram~133_q\ $end
$var wire 1 f/ \RAM|ALT_INV_ram~117_q\ $end
$var wire 1 g/ \RAM|ALT_INV_ram~792_combout\ $end
$var wire 1 h/ \RAM|ALT_INV_ram~205_q\ $end
$var wire 1 i/ \RAM|ALT_INV_ram~189_q\ $end
$var wire 1 j/ \RAM|ALT_INV_ram~77_q\ $end
$var wire 1 k/ \RAM|ALT_INV_ram~61_q\ $end
$var wire 1 l/ \RAM|ALT_INV_ram~791_combout\ $end
$var wire 1 m/ \RAM|ALT_INV_ram~197_q\ $end
$var wire 1 n/ \RAM|ALT_INV_ram~181_q\ $end
$var wire 1 o/ \RAM|ALT_INV_ram~69_q\ $end
$var wire 1 p/ \RAM|ALT_INV_ram~53_q\ $end
$var wire 1 q/ \RAM|ALT_INV_ram~790_combout\ $end
$var wire 1 r/ \RAM|ALT_INV_ram~789_combout\ $end
$var wire 1 s/ \RAM|ALT_INV_ram~493_q\ $end
$var wire 1 t/ \RAM|ALT_INV_ram~477_q\ $end
$var wire 1 u/ \RAM|ALT_INV_ram~429_q\ $end
$var wire 1 v/ \RAM|ALT_INV_ram~413_q\ $end
$var wire 1 w/ \RAM|ALT_INV_ram~788_combout\ $end
$var wire 1 x/ \RAM|ALT_INV_ram~485_q\ $end
$var wire 1 y/ \RAM|ALT_INV_ram~469_q\ $end
$var wire 1 z/ \RAM|ALT_INV_ram~421_q\ $end
$var wire 1 {/ \RAM|ALT_INV_ram~405_q\ $end
$var wire 1 |/ \RAM|ALT_INV_ram~787_combout\ $end
$var wire 1 }/ \RAM|ALT_INV_ram~365_q\ $end
$var wire 1 ~/ \RAM|ALT_INV_ram~349_q\ $end
$var wire 1 !0 \RAM|ALT_INV_ram~301_q\ $end
$var wire 1 "0 \RAM|ALT_INV_ram~285_q\ $end
$var wire 1 #0 \RAM|ALT_INV_ram~786_combout\ $end
$var wire 1 $0 \RAM|ALT_INV_ram~357_q\ $end
$var wire 1 %0 \RAM|ALT_INV_ram~341_q\ $end
$var wire 1 &0 \RAM|ALT_INV_ram~293_q\ $end
$var wire 1 '0 \RAM|ALT_INV_ram~277_q\ $end
$var wire 1 (0 \RAM|ALT_INV_ram~785_combout\ $end
$var wire 1 )0 \RAM|ALT_INV_ram~784_combout\ $end
$var wire 1 *0 \RAM|ALT_INV_ram~237_q\ $end
$var wire 1 +0 \RAM|ALT_INV_ram~221_q\ $end
$var wire 1 ,0 \RAM|ALT_INV_ram~229_q\ $end
$var wire 1 -0 \RAM|ALT_INV_ram~213_q\ $end
$var wire 1 .0 \RAM|ALT_INV_ram~783_combout\ $end
$var wire 1 /0 \RAM|ALT_INV_ram~109_q\ $end
$var wire 1 00 \RAM|ALT_INV_ram~93_q\ $end
$var wire 1 10 \RAM|ALT_INV_ram~101_q\ $end
$var wire 1 20 \RAM|ALT_INV_ram~85_q\ $end
$var wire 1 30 \RAM|ALT_INV_ram~782_combout\ $end
$var wire 1 40 \RAM|ALT_INV_ram~173_q\ $end
$var wire 1 50 \RAM|ALT_INV_ram~157_q\ $end
$var wire 1 60 \RAM|ALT_INV_ram~165_q\ $end
$var wire 1 70 \RAM|ALT_INV_ram~149_q\ $end
$var wire 1 80 \RAM|ALT_INV_ram~781_combout\ $end
$var wire 1 90 \RAM|ALT_INV_ram~45_q\ $end
$var wire 1 :0 \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 ;0 \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 <0 \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 =0 \CPU|MUX|ALT_INV_saida_MUX[5]~4_combout\ $end
$var wire 1 >0 \RAM|ALT_INV_ram~780_combout\ $end
$var wire 1 ?0 \RAM|ALT_INV_ram~779_combout\ $end
$var wire 1 @0 \RAM|ALT_INV_ram~778_combout\ $end
$var wire 1 A0 \RAM|ALT_INV_ram~524_q\ $end
$var wire 1 B0 \RAM|ALT_INV_ram~492_q\ $end
$var wire 1 C0 \RAM|ALT_INV_ram~460_q\ $end
$var wire 1 D0 \RAM|ALT_INV_ram~428_q\ $end
$var wire 1 E0 \RAM|ALT_INV_ram~777_combout\ $end
$var wire 1 F0 \RAM|ALT_INV_ram~508_q\ $end
$var wire 1 G0 \RAM|ALT_INV_ram~476_q\ $end
$var wire 1 H0 \RAM|ALT_INV_ram~444_q\ $end
$var wire 1 I0 \RAM|ALT_INV_ram~412_q\ $end
$var wire 1 J0 \RAM|ALT_INV_ram~776_combout\ $end
$var wire 1 K0 \RAM|ALT_INV_ram~396_q\ $end
$var wire 1 L0 \RAM|ALT_INV_ram~364_q\ $end
$var wire 1 M0 \RAM|ALT_INV_ram~332_q\ $end
$var wire 1 N0 \RAM|ALT_INV_ram~300_q\ $end
$var wire 1 O0 \RAM|ALT_INV_ram~775_combout\ $end
$var wire 1 P0 \RAM|ALT_INV_ram~380_q\ $end
$var wire 1 Q0 \RAM|ALT_INV_ram~348_q\ $end
$var wire 1 R0 \RAM|ALT_INV_ram~316_q\ $end
$var wire 1 S0 \RAM|ALT_INV_ram~284_q\ $end
$var wire 1 T0 \RAM|ALT_INV_ram~774_combout\ $end
$var wire 1 U0 \RAM|ALT_INV_ram~773_combout\ $end
$var wire 1 V0 \RAM|ALT_INV_ram~268_q\ $end
$var wire 1 W0 \RAM|ALT_INV_ram~252_q\ $end
$var wire 1 X0 \RAM|ALT_INV_ram~236_q\ $end
$var wire 1 Y0 \RAM|ALT_INV_ram~220_q\ $end
$var wire 1 Z0 \RAM|ALT_INV_ram~772_combout\ $end
$var wire 1 [0 \RAM|ALT_INV_ram~140_q\ $end
$var wire 1 \0 \RAM|ALT_INV_ram~124_q\ $end
$var wire 1 ]0 \RAM|ALT_INV_ram~108_q\ $end
$var wire 1 ^0 \RAM|ALT_INV_ram~92_q\ $end
$var wire 1 _0 \RAM|ALT_INV_ram~771_combout\ $end
$var wire 1 `0 \RAM|ALT_INV_ram~204_q\ $end
$var wire 1 a0 \RAM|ALT_INV_ram~188_q\ $end
$var wire 1 b0 \RAM|ALT_INV_ram~172_q\ $end
$var wire 1 c0 \RAM|ALT_INV_ram~156_q\ $end
$var wire 1 d0 \RAM|ALT_INV_ram~770_combout\ $end
$var wire 1 e0 \RAM|ALT_INV_ram~76_q\ $end
$var wire 1 f0 \RAM|ALT_INV_ram~60_q\ $end
$var wire 1 g0 \RAM|ALT_INV_ram~44_q\ $end
$var wire 1 h0 \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 i0 \RAM|ALT_INV_ram~769_combout\ $end
$var wire 1 j0 \RAM|ALT_INV_ram~768_combout\ $end
$var wire 1 k0 \RAM|ALT_INV_ram~516_q\ $end
$var wire 1 l0 \RAM|ALT_INV_ram~484_q\ $end
$var wire 1 m0 \RAM|ALT_INV_ram~388_q\ $end
$var wire 1 n0 \RAM|ALT_INV_ram~356_q\ $end
$var wire 1 o0 \RAM|ALT_INV_ram~767_combout\ $end
$var wire 1 p0 \RAM|ALT_INV_ram~500_q\ $end
$var wire 1 q0 \RAM|ALT_INV_ram~468_q\ $end
$var wire 1 r0 \RAM|ALT_INV_ram~372_q\ $end
$var wire 1 s0 \RAM|ALT_INV_ram~340_q\ $end
$var wire 1 t0 \RAM|ALT_INV_ram~766_combout\ $end
$var wire 1 u0 \RAM|ALT_INV_ram~452_q\ $end
$var wire 1 v0 \RAM|ALT_INV_ram~420_q\ $end
$var wire 1 w0 \RAM|ALT_INV_ram~324_q\ $end
$var wire 1 x0 \RAM|ALT_INV_ram~292_q\ $end
$var wire 1 y0 \RAM|ALT_INV_ram~765_combout\ $end
$var wire 1 z0 \RAM|ALT_INV_ram~436_q\ $end
$var wire 1 {0 \RAM|ALT_INV_ram~404_q\ $end
$var wire 1 |0 \RAM|ALT_INV_ram~308_q\ $end
$var wire 1 }0 \RAM|ALT_INV_ram~276_q\ $end
$var wire 1 ~0 \RAM|ALT_INV_ram~764_combout\ $end
$var wire 1 !1 \RAM|ALT_INV_ram~763_combout\ $end
$var wire 1 "1 \RAM|ALT_INV_ram~260_q\ $end
$var wire 1 #1 \RAM|ALT_INV_ram~244_q\ $end
$var wire 1 $1 \RAM|ALT_INV_ram~228_q\ $end
$var wire 1 %1 \RAM|ALT_INV_ram~212_q\ $end
$var wire 1 &1 \RAM|ALT_INV_ram~762_combout\ $end
$var wire 1 '1 \RAM|ALT_INV_ram~132_q\ $end
$var wire 1 (1 \RAM|ALT_INV_ram~116_q\ $end
$var wire 1 )1 \RAM|ALT_INV_ram~100_q\ $end
$var wire 1 *1 \RAM|ALT_INV_ram~84_q\ $end
$var wire 1 +1 \RAM|ALT_INV_ram~761_combout\ $end
$var wire 1 ,1 \RAM|ALT_INV_ram~196_q\ $end
$var wire 1 -1 \RAM|ALT_INV_ram~180_q\ $end
$var wire 1 .1 \RAM|ALT_INV_ram~164_q\ $end
$var wire 1 /1 \RAM|ALT_INV_ram~148_q\ $end
$var wire 1 01 \RAM|ALT_INV_ram~760_combout\ $end
$var wire 1 11 \RAM|ALT_INV_ram~68_q\ $end
$var wire 1 21 \RAM|ALT_INV_ram~52_q\ $end
$var wire 1 31 \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 41 \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 51 \CPU|MUX|ALT_INV_saida_MUX[4]~3_combout\ $end
$var wire 1 61 \RAM|ALT_INV_ram~759_combout\ $end
$var wire 1 71 \RAM|ALT_INV_ram~758_combout\ $end
$var wire 1 81 \RAM|ALT_INV_ram~757_combout\ $end
$var wire 1 91 \RAM|ALT_INV_ram~523_q\ $end
$var wire 1 :1 \RAM|ALT_INV_ram~507_q\ $end
$var wire 1 ;1 \RAM|ALT_INV_ram~515_q\ $end
$var wire 1 <1 \RAM|ALT_INV_ram~499_q\ $end
$var wire 1 =1 \RAM|ALT_INV_ram~756_combout\ $end
$var wire 1 >1 \RAM|ALT_INV_ram~491_q\ $end
$var wire 1 ?1 \RAM|ALT_INV_ram~475_q\ $end
$var wire 1 @1 \RAM|ALT_INV_ram~483_q\ $end
$var wire 1 A1 \RAM|ALT_INV_ram~467_q\ $end
$var wire 1 B1 \RAM|ALT_INV_ram~755_combout\ $end
$var wire 1 C1 \RAM|ALT_INV_ram~459_q\ $end
$var wire 1 D1 \RAM|ALT_INV_ram~443_q\ $end
$var wire 1 E1 \RAM|ALT_INV_ram~451_q\ $end
$var wire 1 F1 \RAM|ALT_INV_ram~435_q\ $end
$var wire 1 G1 \RAM|ALT_INV_ram~754_combout\ $end
$var wire 1 H1 \RAM|ALT_INV_ram~427_q\ $end
$var wire 1 I1 \RAM|ALT_INV_ram~411_q\ $end
$var wire 1 J1 \RAM|ALT_INV_ram~419_q\ $end
$var wire 1 K1 \RAM|ALT_INV_ram~403_q\ $end
$var wire 1 L1 \RAM|ALT_INV_ram~753_combout\ $end
$var wire 1 M1 \RAM|ALT_INV_ram~752_combout\ $end
$var wire 1 N1 \RAM|ALT_INV_ram~267_q\ $end
$var wire 1 O1 \RAM|ALT_INV_ram~259_q\ $end
$var wire 1 P1 \RAM|ALT_INV_ram~203_q\ $end
$var wire 1 Q1 \RAM|ALT_INV_ram~195_q\ $end
$var wire 1 R1 \RAM|ALT_INV_ram~751_combout\ $end
$var wire 1 S1 \RAM|ALT_INV_ram~251_q\ $end
$var wire 1 T1 \RAM|ALT_INV_ram~243_q\ $end
$var wire 1 U1 \RAM|ALT_INV_ram~187_q\ $end
$var wire 1 V1 \RAM|ALT_INV_ram~179_q\ $end
$var wire 1 W1 \RAM|ALT_INV_ram~750_combout\ $end
$var wire 1 X1 \RAM|ALT_INV_ram~235_q\ $end
$var wire 1 Y1 \RAM|ALT_INV_ram~227_q\ $end
$var wire 1 Z1 \RAM|ALT_INV_ram~171_q\ $end
$var wire 1 [1 \RAM|ALT_INV_ram~163_q\ $end
$var wire 1 \1 \RAM|ALT_INV_ram~749_combout\ $end
$var wire 1 ]1 \RAM|ALT_INV_ram~219_q\ $end
$var wire 1 ^1 \RAM|ALT_INV_ram~211_q\ $end
$var wire 1 _1 \RAM|ALT_INV_ram~155_q\ $end
$var wire 1 `1 \RAM|ALT_INV_ram~147_q\ $end
$var wire 1 a1 \RAM|ALT_INV_ram~748_combout\ $end
$var wire 1 b1 \RAM|ALT_INV_ram~747_combout\ $end
$var wire 1 c1 \RAM|ALT_INV_ram~395_q\ $end
$var wire 1 d1 \RAM|ALT_INV_ram~387_q\ $end
$var wire 1 e1 \RAM|ALT_INV_ram~363_q\ $end
$var wire 1 f1 \RAM|ALT_INV_ram~355_q\ $end
$var wire 1 g1 \RAM|ALT_INV_ram~746_combout\ $end
$var wire 1 h1 \RAM|ALT_INV_ram~379_q\ $end
$var wire 1 i1 \RAM|ALT_INV_ram~371_q\ $end
$var wire 1 j1 \RAM|ALT_INV_ram~347_q\ $end
$var wire 1 k1 \RAM|ALT_INV_ram~339_q\ $end
$var wire 1 l1 \RAM|ALT_INV_ram~745_combout\ $end
$var wire 1 m1 \RAM|ALT_INV_ram~331_q\ $end
$var wire 1 n1 \RAM|ALT_INV_ram~323_q\ $end
$var wire 1 o1 \RAM|ALT_INV_ram~299_q\ $end
$var wire 1 p1 \RAM|ALT_INV_ram~291_q\ $end
$var wire 1 q1 \RAM|ALT_INV_ram~744_combout\ $end
$var wire 1 r1 \RAM|ALT_INV_ram~315_q\ $end
$var wire 1 s1 \RAM|ALT_INV_ram~307_q\ $end
$var wire 1 t1 \RAM|ALT_INV_ram~283_q\ $end
$var wire 1 u1 \RAM|ALT_INV_ram~275_q\ $end
$var wire 1 v1 \RAM|ALT_INV_ram~743_combout\ $end
$var wire 1 w1 \RAM|ALT_INV_ram~742_combout\ $end
$var wire 1 x1 \RAM|ALT_INV_ram~139_q\ $end
$var wire 1 y1 \RAM|ALT_INV_ram~131_q\ $end
$var wire 1 z1 \RAM|ALT_INV_ram~123_q\ $end
$var wire 1 {1 \RAM|ALT_INV_ram~115_q\ $end
$var wire 1 |1 \RAM|ALT_INV_ram~741_combout\ $end
$var wire 1 }1 \RAM|ALT_INV_ram~107_q\ $end
$var wire 1 ~1 \RAM|ALT_INV_ram~99_q\ $end
$var wire 1 !2 \RAM|ALT_INV_ram~91_q\ $end
$var wire 1 "2 \RAM|ALT_INV_ram~83_q\ $end
$var wire 1 #2 \RAM|ALT_INV_ram~740_combout\ $end
$var wire 1 $2 \RAM|ALT_INV_ram~75_q\ $end
$var wire 1 %2 \RAM|ALT_INV_ram~67_q\ $end
$var wire 1 &2 \RAM|ALT_INV_ram~59_q\ $end
$var wire 1 '2 \RAM|ALT_INV_ram~51_q\ $end
$var wire 1 (2 \RAM|ALT_INV_ram~739_combout\ $end
$var wire 1 )2 \RAM|ALT_INV_ram~43_q\ $end
$var wire 1 *2 \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 +2 \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 ,2 \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 -2 \CPU|MUX|ALT_INV_saida_MUX[3]~2_combout\ $end
$var wire 1 .2 \RAM|ALT_INV_ram~738_combout\ $end
$var wire 1 /2 \RAM|ALT_INV_ram~737_combout\ $end
$var wire 1 02 \RAM|ALT_INV_ram~736_combout\ $end
$var wire 1 12 \RAM|ALT_INV_ram~522_q\ $end
$var wire 1 22 \RAM|ALT_INV_ram~394_q\ $end
$var wire 1 32 \RAM|ALT_INV_ram~458_q\ $end
$var wire 1 42 \RAM|ALT_INV_ram~330_q\ $end
$var wire 1 52 \RAM|ALT_INV_ram~735_combout\ $end
$var wire 1 62 \RAM|ALT_INV_ram~514_q\ $end
$var wire 1 72 \RAM|ALT_INV_ram~386_q\ $end
$var wire 1 82 \RAM|ALT_INV_ram~450_q\ $end
$var wire 1 92 \RAM|ALT_INV_ram~322_q\ $end
$var wire 1 :2 \RAM|ALT_INV_ram~734_combout\ $end
$var wire 1 ;2 \RAM|ALT_INV_ram~490_q\ $end
$var wire 1 <2 \RAM|ALT_INV_ram~362_q\ $end
$var wire 1 =2 \RAM|ALT_INV_ram~426_q\ $end
$var wire 1 >2 \RAM|ALT_INV_ram~298_q\ $end
$var wire 1 ?2 \RAM|ALT_INV_ram~733_combout\ $end
$var wire 1 @2 \RAM|ALT_INV_ram~482_q\ $end
$var wire 1 A2 \RAM|ALT_INV_ram~354_q\ $end
$var wire 1 B2 \RAM|ALT_INV_ram~418_q\ $end
$var wire 1 C2 \RAM|ALT_INV_ram~290_q\ $end
$var wire 1 D2 \RAM|ALT_INV_ram~732_combout\ $end
$var wire 1 E2 \RAM|ALT_INV_ram~731_combout\ $end
$var wire 1 F2 \RAM|ALT_INV_ram~266_q\ $end
$var wire 1 G2 \RAM|ALT_INV_ram~234_q\ $end
$var wire 1 H2 \RAM|ALT_INV_ram~138_q\ $end
$var wire 1 I2 \RAM|ALT_INV_ram~106_q\ $end
$var wire 1 J2 \RAM|ALT_INV_ram~730_combout\ $end
$var wire 1 K2 \RAM|ALT_INV_ram~258_q\ $end
$var wire 1 L2 \RAM|ALT_INV_ram~226_q\ $end
$var wire 1 M2 \RAM|ALT_INV_ram~130_q\ $end
$var wire 1 N2 \RAM|ALT_INV_ram~98_q\ $end
$var wire 1 O2 \RAM|ALT_INV_ram~729_combout\ $end
$var wire 1 P2 \RAM|ALT_INV_ram~202_q\ $end
$var wire 1 Q2 \RAM|ALT_INV_ram~170_q\ $end
$var wire 1 R2 \RAM|ALT_INV_ram~74_q\ $end
$var wire 1 S2 \RAM|ALT_INV_ram~42_q\ $end
$var wire 1 T2 \RAM|ALT_INV_ram~728_combout\ $end
$var wire 1 U2 \RAM|ALT_INV_ram~194_q\ $end
$var wire 1 V2 \RAM|ALT_INV_ram~162_q\ $end
$var wire 1 W2 \RAM|ALT_INV_ram~66_q\ $end
$var wire 1 X2 \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 Y2 \RAM|ALT_INV_ram~727_combout\ $end
$var wire 1 Z2 \RAM|ALT_INV_ram~726_combout\ $end
$var wire 1 [2 \RAM|ALT_INV_ram~506_q\ $end
$var wire 1 \2 \RAM|ALT_INV_ram~498_q\ $end
$var wire 1 ]2 \RAM|ALT_INV_ram~378_q\ $end
$var wire 1 ^2 \RAM|ALT_INV_ram~370_q\ $end
$var wire 1 _2 \RAM|ALT_INV_ram~725_combout\ $end
$var wire 1 `2 \RAM|ALT_INV_ram~474_q\ $end
$var wire 1 a2 \RAM|ALT_INV_ram~466_q\ $end
$var wire 1 b2 \RAM|ALT_INV_ram~346_q\ $end
$var wire 1 c2 \RAM|ALT_INV_ram~338_q\ $end
$var wire 1 d2 \RAM|ALT_INV_ram~724_combout\ $end
$var wire 1 e2 \RAM|ALT_INV_ram~442_q\ $end
$var wire 1 f2 \RAM|ALT_INV_ram~434_q\ $end
$var wire 1 g2 \RAM|ALT_INV_ram~314_q\ $end
$var wire 1 h2 \RAM|ALT_INV_ram~306_q\ $end
$var wire 1 i2 \RAM|ALT_INV_ram~723_combout\ $end
$var wire 1 j2 \RAM|ALT_INV_ram~410_q\ $end
$var wire 1 k2 \RAM|ALT_INV_ram~402_q\ $end
$var wire 1 l2 \RAM|ALT_INV_ram~282_q\ $end
$var wire 1 m2 \RAM|ALT_INV_ram~274_q\ $end
$var wire 1 n2 \RAM|ALT_INV_ram~722_combout\ $end
$var wire 1 o2 \RAM|ALT_INV_ram~721_combout\ $end
$var wire 1 p2 \RAM|ALT_INV_ram~250_q\ $end
$var wire 1 q2 \RAM|ALT_INV_ram~122_q\ $end
$var wire 1 r2 \RAM|ALT_INV_ram~186_q\ $end
$var wire 1 s2 \RAM|ALT_INV_ram~58_q\ $end
$var wire 1 t2 \RAM|ALT_INV_ram~720_combout\ $end
$var wire 1 u2 \RAM|ALT_INV_ram~242_q\ $end
$var wire 1 v2 \RAM|ALT_INV_ram~114_q\ $end
$var wire 1 w2 \RAM|ALT_INV_ram~178_q\ $end
$var wire 1 x2 \RAM|ALT_INV_ram~50_q\ $end
$var wire 1 y2 \RAM|ALT_INV_ram~719_combout\ $end
$var wire 1 z2 \RAM|ALT_INV_ram~218_q\ $end
$var wire 1 {2 \RAM|ALT_INV_ram~90_q\ $end
$var wire 1 |2 \RAM|ALT_INV_ram~154_q\ $end
$var wire 1 }2 \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 ~2 \RAM|ALT_INV_ram~718_combout\ $end
$var wire 1 !3 \RAM|ALT_INV_ram~210_q\ $end
$var wire 1 "3 \RAM|ALT_INV_ram~82_q\ $end
$var wire 1 #3 \RAM|ALT_INV_ram~146_q\ $end
$var wire 1 $3 \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 %3 \CPU|MUX|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 &3 \RAM|ALT_INV_ram~717_combout\ $end
$var wire 1 '3 \RAM|ALT_INV_ram~716_combout\ $end
$var wire 1 (3 \RAM|ALT_INV_ram~715_combout\ $end
$var wire 1 )3 \RAM|ALT_INV_ram~521_q\ $end
$var wire 1 *3 \RAM|ALT_INV_ram~265_q\ $end
$var wire 1 +3 \RAM|ALT_INV_ram~505_q\ $end
$var wire 1 ,3 \RAM|ALT_INV_ram~249_q\ $end
$var wire 1 -3 \RAM|ALT_INV_ram~714_combout\ $end
$var wire 1 .3 \RAM|ALT_INV_ram~457_q\ $end
$var wire 1 /3 \RAM|ALT_INV_ram~201_q\ $end
$var wire 1 03 \RAM|ALT_INV_ram~441_q\ $end
$var wire 1 13 \RAM|ALT_INV_ram~185_q\ $end
$var wire 1 23 \RAM|ALT_INV_ram~713_combout\ $end
$var wire 1 33 \RAM|ALT_INV_ram~393_q\ $end
$var wire 1 43 \RAM|ALT_INV_ram~137_q\ $end
$var wire 1 53 \RAM|ALT_INV_ram~377_q\ $end
$var wire 1 63 \RAM|ALT_INV_ram~121_q\ $end
$var wire 1 73 \RAM|ALT_INV_ram~712_combout\ $end
$var wire 1 83 \RAM|ALT_INV_ram~329_q\ $end
$var wire 1 93 \RAM|ALT_INV_ram~73_q\ $end
$var wire 1 :3 \RAM|ALT_INV_ram~313_q\ $end
$var wire 1 ;3 \RAM|ALT_INV_ram~57_q\ $end
$var wire 1 <3 \RAM|ALT_INV_ram~711_combout\ $end
$var wire 1 =3 \RAM|ALT_INV_ram~710_combout\ $end
$var wire 1 >3 \RAM|ALT_INV_ram~489_q\ $end
$var wire 1 ?3 \RAM|ALT_INV_ram~233_q\ $end
$var wire 1 @3 \RAM|ALT_INV_ram~361_q\ $end
$var wire 1 A3 \RAM|ALT_INV_ram~105_q\ $end
$var wire 1 B3 \RAM|ALT_INV_ram~709_combout\ $end
$var wire 1 C3 \RAM|ALT_INV_ram~473_q\ $end
$var wire 1 D3 \RAM|ALT_INV_ram~217_q\ $end
$var wire 1 E3 \RAM|ALT_INV_ram~345_q\ $end
$var wire 1 F3 \RAM|ALT_INV_ram~89_q\ $end
$var wire 1 G3 \RAM|ALT_INV_ram~708_combout\ $end
$var wire 1 H3 \RAM|ALT_INV_ram~425_q\ $end
$var wire 1 I3 \RAM|ALT_INV_ram~169_q\ $end
$var wire 1 J3 \RAM|ALT_INV_ram~297_q\ $end
$var wire 1 K3 \RAM|ALT_INV_ram~41_q\ $end
$var wire 1 L3 \RAM|ALT_INV_ram~707_combout\ $end
$var wire 1 M3 \RAM|ALT_INV_ram~409_q\ $end
$var wire 1 N3 \RAM|ALT_INV_ram~153_q\ $end
$var wire 1 O3 \RAM|ALT_INV_ram~281_q\ $end
$var wire 1 P3 \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 Q3 \RAM|ALT_INV_ram~706_combout\ $end
$var wire 1 R3 \RAM|ALT_INV_ram~705_combout\ $end
$var wire 1 S3 \RAM|ALT_INV_ram~513_q\ $end
$var wire 1 T3 \RAM|ALT_INV_ram~257_q\ $end
$var wire 1 U3 \RAM|ALT_INV_ram~497_q\ $end
$var wire 1 V3 \RAM|ALT_INV_ram~241_q\ $end
$var wire 1 W3 \RAM|ALT_INV_ram~704_combout\ $end
$var wire 1 X3 \RAM|ALT_INV_ram~385_q\ $end
$var wire 1 Y3 \RAM|ALT_INV_ram~129_q\ $end
$var wire 1 Z3 \RAM|ALT_INV_ram~369_q\ $end
$var wire 1 [3 \RAM|ALT_INV_ram~113_q\ $end
$var wire 1 \3 \RAM|ALT_INV_ram~703_combout\ $end
$var wire 1 ]3 \RAM|ALT_INV_ram~449_q\ $end
$var wire 1 ^3 \RAM|ALT_INV_ram~193_q\ $end
$var wire 1 _3 \RAM|ALT_INV_ram~433_q\ $end
$var wire 1 `3 \RAM|ALT_INV_ram~177_q\ $end
$var wire 1 a3 \RAM|ALT_INV_ram~702_combout\ $end
$var wire 1 b3 \RAM|ALT_INV_ram~321_q\ $end
$var wire 1 c3 \RAM|ALT_INV_ram~65_q\ $end
$var wire 1 d3 \RAM|ALT_INV_ram~305_q\ $end
$var wire 1 e3 \RAM|ALT_INV_ram~49_q\ $end
$var wire 1 f3 \RAM|ALT_INV_ram~701_combout\ $end
$var wire 1 g3 \RAM|ALT_INV_ram~700_combout\ $end
$var wire 1 h3 \RAM|ALT_INV_ram~481_q\ $end
$var wire 1 i3 \RAM|ALT_INV_ram~225_q\ $end
$var wire 1 j3 \RAM|ALT_INV_ram~465_q\ $end
$var wire 1 k3 \RAM|ALT_INV_ram~209_q\ $end
$var wire 1 l3 \RAM|ALT_INV_ram~699_combout\ $end
$var wire 1 m3 \RAM|ALT_INV_ram~353_q\ $end
$var wire 1 n3 \RAM|ALT_INV_ram~97_q\ $end
$var wire 1 o3 \RAM|ALT_INV_ram~337_q\ $end
$var wire 1 p3 \RAM|ALT_INV_ram~81_q\ $end
$var wire 1 q3 \RAM|ALT_INV_ram~698_combout\ $end
$var wire 1 r3 \RAM|ALT_INV_ram~417_q\ $end
$var wire 1 s3 \RAM|ALT_INV_ram~161_q\ $end
$var wire 1 t3 \RAM|ALT_INV_ram~401_q\ $end
$var wire 1 u3 \RAM|ALT_INV_ram~145_q\ $end
$var wire 1 v3 \RAM|ALT_INV_ram~697_combout\ $end
$var wire 1 w3 \RAM|ALT_INV_ram~289_q\ $end
$var wire 1 x3 \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 y3 \RAM|ALT_INV_ram~273_q\ $end
$var wire 1 z3 \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 {3 \CPU|MUX|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 |3 \RAM|ALT_INV_ram~696_combout\ $end
$var wire 1 }3 \RAM|ALT_INV_ram~695_combout\ $end
$var wire 1 ~3 \RAM|ALT_INV_ram~694_combout\ $end
$var wire 1 !4 \RAM|ALT_INV_ram~520_q\ $end
$var wire 1 "4 \RAM|ALT_INV_ram~512_q\ $end
$var wire 1 #4 \RAM|ALT_INV_ram~488_q\ $end
$var wire 1 $4 \RAM|ALT_INV_ram~480_q\ $end
$var wire 1 %4 \RAM|ALT_INV_ram~693_combout\ $end
$var wire 1 &4 \RAM|ALT_INV_ram~504_q\ $end
$var wire 1 '4 \RAM|ALT_INV_ram~496_q\ $end
$var wire 1 (4 \RAM|ALT_INV_ram~472_q\ $end
$var wire 1 )4 \RAM|ALT_INV_ram~464_q\ $end
$var wire 1 *4 \RAM|ALT_INV_ram~692_combout\ $end
$var wire 1 +4 \RAM|ALT_INV_ram~456_q\ $end
$var wire 1 ,4 \RAM|ALT_INV_ram~448_q\ $end
$var wire 1 -4 \RAM|ALT_INV_ram~424_q\ $end
$var wire 1 .4 \RAM|ALT_INV_ram~416_q\ $end
$var wire 1 /4 \RAM|ALT_INV_ram~691_combout\ $end
$var wire 1 04 \RAM|ALT_INV_ram~440_q\ $end
$var wire 1 14 \RAM|ALT_INV_ram~432_q\ $end
$var wire 1 24 \RAM|ALT_INV_ram~408_q\ $end
$var wire 1 34 \RAM|ALT_INV_ram~400_q\ $end
$var wire 1 44 \RAM|ALT_INV_ram~690_combout\ $end
$var wire 1 54 \RAM|ALT_INV_ram~689_combout\ $end
$var wire 1 64 \RAM|ALT_INV_ram~264_q\ $end
$var wire 1 74 \RAM|ALT_INV_ram~256_q\ $end
$var wire 1 84 \RAM|ALT_INV_ram~232_q\ $end
$var wire 1 94 \RAM|ALT_INV_ram~224_q\ $end
$var wire 1 :4 \RAM|ALT_INV_ram~688_combout\ $end
$var wire 1 ;4 \RAM|ALT_INV_ram~248_q\ $end
$var wire 1 <4 \RAM|ALT_INV_ram~240_q\ $end
$var wire 1 =4 \RAM|ALT_INV_ram~216_q\ $end
$var wire 1 >4 \RAM|ALT_INV_ram~208_q\ $end
$var wire 1 ?4 \RAM|ALT_INV_ram~687_combout\ $end
$var wire 1 @4 \RAM|ALT_INV_ram~200_q\ $end
$var wire 1 A4 \RAM|ALT_INV_ram~192_q\ $end
$var wire 1 B4 \RAM|ALT_INV_ram~168_q\ $end
$var wire 1 C4 \RAM|ALT_INV_ram~160_q\ $end
$var wire 1 D4 \RAM|ALT_INV_ram~686_combout\ $end
$var wire 1 E4 \RAM|ALT_INV_ram~184_q\ $end
$var wire 1 F4 \RAM|ALT_INV_ram~176_q\ $end
$var wire 1 G4 \RAM|ALT_INV_ram~152_q\ $end
$var wire 1 H4 \RAM|ALT_INV_ram~144_q\ $end
$var wire 1 I4 \RAM|ALT_INV_ram~685_combout\ $end
$var wire 1 J4 \RAM|ALT_INV_ram~684_combout\ $end
$var wire 1 K4 \RAM|ALT_INV_ram~392_q\ $end
$var wire 1 L4 \RAM|ALT_INV_ram~376_q\ $end
$var wire 1 M4 \RAM|ALT_INV_ram~328_q\ $end
$var wire 1 N4 \RAM|ALT_INV_ram~312_q\ $end
$var wire 1 O4 \RAM|ALT_INV_ram~683_combout\ $end
$var wire 1 P4 \RAM|ALT_INV_ram~384_q\ $end
$var wire 1 Q4 \RAM|ALT_INV_ram~368_q\ $end
$var wire 1 R4 \RAM|ALT_INV_ram~320_q\ $end
$var wire 1 S4 \RAM|ALT_INV_ram~304_q\ $end
$var wire 1 T4 \RAM|ALT_INV_ram~682_combout\ $end
$var wire 1 U4 \RAM|ALT_INV_ram~360_q\ $end
$var wire 1 V4 \RAM|ALT_INV_ram~344_q\ $end
$var wire 1 W4 \RAM|ALT_INV_ram~296_q\ $end
$var wire 1 X4 \RAM|ALT_INV_ram~280_q\ $end
$var wire 1 Y4 \RAM|ALT_INV_ram~681_combout\ $end
$var wire 1 Z4 \RAM|ALT_INV_ram~352_q\ $end
$var wire 1 [4 \RAM|ALT_INV_ram~336_q\ $end
$var wire 1 \4 \RAM|ALT_INV_ram~288_q\ $end
$var wire 1 ]4 \RAM|ALT_INV_ram~272_q\ $end
$var wire 1 ^4 \RAM|ALT_INV_ram~680_combout\ $end
$var wire 1 _4 \RAM|ALT_INV_ram~679_combout\ $end
$var wire 1 `4 \RAM|ALT_INV_ram~136_q\ $end
$var wire 1 a4 \RAM|ALT_INV_ram~128_q\ $end
$var wire 1 b4 \RAM|ALT_INV_ram~104_q\ $end
$var wire 1 c4 \RAM|ALT_INV_ram~96_q\ $end
$var wire 1 d4 \RAM|ALT_INV_ram~678_combout\ $end
$var wire 1 e4 \RAM|ALT_INV_ram~120_q\ $end
$var wire 1 f4 \RAM|ALT_INV_ram~112_q\ $end
$var wire 1 g4 \RAM|ALT_INV_ram~88_q\ $end
$var wire 1 h4 \RAM|ALT_INV_ram~80_q\ $end
$var wire 1 i4 \RAM|ALT_INV_ram~677_combout\ $end
$var wire 1 j4 \RAM|ALT_INV_ram~72_q\ $end
$var wire 1 k4 \RAM|ALT_INV_ram~64_q\ $end
$var wire 1 l4 \RAM|ALT_INV_ram~40_q\ $end
$var wire 1 m4 \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 n4 \RAM|ALT_INV_ram~676_combout\ $end
$var wire 1 o4 \RAM|ALT_INV_ram~56_q\ $end
$var wire 1 p4 \RAM|ALT_INV_ram~48_q\ $end
$var wire 1 q4 \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 r4 \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 s4 \ALT_INV_comb~14_combout\ $end
$var wire 1 t4 \CPU|ULA|ALT_INV_Equal0~0_combout\ $end
$var wire 1 u4 \RAM|ALT_INV_dado_out[0]~6_combout\ $end
$var wire 1 v4 \CPU|DEC|ALT_INV_saidaDecoder[3]~6_combout\ $end
$var wire 1 w4 \CPU|DEC|ALT_INV_saidaDecoder~5_combout\ $end
$var wire 1 x4 \RAM|ALT_INV_ram~674_combout\ $end
$var wire 1 y4 \RAM|ALT_INV_ram~672_combout\ $end
$var wire 1 z4 \RAM|ALT_INV_ram~670_combout\ $end
$var wire 1 {4 \RAM|ALT_INV_ram~668_combout\ $end
$var wire 1 |4 \RAM|ALT_INV_ram~666_combout\ $end
$var wire 1 }4 \RAM|ALT_INV_ram~664_combout\ $end
$var wire 1 ~4 \RAM|ALT_INV_ram~662_combout\ $end
$var wire 1 !5 \RAM|ALT_INV_ram~660_combout\ $end
$var wire 1 "5 \RAM|ALT_INV_ram~658_combout\ $end
$var wire 1 #5 \RAM|ALT_INV_ram~656_combout\ $end
$var wire 1 $5 \RAM|ALT_INV_ram~654_combout\ $end
$var wire 1 %5 \RAM|ALT_INV_ram~652_combout\ $end
$var wire 1 &5 \RAM|ALT_INV_ram~650_combout\ $end
$var wire 1 '5 \RAM|ALT_INV_ram~648_combout\ $end
$var wire 1 (5 \RAM|ALT_INV_ram~646_combout\ $end
$var wire 1 )5 \RAM|ALT_INV_ram~644_combout\ $end
$var wire 1 *5 \RAM|ALT_INV_ram~642_combout\ $end
$var wire 1 +5 \RAM|ALT_INV_ram~640_combout\ $end
$var wire 1 ,5 \RAM|ALT_INV_ram~638_combout\ $end
$var wire 1 -5 \RAM|ALT_INV_ram~636_combout\ $end
$var wire 1 .5 \RAM|ALT_INV_ram~634_combout\ $end
$var wire 1 /5 \RAM|ALT_INV_ram~632_combout\ $end
$var wire 1 05 \RAM|ALT_INV_ram~630_combout\ $end
$var wire 1 15 \RAM|ALT_INV_ram~628_combout\ $end
$var wire 1 25 \RAM|ALT_INV_ram~626_combout\ $end
$var wire 1 35 \RAM|ALT_INV_ram~624_combout\ $end
$var wire 1 45 \RAM|ALT_INV_ram~622_combout\ $end
$var wire 1 55 \RAM|ALT_INV_ram~620_combout\ $end
$var wire 1 65 \RAM|ALT_INV_ram~618_combout\ $end
$var wire 1 75 \RAM|ALT_INV_ram~616_combout\ $end
$var wire 1 85 \RAM|ALT_INV_ram~614_combout\ $end
$var wire 1 95 \RAM|ALT_INV_ram~612_combout\ $end
$var wire 1 :5 \RAM|ALT_INV_ram~610_combout\ $end
$var wire 1 ;5 \RAM|ALT_INV_ram~608_combout\ $end
$var wire 1 <5 \RAM|ALT_INV_ram~606_combout\ $end
$var wire 1 =5 \RAM|ALT_INV_ram~604_combout\ $end
$var wire 1 >5 \RAM|ALT_INV_ram~602_combout\ $end
$var wire 1 ?5 \RAM|ALT_INV_ram~600_combout\ $end
$var wire 1 @5 \RAM|ALT_INV_ram~598_combout\ $end
$var wire 1 A5 \RAM|ALT_INV_ram~596_combout\ $end
$var wire 1 B5 \RAM|ALT_INV_ram~594_combout\ $end
$var wire 1 C5 \RAM|ALT_INV_ram~592_combout\ $end
$var wire 1 D5 \RAM|ALT_INV_ram~590_combout\ $end
$var wire 1 E5 \RAM|ALT_INV_ram~588_combout\ $end
$var wire 1 F5 \RAM|ALT_INV_ram~586_combout\ $end
$var wire 1 G5 \RAM|ALT_INV_ram~584_combout\ $end
$var wire 1 H5 \RAM|ALT_INV_ram~582_combout\ $end
$var wire 1 I5 \RAM|ALT_INV_ram~580_combout\ $end
$var wire 1 J5 \RAM|ALT_INV_ram~578_combout\ $end
$var wire 1 K5 \RAM|ALT_INV_ram~576_combout\ $end
$var wire 1 L5 \RAM|ALT_INV_ram~574_combout\ $end
$var wire 1 M5 \RAM|ALT_INV_ram~572_combout\ $end
$var wire 1 N5 \RAM|ALT_INV_ram~570_combout\ $end
$var wire 1 O5 \RAM|ALT_INV_ram~568_combout\ $end
$var wire 1 P5 \RAM|ALT_INV_ram~566_combout\ $end
$var wire 1 Q5 \RAM|ALT_INV_ram~564_combout\ $end
$var wire 1 R5 \RAM|ALT_INV_ram~562_combout\ $end
$var wire 1 S5 \RAM|ALT_INV_ram~560_combout\ $end
$var wire 1 T5 \RAM|ALT_INV_ram~558_combout\ $end
$var wire 1 U5 \RAM|ALT_INV_ram~556_combout\ $end
$var wire 1 V5 \RAM|ALT_INV_ram~554_combout\ $end
$var wire 1 W5 \RAM|ALT_INV_ram~552_combout\ $end
$var wire 1 X5 \RAM|ALT_INV_ram~550_combout\ $end
$var wire 1 Y5 \RAM|ALT_INV_process_0~1_combout\ $end
$var wire 1 Z5 \RAM|ALT_INV_ram~548_combout\ $end
$var wire 1 [5 \ALT_INV_comb~12_combout\ $end
$var wire 1 \5 \ALT_INV_comb~10_combout\ $end
$var wire 1 ]5 \ALT_INV_comb~4_combout\ $end
$var wire 1 ^5 \ALT_INV_comb~3_combout\ $end
$var wire 1 _5 \CPU|DEC|ALT_INV_saidaDecoder[4]~3_combout\ $end
$var wire 1 `5 \ALT_INV_comb~2_combout\ $end
$var wire 1 a5 \RAM|ALT_INV_dado_out[0]~5_combout\ $end
$var wire 1 b5 \RAM|ALT_INV_dado_out[0]~4_combout\ $end
$var wire 1 c5 \RAM|ALT_INV_dado_out[0]~2_combout\ $end
$var wire 1 d5 \ALT_INV_comb~1_combout\ $end
$var wire 1 e5 \CPU|DEC|ALT_INV_saidaDecoder[10]~2_combout\ $end
$var wire 1 f5 \RAM|ALT_INV_dado_out[0]~1_combout\ $end
$var wire 1 g5 \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 h5 \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 i5 \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 j5 \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 k5 \RAM|ALT_INV_ram~519_q\ $end
$var wire 1 l5 \RAM|ALT_INV_ram~263_q\ $end
$var wire 1 m5 \RAM|ALT_INV_ram~455_q\ $end
$var wire 1 n5 \RAM|ALT_INV_ram~199_q\ $end
$var wire 1 o5 \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 p5 \RAM|ALT_INV_ram~487_q\ $end
$var wire 1 q5 \RAM|ALT_INV_ram~231_q\ $end
$var wire 1 r5 \RAM|ALT_INV_ram~423_q\ $end
$var wire 1 s5 \RAM|ALT_INV_ram~167_q\ $end
$var wire 1 t5 \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 u5 \RAM|ALT_INV_ram~391_q\ $end
$var wire 1 v5 \RAM|ALT_INV_ram~135_q\ $end
$var wire 1 w5 \RAM|ALT_INV_ram~327_q\ $end
$var wire 1 x5 \RAM|ALT_INV_ram~71_q\ $end
$var wire 1 y5 \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 z5 \RAM|ALT_INV_ram~359_q\ $end
$var wire 1 {5 \RAM|ALT_INV_ram~103_q\ $end
$var wire 1 |5 \RAM|ALT_INV_ram~295_q\ $end
$var wire 1 }5 \RAM|ALT_INV_ram~39_q\ $end
$var wire 1 ~5 \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 !6 \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 "6 \RAM|ALT_INV_ram~511_q\ $end
$var wire 1 #6 \RAM|ALT_INV_ram~255_q\ $end
$var wire 1 $6 \RAM|ALT_INV_ram~383_q\ $end
$var wire 1 %6 \RAM|ALT_INV_ram~127_q\ $end
$var wire 1 &6 \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 '6 \RAM|ALT_INV_ram~479_q\ $end
$var wire 1 (6 \RAM|ALT_INV_ram~223_q\ $end
$var wire 1 )6 \RAM|ALT_INV_ram~351_q\ $end
$var wire 1 *6 \RAM|ALT_INV_ram~95_q\ $end
$var wire 1 +6 \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 ,6 \RAM|ALT_INV_ram~447_q\ $end
$var wire 1 -6 \RAM|ALT_INV_ram~191_q\ $end
$var wire 1 .6 \RAM|ALT_INV_ram~319_q\ $end
$var wire 1 /6 \RAM|ALT_INV_ram~63_q\ $end
$var wire 1 06 \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 16 \RAM|ALT_INV_ram~415_q\ $end
$var wire 1 26 \RAM|ALT_INV_ram~159_q\ $end
$var wire 1 36 \RAM|ALT_INV_ram~287_q\ $end
$var wire 1 46 \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 56 \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 66 \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 76 \RAM|ALT_INV_ram~503_q\ $end
$var wire 1 86 \RAM|ALT_INV_ram~247_q\ $end
$var wire 1 96 \RAM|ALT_INV_ram~375_q\ $end
$var wire 1 :6 \RAM|ALT_INV_ram~119_q\ $end
$var wire 1 ;6 \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 <6 \RAM|ALT_INV_ram~471_q\ $end
$var wire 1 =6 \RAM|ALT_INV_ram~215_q\ $end
$var wire 1 >6 \RAM|ALT_INV_ram~343_q\ $end
$var wire 1 ?6 \RAM|ALT_INV_ram~87_q\ $end
$var wire 1 @6 \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 A6 \RAM|ALT_INV_ram~439_q\ $end
$var wire 1 B6 \RAM|ALT_INV_ram~183_q\ $end
$var wire 1 C6 \RAM|ALT_INV_ram~311_q\ $end
$var wire 1 D6 \RAM|ALT_INV_ram~55_q\ $end
$var wire 1 E6 \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 F6 \RAM|ALT_INV_ram~407_q\ $end
$var wire 1 G6 \RAM|ALT_INV_ram~151_q\ $end
$var wire 1 H6 \RAM|ALT_INV_ram~279_q\ $end
$var wire 1 I6 \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 J6 \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 K6 \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 L6 \RAM|ALT_INV_ram~495_q\ $end
$var wire 1 M6 \RAM|ALT_INV_ram~239_q\ $end
$var wire 1 N6 \RAM|ALT_INV_ram~367_q\ $end
$var wire 1 O6 \RAM|ALT_INV_ram~111_q\ $end
$var wire 1 P6 \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 Q6 \RAM|ALT_INV_ram~463_q\ $end
$var wire 1 R6 \RAM|ALT_INV_ram~207_q\ $end
$var wire 1 S6 \RAM|ALT_INV_ram~335_q\ $end
$var wire 1 T6 \RAM|ALT_INV_ram~79_q\ $end
$var wire 1 U6 \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 V6 \RAM|ALT_INV_ram~431_q\ $end
$var wire 1 W6 \RAM|ALT_INV_ram~175_q\ $end
$var wire 1 X6 \RAM|ALT_INV_ram~303_q\ $end
$var wire 1 Y6 \RAM|ALT_INV_ram~47_q\ $end
$var wire 1 Z6 \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 [6 \RAM|ALT_INV_ram~399_q\ $end
$var wire 1 \6 \RAM|ALT_INV_ram~143_q\ $end
$var wire 1 ]6 \RAM|ALT_INV_ram~271_q\ $end
$var wire 1 ^6 \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 _6 \CPU|RREG|ALT_INV_DOUT\ [8] $end
$var wire 1 `6 \CPU|RREG|ALT_INV_DOUT\ [7] $end
$var wire 1 a6 \CPU|RREG|ALT_INV_DOUT\ [6] $end
$var wire 1 b6 \CPU|RREG|ALT_INV_DOUT\ [5] $end
$var wire 1 c6 \CPU|RREG|ALT_INV_DOUT\ [4] $end
$var wire 1 d6 \CPU|RREG|ALT_INV_DOUT\ [3] $end
$var wire 1 e6 \CPU|RREG|ALT_INV_DOUT\ [2] $end
$var wire 1 f6 \CPU|RREG|ALT_INV_DOUT\ [1] $end
$var wire 1 g6 \CPU|RREG|ALT_INV_DOUT\ [0] $end
$var wire 1 h6 \ROM|ALT_INV_memROM~23_combout\ $end
$var wire 1 i6 \ROM|ALT_INV_memROM~22_combout\ $end
$var wire 1 j6 \ROM|ALT_INV_memROM~21_combout\ $end
$var wire 1 k6 \CPU|LOG|ALT_INV_saidaLogica[0]~0_combout\ $end
$var wire 1 l6 \CPU|MUX4|ALT_INV_Equal2~0_combout\ $end
$var wire 1 m6 \CPU|FREG|ALT_INV_DOUT~q\ $end
$var wire 1 n6 \ROM|ALT_INV_memROM~20_combout\ $end
$var wire 1 o6 \ROM|ALT_INV_memROM~19_combout\ $end
$var wire 1 p6 \ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 q6 \FLIP_FLOP_KEY0|ALT_INV_Equal0~2_combout\ $end
$var wire 1 r6 \FLIP_FLOP_KEY0|ALT_INV_Equal0~1_combout\ $end
$var wire 1 s6 \FLIP_FLOP_KEY0|ALT_INV_Equal0~0_combout\ $end
$var wire 1 t6 \ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 u6 \ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 v6 \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 w6 \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 x6 \L7Gf|REGD|ALT_INV_DOUT\ [3] $end
$var wire 1 y6 \L7Gf|REGD|ALT_INV_DOUT\ [2] $end
$var wire 1 z6 \L7Gf|REGD|ALT_INV_DOUT\ [1] $end
$var wire 1 {6 \L7Gf|REGD|ALT_INV_DOUT\ [0] $end
$var wire 1 |6 \L7Ge|REGD|ALT_INV_DOUT\ [3] $end
$var wire 1 }6 \L7Ge|REGD|ALT_INV_DOUT\ [2] $end
$var wire 1 ~6 \L7Ge|REGD|ALT_INV_DOUT\ [1] $end
$var wire 1 !7 \L7Ge|REGD|ALT_INV_DOUT\ [0] $end
$var wire 1 "7 \L7Gd|REGD|ALT_INV_DOUT\ [3] $end
$var wire 1 #7 \L7Gd|REGD|ALT_INV_DOUT\ [2] $end
$var wire 1 $7 \L7Gd|REGD|ALT_INV_DOUT\ [1] $end
$var wire 1 %7 \L7Gd|REGD|ALT_INV_DOUT\ [0] $end
$var wire 1 &7 \L7Gc|REGD|ALT_INV_DOUT\ [3] $end
$var wire 1 '7 \L7Gc|REGD|ALT_INV_DOUT\ [2] $end
$var wire 1 (7 \L7Gc|REGD|ALT_INV_DOUT\ [1] $end
$var wire 1 )7 \L7Gc|REGD|ALT_INV_DOUT\ [0] $end
$var wire 1 *7 \L7Gb|REGD|ALT_INV_DOUT\ [3] $end
$var wire 1 +7 \L7Gb|REGD|ALT_INV_DOUT\ [2] $end
$var wire 1 ,7 \L7Gb|REGD|ALT_INV_DOUT\ [1] $end
$var wire 1 -7 \L7Gb|REGD|ALT_INV_DOUT\ [0] $end
$var wire 1 .7 \L7Ga|REGD|ALT_INV_DOUT\ [3] $end
$var wire 1 /7 \L7Ga|REGD|ALT_INV_DOUT\ [2] $end
$var wire 1 07 \L7Ga|REGD|ALT_INV_DOUT\ [1] $end
$var wire 1 17 \L7Ga|REGD|ALT_INV_DOUT\ [0] $end
$var wire 1 27 \REG9|ALT_INV_DOUT~q\ $end
$var wire 1 37 \REG8|ALT_INV_DOUT~q\ $end
$var wire 1 47 \ALT_INV_DEBUG~0_combout\ $end
$var wire 1 57 \ALT_INV_comb~0_combout\ $end
$var wire 1 67 \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 77 \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 87 \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 97 \CPU|DEC|ALT_INV_Equal10~0_combout\ $end
$var wire 1 :7 \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 ;7 \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 <7 \CPU|DEC|ALT_INV_saidaDecoder[10]~1_combout\ $end
$var wire 1 =7 \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 >7 \CPU|DEC|ALT_INV_saidaDecoder[10]~0_combout\ $end
$var wire 1 ?7 \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 @7 \DEM|ALT_INV_saidaDecoder[5]~0_combout\ $end
$var wire 1 A7 \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 B7 \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 C7 \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 D7 \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 E7 \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 F7 \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 G7 \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 H7 \FLIP_FLOP_KEY0|ALT_INV_saida~q\ $end
$var wire 1 I7 \RAM|ALT_INV_dado_out[0]~9_combout\ $end
$var wire 1 J7 \CPU|ULA|ALT_INV_Add1~29_sumout\ $end
$var wire 1 K7 \CPU|ULA|ALT_INV_Add1~25_sumout\ $end
$var wire 1 L7 \CPU|ULA|ALT_INV_Add1~21_sumout\ $end
$var wire 1 M7 \CPU|ULA|ALT_INV_Add1~17_sumout\ $end
$var wire 1 N7 \CPU|ULA|ALT_INV_Add1~13_sumout\ $end
$var wire 1 O7 \CPU|ULA|ALT_INV_Add1~9_sumout\ $end
$var wire 1 P7 \CPU|ULA|ALT_INV_Add1~5_sumout\ $end
$var wire 1 Q7 \CPU|ULA|ALT_INV_Add1~1_sumout\ $end
$var wire 1 R7 \CPU|ACU|ALT_INV_DOUT\ [7] $end
$var wire 1 S7 \CPU|ACU|ALT_INV_DOUT\ [6] $end
$var wire 1 T7 \CPU|ACU|ALT_INV_DOUT\ [5] $end
$var wire 1 U7 \CPU|ACU|ALT_INV_DOUT\ [4] $end
$var wire 1 V7 \CPU|ACU|ALT_INV_DOUT\ [3] $end
$var wire 1 W7 \CPU|ACU|ALT_INV_DOUT\ [2] $end
$var wire 1 X7 \CPU|ACU|ALT_INV_DOUT\ [1] $end
$var wire 1 Y7 \CPU|ACU|ALT_INV_DOUT\ [0] $end
$var wire 1 Z7 \CPU|SOM|ALT_INV_Add0~33_sumout\ $end
$var wire 1 [7 \CPU|SOM|ALT_INV_Add0~29_sumout\ $end
$var wire 1 \7 \CPU|SOM|ALT_INV_Add0~25_sumout\ $end
$var wire 1 ]7 \CPU|SOM|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ^7 \CPU|SOM|ALT_INV_Add0~17_sumout\ $end
$var wire 1 _7 \CPU|SOM|ALT_INV_Add0~13_sumout\ $end
$var wire 1 `7 \CPU|SOM|ALT_INV_Add0~9_sumout\ $end
$var wire 1 a7 \CPU|SOM|ALT_INV_Add0~5_sumout\ $end
$var wire 1 b7 \CPU|SOM|ALT_INV_Add0~1_sumout\ $end
$var wire 1 c7 \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 d7 \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 e7 \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 f7 \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 g7 \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 h7 \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 i7 \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 j7 \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 k7 \CPU|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0+
0,
0-
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0"
0#
0$
0%
z&
0'
0(
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
1.
0/
00
01
02
03
04
15
06
07
08
09
0:
0;
1<
0=
0>
0?
0@
0A
0B
1C
0D
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
0O
0P
1Q
0R
0S
0T
0U
0V
0W
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
z+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
1[!
0\!
0]!
0^!
0_!
0`!
0a!
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
1_6
1`6
1a6
1b6
1c6
1d6
1e6
1f6
1g6
1x6
1y6
1z6
1{6
1|6
1}6
1~6
1!7
1"7
1#7
1$7
1%7
1&7
1'7
1(7
1)7
1*7
1+7
1,7
1-7
1.7
1/7
107
117
1R7
1S7
1T7
1U7
1V7
1W7
1X7
1Y7
1c7
1d7
1e7
1f7
1g7
1h7
1i7
1j7
1k7
0!
0)
0l
1m
xn
1o
1p
1q
1r
1s
1t
0u
0v
xb!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
1o!
1p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
14"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
1?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
1M"
0N"
0O"
0P"
0Q"
1R"
0S"
0T"
0U"
0V"
1W"
0X"
0Y"
0Z"
1["
0\"
0]"
0^"
0_"
1`"
0a"
0b"
0c"
1d"
0e"
0f"
1g"
1h"
0i"
0j"
1k"
0l"
0m"
1n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
1E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
19%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
1:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
1D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
1L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
1S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
1V+
0W+
0X+
0Y+
0Z+
0[+
1\+
1]+
0^+
0_+
0`+
0a+
0b+
0c+
1d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
1i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
1z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
1$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
1.-
0/-
00-
01-
02-
03-
04-
05-
06-
17-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
1B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
1N-
1+.
1,.
1-.
1..
1/.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
1:.
1;.
1<.
1=.
1>.
1?.
1@.
1A.
1B.
1C.
0D.
1E.
1F.
1G.
1H.
1I.
1J.
0K.
1L.
1M.
1N.
1O.
1P.
1Q.
1R.
1S.
1T.
1U.
1V.
1W.
1X.
1Y.
1Z.
1[.
1\.
1].
1^.
1_.
1`.
1a.
1b.
1c.
1d.
1e.
1f.
1g.
1h.
1i.
1j.
1k.
1l.
1m.
1n.
1o.
1p.
1q.
1r.
1s.
1t.
1u.
1v.
1w.
1x.
1y.
1z.
1{.
1|.
1}.
1~.
1!/
1"/
1#/
1$/
1%/
1&/
1'/
1(/
1)/
1*/
1+/
1,/
1-/
1./
1//
10/
11/
12/
13/
14/
15/
16/
17/
18/
19/
1:/
1;/
1</
1=/
1>/
1?/
1@/
1A/
1B/
1C/
1D/
1E/
1F/
1G/
1H/
1I/
1J/
1K/
1L/
1M/
1N/
1O/
1P/
1Q/
1R/
1S/
1T/
1U/
1V/
1W/
1X/
1Y/
1Z/
1[/
1\/
1]/
1^/
1_/
1`/
1a/
1b/
1c/
1d/
1e/
1f/
1g/
1h/
1i/
1j/
1k/
1l/
1m/
1n/
1o/
1p/
1q/
1r/
1s/
1t/
1u/
1v/
1w/
1x/
1y/
1z/
1{/
1|/
1}/
1~/
1!0
1"0
1#0
1$0
1%0
1&0
1'0
1(0
1)0
1*0
1+0
1,0
1-0
1.0
1/0
100
110
120
130
140
150
160
170
180
190
1:0
1;0
1<0
1=0
1>0
1?0
1@0
1A0
1B0
1C0
1D0
1E0
1F0
1G0
1H0
1I0
1J0
1K0
1L0
1M0
1N0
1O0
1P0
1Q0
1R0
1S0
1T0
1U0
1V0
1W0
1X0
1Y0
1Z0
1[0
1\0
1]0
1^0
1_0
1`0
1a0
1b0
1c0
1d0
1e0
1f0
1g0
1h0
1i0
1j0
1k0
1l0
1m0
1n0
1o0
1p0
1q0
1r0
1s0
1t0
1u0
1v0
1w0
1x0
1y0
1z0
1{0
1|0
1}0
1~0
1!1
1"1
1#1
1$1
1%1
1&1
1'1
1(1
1)1
1*1
1+1
1,1
1-1
1.1
1/1
101
111
121
131
141
151
161
171
181
191
1:1
1;1
1<1
1=1
1>1
1?1
1@1
1A1
1B1
1C1
1D1
1E1
1F1
1G1
1H1
1I1
1J1
1K1
1L1
1M1
1N1
1O1
1P1
1Q1
1R1
1S1
1T1
1U1
1V1
1W1
1X1
1Y1
1Z1
1[1
1\1
1]1
1^1
1_1
1`1
1a1
1b1
1c1
1d1
1e1
1f1
1g1
1h1
1i1
1j1
1k1
1l1
1m1
1n1
1o1
1p1
1q1
1r1
1s1
1t1
1u1
1v1
1w1
1x1
1y1
1z1
1{1
1|1
1}1
1~1
1!2
1"2
1#2
1$2
1%2
1&2
1'2
1(2
1)2
1*2
1+2
1,2
1-2
1.2
1/2
102
112
122
132
142
152
162
172
182
192
1:2
1;2
1<2
1=2
1>2
1?2
1@2
1A2
1B2
1C2
1D2
1E2
1F2
1G2
1H2
1I2
1J2
1K2
1L2
1M2
1N2
1O2
1P2
1Q2
1R2
1S2
1T2
1U2
1V2
1W2
1X2
1Y2
1Z2
1[2
1\2
1]2
1^2
1_2
1`2
1a2
1b2
1c2
1d2
1e2
1f2
1g2
1h2
1i2
1j2
1k2
1l2
1m2
1n2
1o2
1p2
1q2
1r2
1s2
1t2
1u2
1v2
1w2
1x2
1y2
1z2
1{2
1|2
1}2
1~2
1!3
1"3
1#3
1$3
1%3
1&3
1'3
1(3
1)3
1*3
1+3
1,3
1-3
1.3
1/3
103
113
123
133
143
153
163
173
183
193
1:3
1;3
1<3
1=3
1>3
1?3
1@3
1A3
1B3
1C3
1D3
1E3
1F3
1G3
1H3
1I3
1J3
1K3
1L3
1M3
1N3
1O3
1P3
1Q3
1R3
1S3
1T3
1U3
1V3
1W3
1X3
1Y3
1Z3
1[3
1\3
1]3
1^3
1_3
1`3
1a3
1b3
1c3
1d3
1e3
1f3
1g3
1h3
1i3
1j3
1k3
1l3
1m3
1n3
1o3
1p3
1q3
1r3
1s3
1t3
1u3
1v3
1w3
1x3
1y3
1z3
1{3
1|3
1}3
1~3
1!4
1"4
1#4
1$4
1%4
1&4
1'4
1(4
1)4
1*4
1+4
1,4
1-4
1.4
1/4
104
114
124
134
144
154
164
174
184
194
1:4
1;4
1<4
1=4
1>4
1?4
1@4
1A4
1B4
1C4
1D4
1E4
1F4
1G4
1H4
1I4
1J4
1K4
1L4
1M4
1N4
1O4
1P4
1Q4
1R4
1S4
1T4
1U4
1V4
1W4
1X4
1Y4
1Z4
1[4
1\4
1]4
1^4
1_4
1`4
1a4
1b4
1c4
1d4
1e4
1f4
1g4
1h4
1i4
1j4
1k4
1l4
1m4
1n4
1o4
1p4
1q4
1r4
1s4
1t4
0u4
0v4
1w4
1x4
1y4
1z4
1{4
1|4
1}4
1~4
1!5
1"5
1#5
1$5
1%5
1&5
1'5
1(5
1)5
1*5
1+5
1,5
1-5
1.5
1/5
105
115
125
135
145
155
165
175
185
195
1:5
1;5
1<5
1=5
1>5
1?5
1@5
1A5
1B5
1C5
1D5
1E5
1F5
1G5
1H5
1I5
1J5
1K5
1L5
1M5
1N5
1O5
1P5
1Q5
1R5
1S5
1T5
1U5
1V5
1W5
1X5
1Y5
0Z5
1[5
1\5
1]5
1^5
0_5
1`5
1a5
1b5
0c5
1d5
1e5
1f5
1g5
1h5
1i5
1j5
1k5
1l5
1m5
1n5
1o5
1p5
1q5
1r5
1s5
1t5
1u5
1v5
1w5
1x5
1y5
1z5
1{5
1|5
1}5
1~5
1!6
1"6
1#6
1$6
1%6
1&6
1'6
1(6
1)6
1*6
1+6
1,6
1-6
1.6
1/6
106
116
126
136
146
156
166
176
186
196
1:6
1;6
1<6
1=6
1>6
1?6
1@6
1A6
1B6
1C6
1D6
1E6
1F6
1G6
1H6
1I6
1J6
1K6
1L6
1M6
1N6
1O6
1P6
1Q6
1R6
1S6
1T6
1U6
1V6
1W6
1X6
1Y6
1Z6
1[6
1\6
1]6
1^6
1h6
1i6
1j6
1k6
1l6
1m6
1n6
1o6
1p6
1q6
1r6
1s6
1t6
1u6
1v6
1w6
127
137
147
157
167
177
187
197
1:7
1;7
1<7
1=7
0>7
0?7
1@7
1A7
1B7
1C7
0D7
1E7
0F7
1G7
1H7
0I7
1J7
1K7
1L7
1M7
1N7
1O7
1P7
1Q7
1Z7
1[7
1\7
1]7
1^7
1_7
1`7
1a7
0b7
$end
#10000
1!
1u
1c!
1d!
1[-
1^+
04.
0k7
0\+
1("
12"
15"
0C.
0o6
1b7
1)"
0]+
04"
0?"
1o"
16"
0a7
097
0Y5
1v4
1K.
1*"
1b"
1e"
0k"
1f"
1F$
0h"
0M7
1l"
09%
0L7
1:%
0:&
0K7
1;&
0D(
0J7
1E(
0L(
0Q7
1M(
0S*
0P7
1T*
0V+
0O7
1W+
0N7
#20000
0!
0u
0c!
0d!
#30000
1!
1u
1c!
1d!
1h!
0[-
1Z-
0^+
14.
0j7
1k7
03.
1\+
0("
0)"
1+"
1&"
067
1a7
0b7
1,"
1)"
0+"
1]+
0*"
1'"
1:"
0a7
0^7
0,"
0`5
0j6
1-"
1*"
1^7
0E$
1S$
0-"
095
1Z5
0F$
1T$
#40000
0!
0u
0c!
0d!
#50000
1!
1u
1c!
1d!
1[-
1^+
04.
0k7
0\+
1("
02"
0&"
05"
19"
087
1C.
167
1o6
1b7
0)"
1+"
0]+
14"
1?"
0o"
0'"
06"
1A"
1a"
1C-
1a7
1,"
0[5
0I.
0p6
197
1j6
1Y5
0v4
0K.
0*"
0^7
0T$
1h"
1?$
0S$
1-"
195
0I5
#60000
0!
0u
0c!
0d!
#70000
1!
1u
1c!
1d!
0h!
0[-
0Z-
1Y-
1B"
1c-
0^+
14.
0Y7
01.
0i7
1j7
1k7
13.
1\+
0("
1)"
0+"
0,"
1k!
12"
0b"
1i"
0e"
1k"
1o+
1z+
1~+
1#,
1%,
1+,
15,
1;,
1=,
1`,
1%-
1E-
15"
0C.
1M7
0o6
1^7
0a7
0b7
0l"
19%
1j"
1$"
1,"
0k!
0)"
1]+
1*"
0-"
04"
0?"
1o"
16"
1a7
0^7
0_7
1L7
0$"
0:%
1:&
097
0Y5
1v4
1K.
1%"
1-"
0*"
1K7
1_7
1@$
0h"
0;&
1D(
0%"
1J7
0E(
1L(
1Q7
0M(
1S*
1P7
0T*
1V+
1O7
0W+
1N7
#80000
0!
0u
0c!
0d!
#90000
1!
1u
1c!
1d!
1[-
1^+
1M,
0I6
04.
0k7
0n!
0\+
1("
02"
05"
09"
1O,
0E6
187
1C.
1o6
1b7
1?7
1)"
0o!
0n"
0]+
14"
1?"
0o"
06"
0:"
0A"
0a"
0C-
1P,
0a7
056
1[5
1I.
1p6
1`5
197
1Y5
0v4
0K.
1_5
1>7
1*"
04"
0@$
17"
0f"
0?$
1E$
1b"
0i"
1e"
0M7
0Z5
1I5
0L.
1K.
0j"
#100000
0!
0u
0c!
0d!
#110000
1!
1-
1u
1z
1Z"
1c!
1d!
1_"
1h,
1h!
0[-
1Z-
0^+
0H7
0-.
14.
0j7
1k7
03.
1J"
1\+
0("
0)"
1+"
12"
1~!
1&"
1."
15"
1;"
1-!
0C7
0C.
077
067
0B7
0o6
1a7
0b7
0=7
0,"
1k!
1)"
0+"
1(
1]+
0*"
0?"
1!"
1/"
1F"
16"
1K"
1<"
1H"
1]"
1G(
0a7
1^7
1,"
0k!
1$"
0J.
0w6
0g5
0@7
0e5
097
057
0i6
0v6
1v4
0-"
1*"
0_7
0^7
0b"
1i"
0e"
1f"
1V"
1s"
0E$
0O,
07"
1h"
1Y"
1="
1G"
1X"
1N)
0$"
1-"
1%"
1_7
0b5
047
0d5
0a5
1L.
1E6
1Z5
0X5
0E.
1M7
1j"
0P,
0N)
0W"
0%"
1W"
1I7
156
1,!
1+!
0I7
0`"
0i,
1'
1&
1`"
1i,
1u4
0u4
1b"
0i"
1e"
0f"
0b"
1i"
0e"
1f"
0M7
0+!
0j"
1M7
1+!
1j"
0&
1&
#120000
0!
0u
0c!
0d!
#130000
1!
1u
1c!
1d!
1[-
1^+
04.
0k7
0\+
1("
02"
0~!
0&"
0."
05"
0;"
0K"
1_+
0<7
1e5
1C7
1C.
177
167
1B7
1o6
1b7
0)"
1+"
0]+
0!"
0/"
0F"
06"
1K"
0<"
0H"
0]"
0G(
0="
0G"
1c"
0h"
1a7
0,"
1k!
0t4
147
1d5
1J.
1w6
1g5
1@7
0e5
197
157
1i6
1v6
0*"
1^7
0V"
0s"
1E$
1O,
1F(
1I"
0X"
0Y"
0f"
1$"
0-"
0_7
1a5
1b5
0f5
0G.
0E6
0Z5
1X5
1E.
0,!
1P,
1X+
0i,
1Y"
1%"
0'
0a5
0F.
056
z+!
1Y+
0`"
z&
1u4
0+!
1b"
0i"
1e"
0&
0M7
0j"
1f"
0X+
1F.
0Y+
#140000
0!
0u
0c!
0d!
#150000
1!
0-
1u
0z
0Z"
1c!
1d!
0h!
0[-
1X-
0Z-
0Y-
0B"
0^+
14.
11.
1i7
1j7
0h7
1k7
13.
1\+
0("
0$"
1l!
1)"
0+"
1,"
0k!
1n!
12"
1e!
1q!
1&"
15"
0K"
0_+
1<7
1e5
0C.
067
0;7
0u6
0o6
0?7
0^7
0a7
1_7
0b7
1$"
0l!
0,"
1m!
0)"
1]+
0%"
1*"
1-"
1o!
1n"
1#"
1C"
1s!
1'"
1:"
16"
0Y"
17"
0I"
0c"
0F(
1a7
0\7
1^7
0_7
0m!
1G.
1t4
1f5
0L.
1a5
097
0`5
0j6
0n6
0H.
0t6
0_5
0>7
1%"
0-"
1u!
0*"
1\7
0P,
14"
1?"
1&$
0E$
07"
1;&
0D(
1`"
1i,
0f"
0u!
0u4
0J7
1L.
1Z5
015
0v4
0K.
156
z+!
1E(
0L(
16%
19&
1<&
0Q7
z&
1M(
0S*
0{3
0P7
1j"
1l"
09%
1m"
1T*
0V+
0O7
0L7
1W+
1:%
0:&
0K7
0N7
0;&
1J7
#160000
0!
0u
0c!
0d!
#170000
1!
1u
1c!
1d!
1[-
1^+
04.
0k7
0n!
0\+
1("
0e!
0q!
0&"
1."
0n"
1_+
0<7
1_5
077
167
1;7
1u6
1b7
1?7
1)"
0o!
0]+
0#"
0C"
0s!
0'"
0:"
1/"
1F"
04"
0?"
1c"
0a7
0t4
1v4
1K.
057
0i6
1`5
1j6
1n6
1H.
1t6
1>7
1*"
1P,
1t!
13"
1[+
1`+
1V"
1s"
0&$
0O,
1;&
0b"
1i"
0e"
06%
09&
1f"
1;%
0<&
1@'
1N(
1O)
1X*
1{3
1M7
0J7
1E6
115
0X5
0E.
0k6
0l6
0w4
056
0j"
17%
14"
1?"
0c"
0%"
0*"
11"
0P,
1<&
0f"
1j"
07%
0l"
19%
18%
1L7
156
1t4
0v4
0K.
0:%
1:&
08%
1b"
0i"
1e"
1L)
0;%
0<&
0@'
0N(
0O)
0X*
0m"
1K7
0;&
1D(
0=0
0M7
0j"
1J7
1K(
0M(
1N(
0E(
1L(
1Q7
1P7
1M(
0P7
#180000
0!
0u
0c!
0d!
#190000
1!
1u
1c!
1d!
1g!
0[-
1'.
0X-
1).
1V-
0^+
14.
0f7
0f6
1h7
0d6
1k7
02.
1\+
0("
0$"
1n!
10"
0J"
1e!
1i!
1~!
1&"
19"
1;"
1K"
0_+
1e+
0G7
1<7
0e5
0C7
087
067
0B7
0A7
0u6
1=7
0`7
0?7
1_7
0b7
0)"
1o!
0K"
1n"
1#"
1C"
1j!
1!"
1'"
1O"
1:"
1A"
0F"
1\"
1a"
1H"
1]"
1G(
1Y"
0t!
03"
04"
0?"
1I"
1h"
0[+
0`+
1f+
18-
1a7
0\5
0E7
1k6
1l6
0f5
1v4
1K.
1w4
0a5
0J.
0w6
0g5
0I.
0r6
157
0p6
0`5
0s6
0j6
0v6
0h6
0H.
0t6
0_5
1e5
0>7
0h"
0V"
0Y"
0I"
0b"
1i"
0e"
1f"
0L)
0`"
0i,
1]+
1X"
1^"
0s"
1`#
0x4
1X5
0q6
0b5
1u4
1=0
1M7
1f5
1a5
1E.
1+!
1j"
1`"
1i,
0K(
0M(
1S*
0N(
1b"
0i"
1e"
0f"
0_"
0h,
1&
1H7
1-.
0M7
1P7
0u4
z+!
0j"
0T*
1V+
0b"
1i"
0e"
1f"
1O7
z&
0W+
1M7
0-!
1j"
1N7
0(
#200000
0!
0u
0c!
0d!
#210000
1!
1u
1c!
1d!
1[-
1^+
04.
0k7
0n!
0\+
1("
0e!
0i!
0~!
0."
09"
0;"
0e+
1G7
1C7
187
177
1B7
1A7
1u6
1b7
1?7
1)"
0o!
1K"
0n"
0]+
0#"
0C"
0j!
0!"
0/"
0O"
0A"
0\"
0a"
0H"
0]"
0G(
0f+
08-
0a7
1\5
1E7
1J.
1w6
1g5
1I.
1r6
1p6
1s6
1i6
1v6
1h6
1H.
1t6
1_5
0e5
1>7
1*"
1h"
1O,
1I"
0X"
0^"
0`#
1S$
095
1x4
1q6
1b5
0f5
0E6
1P,
0i,
1Y"
0a5
056
0`"
1u4
0+!
1b"
0i"
1e"
0f"
0&
0M7
0j"
#220000
0!
0u
0c!
0d!
#230000
1!
1u
1c!
1d!
1h!
0[-
1Z-
0c-
0^+
14.
1Y7
0j7
1k7
03.
1\+
0("
0)"
1+"
02"
0b"
0e"
0o+
0z+
0~+
0#,
0%,
0+,
05,
0;,
0=,
0`,
0%-
0E-
1r!
0&"
19"
087
167
0:7
1M7
1o6
1a7
0b7
1,"
1)"
0+"
1]+
0*"
1?"
1s!
0'"
1A"
1a"
1C-
0a7
0^7
0,"
0[5
0I.
0p6
1j6
0n6
0v4
1-"
1*"
1^7
0?"
0g"
1f"
1?$
0S$
1g,
1b"
1e"
0k"
0-"
0M7
0h5
195
0I5
1v4
1l"
09%
0b"
0e"
1k"
1`"
1i,
0f"
0L7
1:%
0:&
0u4
1M7
0l"
19%
0K7
1b"
1e"
0k"
1f"
1;&
0D(
1L7
0:%
1:&
0J7
0M7
1+!
1E(
0L(
1l"
09%
1K7
0;&
1D(
0L7
0Q7
1&
1:%
0:&
1M(
0S*
1J7
0E(
1L(
0P7
0K7
1T*
0V+
1;&
0D(
1Q7
0M(
1S*
0J7
0O7
1E(
0L(
1W+
1P7
0T*
1V+
0N7
0Q7
1M(
0S*
1O7
0W+
0P7
1T*
0V+
1N7
0O7
1W+
0N7
#240000
0!
0u
0c!
0d!
#250000
1!
1u
1c!
1d!
1[-
1c-
1^+
04.
0Y7
0k7
1n!
0\+
1("
12"
0b"
1i"
0e"
1k"
1o+
1z+
1~+
1#,
1%,
1+,
15,
1;,
1=,
1`,
1%-
1E-
0r!
1&"
09"
187
067
1:7
1M7
0o6
1b7
0?7
0l"
19%
1j"
0)"
1+"
1o!
0K"
1n"
0]+
1g"
0s!
1'"
0A"
0a"
0C-
1a7
1L7
1,"
0:%
1:&
1[5
1I.
1p6
0j6
1n6
0_5
1e5
0>7
0*"
1K7
0^7
0I"
0h"
1o"
0Y"
0?$
1S$
0g,
0;&
1D(
1-"
1J7
1h5
095
1I5
1a5
0Y5
1f5
0E(
1L(
1T$
1Q7
0M(
1S*
z+!
1P7
0T*
1V+
z&
1O7
0W+
1N7
#260000
0!
0u
0c!
0d!
#270000
1!
1u
1c!
1d!
0h!
0[-
0Z-
1Y-
1B"
0^+
1w+
046
14.
01.
0i7
1j7
1k7
13.
1\+
0("
1)"
0+"
0,"
1k!
0'"
0:"
1J"
1e!
1~!
1e+
1|+
006
0G7
0B7
0u6
0=7
1`5
1j6
1^7
0a7
0b7
1$"
1,"
0k!
0)"
1]+
0-"
1*"
1E$
0S$
1!"
1H"
1j,
1}+
1a7
0^7
0_7
0$"
0~5
0^5
0g5
0v6
195
0Z5
1%"
1-"
0*"
1_7
1F$
0T$
1X"
0o"
1k,
0%"
0]5
1Y5
0b5
0F$
1l,
#280000
0!
0u
0c!
0d!
#290000
1!
1u
1c!
1d!
1[-
1^+
1k-
04.
0k7
0n!
0\+
1("
02"
0e!
1r!
0~!
0n"
1_+
0e+
1G7
0<7
1_5
1B7
0:7
1u6
1o6
1b7
1?7
17!
1)"
0o!
0]+
1s!
0!"
0H"
0j,
0k,
1c"
0a7
1a
0t4
1]5
1^5
1g5
1v6
0n6
1>7
1*"
13"
1[+
0X"
0l,
0f"
1b5
0l6
0w4
14"
1?"
0c"
1%"
0-"
01"
1t4
0v4
0K.
1b"
0i"
1e"
0M7
0j"
#300000
0!
0u
0c!
0d!
#310000
1!
1u
1c!
1d!
0g!
1h!
0[-
1X-
1Z-
0Y-
0V-
0B"
0^+
14.
11.
1f7
1i7
0j7
0h7
1k7
03.
12.
1\+
0("
1$"
0)"
1+"
0,"
1'"
1:"
00"
0J"
0r!
0&"
05"
1K"
0_+
1<7
0e5
1C.
167
1:7
1=7
1`7
0`5
0j6
1^7
1a7
0_7
0b7
1,"
1)"
0+"
0E$
1S$
16%
1g,
0s!
0'"
0:"
06"
0K"
1Y"
03"
04"
0?"
1I"
0g"
1h"
0[+
0a7
0^7
0,"
1l6
0f5
1v4
1K.
1w4
0a5
1e5
197
1`5
1j6
1n6
0h5
0{3
095
1Z5
1^7
1j"
1l"
09%
1m"
1g"
1E$
0S$
0g,
17"
0I"
0h"
0Y"
1?"
0b"
1i"
0e"
1f"
06%
1-"
1]+
0-"
1{3
1M7
0v4
1a5
1f5
0L.
1h5
195
0Z5
0L7
1+!
0j"
17%
1:%
0:&
1b"
0i"
1e"
0f"
1j"
07%
0l"
19%
0m"
0K7
1&
1;&
0D(
18%
1L7
0M7
z+!
0:%
1:&
08%
0j"
0J7
1E(
0L(
1K7
z&
0;&
1D(
0Q7
1M(
0S*
1J7
0E(
1L(
0P7
1T*
0V+
1Q7
0M(
1S*
0O7
1W+
1P7
0T*
1V+
0N7
1O7
0W+
1N7
#320000
0!
0u
0c!
0d!
#330000
1!
1u
1c!
1d!
1[-
1^+
04.
0k7
1n!
0\+
1("
1q!
15"
19"
1e+
0G7
087
0C.
0;7
1b7
0?7
0)"
1+"
1o!
1n"
0]+
1s!
16"
1:"
1A"
1a"
1C-
1f+
1a7
1,"
0E7
0[5
0I.
0p6
0`5
097
0n6
0_5
0>7
0*"
0^7
14"
1[+
1`+
07"
1f"
1g,
0b"
1i"
0e"
0E$
1H$
17&
0}+
0P,
1-"
156
1~5
0%3
0E5
1Z5
1M7
0h5
1L.
0k6
0l6
0K.
1j"
0%"
1]+
18%
1:%
0:&
1;%
0g,
1h5
0K7
1;&
0D(
0J7
1E(
0L(
0Q7
1M(
0S*
0P7
1T*
0V+
0O7
1W+
0N7
#340000
0!
0u
0c!
0d!
#350000
1!
1u
1c!
1d!
0h!
0X-
0Z-
1Y-
1B"
01.
0i7
1j7
1h7
13.
0$"
1)"
0+"
0e+
0,"
1k!
0n!
0q!
05"
09"
0f+
1E7
187
1C.
1;7
1?7
1^7
1G7
0a7
1_7
1$"
1,"
0k!
0o!
0n"
0s!
06"
0:"
0A"
0a"
0C-
0-"
1?$
0H$
07&
1}+
1P,
0^7
0_7
0$"
056
0~5
1%3
1E5
0I5
1[5
1I.
1p6
1`5
197
1n6
1_5
1>7
1_7
04"
0[+
0`+
17"
0f"
0?$
1E$
0]+
1b"
0i"
1e"
08%
0:%
1:&
0;%
1K7
0M7
0Z5
1I5
0L.
1k6
1l6
1K.
0;&
1D(
0j"
1*"
1-"
1J7
0E(
1L(
1Q7
0M(
1S*
1P7
0T*
1V+
1O7
0W+
1N7
#360000
0!
1-
0u
1z
1Z"
0c!
0d!
1_"
1h,
0H7
0-.
1-!
1(
#370000
1!
1u
1c!
1d!
1h!
0[-
1Z-
0^+
14.
0j7
1k7
03.
1J"
1\+
0("
0)"
1+"
12"
1~!
1&"
1."
15"
1;"
0C7
0C.
077
067
0B7
0o6
1a7
0b7
0=7
0,"
1k!
1)"
0+"
1]+
0*"
0?"
1!"
1/"
1F"
16"
1K"
1<"
1H"
1]"
1G(
0a7
1^7
1,"
0k!
1$"
0J.
0w6
0g5
0@7
0e5
097
057
0i6
0v6
1v4
0-"
1*"
0_7
0^7
0b"
1i"
0e"
1f"
1V"
1s"
0E$
0|+
0O,
07"
1h"
1Y"
1="
1G"
1X"
1N)
0$"
1-"
1%"
1_7
0b5
047
0d5
0a5
1L.
1E6
106
1Z5
0X5
0E.
1M7
1j"
0}+
0P,
0N)
0W"
0%"
1W"
1I7
156
1~5
1,!
1+!
0I7
0`"
0i,
1'
1&
1`"
1i,
1u4
0u4
1b"
0i"
1e"
0f"
0b"
1i"
0e"
1f"
0M7
0+!
0j"
1M7
1+!
1j"
0&
1&
#380000
0!
0u
0c!
0d!
#390000
1!
1u
1c!
1d!
1[-
1^+
04.
0k7
0\+
1("
02"
0~!
0&"
0."
05"
0;"
0K"
1_+
0<7
1e5
1C7
1C.
177
167
1B7
1o6
1b7
0)"
1+"
0]+
0!"
0/"
0F"
06"
1K"
0<"
0H"
0]"
0G(
0="
0G"
1c"
0h"
1a7
0,"
1k!
0t4
147
1d5
1J.
1w6
1g5
1@7
0e5
197
157
1i6
1v6
0*"
1^7
0V"
0s"
1E$
1|+
1O,
1F(
1I"
0X"
0Y"
0f"
1$"
0-"
0_7
1a5
1b5
0f5
0G.
0E6
006
0Z5
1X5
1E.
0,!
1}+
1P,
1X+
0i,
1Y"
1%"
0'
0a5
0F.
056
0~5
z+!
1Y+
0`"
z&
1u4
0+!
1b"
0i"
1e"
0&
0M7
0j"
1f"
0X+
1F.
0Y+
#400000
0!
0u
0c!
0d!
#410000
1!
0-
1u
0z
0Z"
1c!
1d!
0h!
0[-
1X-
0Z-
0Y-
0B"
0^+
14.
11.
1i7
1j7
0h7
1k7
13.
1\+
0("
0$"
1l!
1)"
0+"
1,"
0k!
1n!
12"
1e!
1q!
1&"
15"
0K"
0_+
1<7
1e5
0C.
067
0;7
0u6
0o6
0?7
0^7
0a7
1_7
0b7
1$"
0l!
0,"
1m!
0)"
1]+
0%"
1*"
1-"
1o!
1n"
1#"
1C"
1s!
1'"
1:"
16"
0Y"
17"
0I"
0c"
0F(
1a7
0\7
1^7
0_7
0m!
1G.
1t4
1f5
0L.
1a5
097
0`5
0j6
0n6
0H.
0t6
0_5
0>7
1%"
0-"
1u!
0*"
1\7
0}+
0P,
14"
1?"
1&$
0E$
1g,
07"
1;&
0D(
1`"
1i,
0f"
0u!
0u4
0J7
1L.
0h5
1Z5
015
0v4
0K.
156
1~5
z+!
1E(
0L(
0g,
16%
19&
1<&
0Q7
z&
1M(
0S*
0{3
1h5
0P7
1j"
1l"
09%
1m"
1T*
0V+
0O7
0L7
1W+
1:%
0:&
0K7
0N7
0;&
1J7
#420000
0!
0u
0c!
0d!
#430000
1!
1u
1c!
1d!
1[-
1^+
04.
0k7
0n!
0\+
1("
0e!
0q!
0&"
1."
0n"
1_+
0<7
1_5
077
167
1;7
1u6
1b7
1?7
1)"
0o!
0]+
0#"
0C"
0s!
0'"
0:"
1/"
1F"
04"
0?"
1c"
0a7
0t4
1v4
1K.
057
0i6
1`5
1j6
1n6
1H.
1t6
1>7
1*"
1}+
1P,
1t!
13"
1[+
1`+
1V"
1s"
0&$
0|+
0O,
1;&
0b"
1i"
0e"
06%
09&
1f"
1;%
0<&
1@'
1N(
1O)
1X*
1{3
1M7
0J7
1E6
106
115
0X5
0E.
0k6
0l6
0w4
056
0~5
0j"
17%
14"
1?"
0c"
0%"
0*"
11"
0}+
0P,
1<&
0f"
1j"
07%
0l"
19%
18%
1L7
156
1~5
1t4
0v4
0K.
0:%
1:&
08%
1b"
0i"
1e"
1L)
0;%
0<&
0@'
0N(
0O)
0X*
0m"
1K7
0;&
1D(
0=0
0M7
0j"
1J7
1K(
0M(
1N(
0E(
1L(
1Q7
1P7
1M(
0P7
#440000
0!
0u
0c!
0d!
#450000
1!
1u
1c!
1d!
1g!
0[-
0X-
1V-
0^+
14.
0f7
1h7
1k7
02.
1\+
0("
0$"
1n!
10"
0J"
1e!
1i!
1~!
1&"
19"
1;"
1K"
0_+
1e+
0G7
1<7
0e5
0C7
087
067
0B7
0A7
0u6
1=7
0`7
0?7
1_7
0b7
0)"
1o!
0K"
1n"
1#"
1C"
1j!
1!"
1'"
1O"
1:"
1A"
0F"
1\"
1a"
1H"
1]"
1G(
1Y"
0t!
03"
04"
0?"
1I"
1h"
0[+
0`+
1f+
18-
1a7
0\5
0E7
1k6
1l6
0f5
1v4
1K.
1w4
0a5
0J.
0w6
0g5
0I.
0r6
157
0p6
0`5
0s6
0j6
0v6
0h6
0H.
0t6
0_5
1e5
0>7
0h"
0V"
0Y"
0I"
0b"
1i"
0e"
1f"
0L)
0`"
0i,
1]+
1X"
1^"
0s"
1`#
0x4
1X5
0q6
0b5
1u4
1=0
1M7
1f5
1a5
1E.
1+!
1j"
1`"
1i,
0K(
0M(
1S*
0N(
1b"
0i"
1e"
0f"
0_"
0h,
1&
1H7
1-.
0M7
1P7
0u4
z+!
0j"
0T*
1V+
0b"
1i"
0e"
1f"
1O7
z&
0W+
1M7
0-!
1j"
1N7
0(
#460000
0!
0u
0c!
0d!
#470000
1!
1u
1c!
1d!
1[-
1^+
04.
0k7
0n!
0\+
1("
0e!
0i!
0~!
0."
09"
0;"
0e+
1G7
1C7
187
177
1B7
1A7
1u6
1b7
1?7
1)"
0o!
1K"
0n"
0]+
0#"
0C"
0j!
0!"
0/"
0O"
0A"
0\"
0a"
0H"
0]"
0G(
0f+
08-
0a7
1\5
1E7
1J.
1w6
1g5
1I.
1r6
1p6
1s6
1i6
1v6
1h6
1H.
1t6
1_5
0e5
1>7
1*"
1h"
1|+
1O,
1I"
0X"
0^"
0`#
1S$
095
1x4
1q6
1b5
0f5
0E6
006
1}+
1P,
0i,
1Y"
0a5
056
0~5
1g,
0`"
1u4
0h5
0+!
1`"
1i,
1b"
0i"
1e"
0f"
0&
0M7
0u4
0j"
0b"
1i"
0e"
1f"
1M7
1+!
1j"
1&
#480000
0!
0u
0c!
0d!
#490000
1!
1u
1c!
1d!
1h!
0[-
1Z-
0^+
14.
0j7
1k7
03.
1\+
0("
0)"
1+"
02"
1r!
0&"
19"
087
167
0:7
1o6
1a7
0b7
1,"
1)"
0+"
1]+
0*"
1?"
1s!
0'"
1A"
1a"
1C-
0a7
0^7
0,"
0[5
0I.
0p6
1j6
0n6
0v4
1-"
1*"
1^7
0?"
0g"
1?$
0S$
0-"
195
0I5
1v4
#500000
0!
0u
0c!
0d!
#510000
1!
1u
1c!
1d!
1[-
0c-
1b-
1^+
04.
0X7
1Y7
0k7
1n!
0\+
1("
12"
1b"
0i"
1e"
0k"
0o+
0z+
0~+
0#,
0%,
0+,
05,
0;,
0=,
0`,
0%-
0E-
0j"
17%
1l"
1v"
1##
1;#
1z#
1%$
10$
14$
1L$
1^$
1o$
1s$
1G-
0r!
1&"
09"
187
067
1:7
0L7
0M7
0o6
1b7
0?7
18%
0l"
1j"
07%
0)"
1+"
1o!
0K"
1n"
0]+
1g"
0s!
1'"
0A"
0a"
0C-
1a7
1L7
1,"
08%
1[5
1I.
1p6
0j6
1n6
0_5
1e5
0>7
0*"
0^7
0I"
0h"
1o"
0Y"
0?$
1S$
1-"
095
1I5
1a5
0Y5
1f5
1T$
z+!
z&
#520000
0!
0u
0c!
0d!
#530000
1!
1u
1c!
1d!
0h!
0[-
0Z-
1Y-
1B"
1U$
0^+
0w+
146
14.
0m4
01.
0i7
1j7
1k7
13.
1\+
0("
1)"
0+"
0,"
1k!
0'"
0:"
1J"
1Y$
1e!
1~!
1e+
0|+
106
0G7
0B7
0u6
0i4
0=7
1`5
1j6
1^7
0a7
0b7
1$"
1,"
0k!
0)"
1]+
0-"
1*"
1E$
0S$
0g,
1!"
1H"
1j,
0}+
1a7
0^7
0_7
0$"
1~5
0^5
0g5
0v6
1h5
195
0Z5
1%"
1-"
0*"
1_7
1F$
0T$
1X"
0o"
1k,
0%"
0]5
1Y5
0b5
0F$
1l,
#540000
0!
0u
0c!
0d!
#550000
1!
1u
1c!
1d!
1[-
1^+
0k-
1j-
04.
0k7
0n!
0\+
1("
02"
0e!
1r!
0~!
0n"
1_+
0e+
1G7
0<7
1_5
1B7
0:7
1u6
1o6
1b7
1?7
16!
07!
1)"
0o!
0]+
1s!
0!"
0H"
0j,
0k,
1c"
0a7
0a
1`
0t4
1]5
1^5
1g5
1v6
0n6
1>7
1*"
13"
1[+
0X"
0l,
1b5
0l6
0w4
14"
1?"
0c"
1%"
0-"
01"
1t4
0v4
0K.
0b"
0e"
1k"
0f"
1M7
1l"
0L7
#560000
0!
0u
0c!
0d!
#570000
1!
1u
1c!
1d!
0g!
1h!
0[-
1X-
1Z-
0Y-
0V-
0B"
0^+
14.
11.
1f7
1i7
0j7
0h7
1k7
03.
12.
1\+
0("
1$"
0)"
1+"
0,"
1'"
1:"
00"
0J"
0r!
0&"
05"
1K"
0_+
1<7
0e5
1C.
167
1:7
1=7
1`7
0`5
0j6
1^7
1a7
0_7
0b7
1,"
1)"
0+"
0E$
1S$
1Z$
16%
0s!
0'"
0:"
06"
0K"
1Y"
03"
04"
0?"
1I"
0g"
1h"
0[+
0a7
0^7
0,"
1l6
0f5
1v4
1K.
1w4
0a5
1e5
197
1`5
1j6
1n6
0{3
0^4
095
1Z5
1^7
15%
0j"
17%
0l"
1m"
1g"
1E$
0S$
0Z$
17"
0I"
0h"
0Y"
1?"
1b"
1e"
0k"
1f"
06%
0`"
0i,
1-"
1]+
0-"
1u4
1{3
0M7
0v4
1a5
1f5
0L.
1^4
195
0Z5
1L7
0|3
1+!
1l"
09%
18%
05%
1i,
1`"
1j"
07%
0l"
19%
0m"
0b"
0e"
1k"
0f"
0L7
1&
1:%
0:&
1M7
1L7
0u4
1|3
z+!
1l"
0:%
1:&
08%
0K7
1;&
0D(
1K7
0L7
z&
0;&
1D(
0J7
1E(
0L(
1J7
0E(
1L(
0Q7
1M(
0S*
1Q7
0M(
1S*
0P7
1T*
0V+
1P7
0T*
1V+
0O7
1W+
1O7
0W+
0N7
1N7
#580000
0!
0u
0c!
0d!
#590000
1!
1u
1c!
1d!
1[-
1^+
04.
0k7
1n!
0\+
1("
1q!
15"
19"
1e+
0G7
087
0C.
0;7
1b7
0?7
0)"
1+"
1o!
1n"
0]+
1s!
16"
1:"
1A"
1a"
1C-
1f+
1a7
1,"
0E7
0[5
0I.
0p6
0`5
097
0n6
0_5
0>7
0*"
0^7
14"
1[+
1`+
07"
1f"
1g,
1b"
1e"
0k"
0E$
1H$
0Y$
17&
0P,
1-"
156
0%3
1i4
0E5
1Z5
0M7
0h5
1L.
0k6
0l6
0K.
0l"
0%"
1]+
18%
1:%
0:&
1;%
0g,
1L7
1h5
0K7
1;&
0D(
0J7
1E(
0L(
0Q7
1M(
0S*
0P7
1T*
0V+
0O7
1W+
0N7
#600000
0!
0u
0c!
0d!
#610000
1!
1u
1c!
1d!
0h!
0X-
0Z-
1Y-
1B"
01.
0i7
1j7
1h7
13.
0$"
1)"
0+"
0e+
0,"
1k!
0n!
0q!
05"
09"
0f+
1E7
187
1C.
1;7
1?7
1^7
1G7
0a7
1_7
1$"
1,"
0k!
0o!
0n"
0s!
06"
0:"
0A"
0a"
0C-
0-"
1?$
0H$
07&
1P,
0^7
0_7
0$"
056
1%3
1E5
0I5
1[5
1I.
1p6
1`5
197
1n6
1_5
1>7
1_7
04"
0[+
0`+
17"
0f"
0?$
1E$
1Y$
0]+
0b"
0e"
1k"
08%
0:%
1:&
0;%
1K7
1M7
0i4
0Z5
1I5
0L.
1k6
1l6
1K.
0;&
1D(
1l"
1*"
1-"
0L7
1J7
0E(
1L(
1Q7
0M(
1S*
1P7
0T*
1V+
1O7
0W+
1N7
#620000
0!
0u
0c!
0d!
#630000
1!
1u
1c!
1d!
1h!
0[-
1Z-
0^+
14.
0j7
1k7
03.
1J"
1\+
0("
0)"
1+"
12"
1~!
1&"
1."
15"
1;"
0C7
0C.
077
067
0B7
0o6
1a7
0b7
0=7
0,"
1k!
1)"
0+"
1]+
0*"
0?"
1!"
1/"
1F"
16"
1K"
1<"
1H"
1]"
1G(
0a7
1^7
1,"
0k!
1$"
0J.
0w6
0g5
0@7
0e5
097
057
0i6
0v6
1v4
0-"
1*"
0_7
0^7
1b"
1e"
0k"
1f"
1V"
1s"
0E$
0O,
07"
1h"
1Y"
1="
1G"
1X"
1N)
0$"
1-"
1%"
1_7
0b5
047
0d5
0a5
1L.
1E6
1Z5
0X5
0E.
0M7
0l"
0P,
0N)
0W"
0`"
0i,
0%"
1L7
1W"
1u4
1I7
156
1,!
1+!
0I7
0b"
0e"
1k"
0f"
1'
1&
1M7
0+!
1l"
0L7
0&
#640000
0!
0u
0c!
0d!
#650000
1!
1u
1c!
1d!
1[-
0b-
1^+
04.
1X7
0k7
0\+
1("
02"
0j"
0l"
0v"
0##
0;#
0z#
0%$
00$
04$
0L$
0^$
0o$
0s$
0G-
0~!
0&"
0."
05"
0;"
0K"
1_+
0<7
1e5
1C7
1C.
177
167
1B7
1L7
1o6
1b7
0)"
1+"
0]+
0!"
0/"
0F"
06"
1K"
0<"
0H"
0]"
0G(
0="
0G"
1c"
0h"
1a7
0,"
1k!
0t4
147
1d5
1J.
1w6
1g5
1@7
0e5
197
157
1i6
1v6
0*"
1^7
0V"
0s"
1E$
1O,
1F(
1I"
0X"
0Y"
1`"
1i,
1$"
0-"
0_7
0u4
1a5
1b5
0f5
0G.
0E6
0Z5
1X5
1E.
0,!
1P,
1X+
0i,
1Y"
1b"
1e"
0k"
1%"
0'
0M7
0a5
0F.
056
z+!
1l"
09%
1Y+
0`"
1f"
0X+
0L7
z&
1:%
0:&
1F.
1u4
0+!
1m"
0K7
0b"
0e"
1k"
0Y+
1;&
0D(
0&
1;%
0J7
1M7
1E(
0L(
0l"
19%
0f"
1<&
1L7
0Q7
0:%
1:&
1M(
0S*
1@'
0m"
0P7
1K7
1T*
0V+
0;&
1D(
0;%
1N(
1J7
0O7
0E(
1L(
1W+
1O)
0<&
1X+
0N7
1Q7
0M(
1S*
0F.
0@'
1X*
1P7
0T*
1V+
0N(
1O7
0W+
0O)
1N7
0X*
1Y+
#660000
0!
0u
0c!
0d!
#670000
1!
1u
1c!
1d!
0h!
0[-
1X-
0Z-
0Y-
0B"
1Z+
0^+
14.
0m6
11.
1i7
1j7
0h7
1k7
13.
1\+
0("
0$"
1l!
1)"
0+"
1,"
0k!
1n!
12"
1e!
1q!
1&"
15"
0K"
0_+
1<7
1e5
0C.
067
0;7
0u6
0o6
0?7
0^7
0a7
1_7
0b7
1$"
0l!
0,"
1m!
0)"
1]+
0%"
1*"
1-"
1o!
1n"
1#"
1C"
1s!
1'"
1:"
16"
0Y"
17"
0I"
0c"
0F(
1a7
0\7
1^7
0_7
0m!
1G.
1t4
1f5
0L.
1a5
097
0`5
0j6
0n6
0H.
0t6
0_5
0>7
1%"
0-"
1u!
0*"
1\7
0P,
14"
1?"
1[+
1`+
1&$
0E$
07"
1;&
0D(
1`"
1i,
0u!
0u4
0J7
1L.
1Z5
015
0k6
0l6
0v4
0K.
156
z+!
1E(
0L(
16%
19&
1*"
0]+
1<&
0Q7
z&
1M(
0S*
0{3
0P7
1j"
1l"
09%
1m"
1T*
0V+
0O7
0L7
1W+
1:%
0:&
0K7
0N7
0;&
1J7
#680000
0!
0u
0c!
0d!
#690000
1!
1u
1c!
1d!
1h!
1Z-
0j7
03.
0n!
0q!
0&"
05"
0J"
0e!
1)"
02"
1o6
0a7
1u6
1=7
1C.
167
1;7
1?7
0o!
0s!
0'"
0:"
06"
0n"
0#"
0C"
1H.
1t6
1_5
197
1`5
1j6
1n6
1>7
04"
0[+
0`+
0*"
06%
17"
0%"
0&$
1E$
1;&
0<&
1P,
09&
056
0J7
0Z5
115
0L.
1{3
1k6
1l6
1K.
1%"
1*"
1]+
0j"
0l"
19%
0m"
1L7
0:%
1:&
1K7
0;&
1D(
1J7
0E(
1L(
1Q7
0M(
1S*
1P7
0T*
1V+
1O7
0W+
1N7
#700000
0!
0u
0c!
0d!
#710000
1!
1u
1c!
1d!
1[-
1^+
04.
0k7
1n!
0\+
1("
1q!
15"
19"
1e+
0G7
087
0C.
0;7
1b7
0?7
0)"
1+"
1o!
1n"
0]+
1s!
16"
1:"
1A"
1a"
1C-
1f+
1a7
1,"
0E7
0[5
0I.
0p6
0`5
097
0n6
0_5
0>7
0*"
0^7
14"
1[+
1`+
07"
1f"
1g,
1b"
1e"
0k"
0E$
1H$
0Y$
17&
0P,
1-"
156
0%3
1i4
0E5
1Z5
0M7
0h5
1L.
0k6
0l6
0K.
1l"
09%
0%"
1]+
18%
1:%
0:&
1;%
0g,
0L7
0:%
1h5
0K7
1;&
0D(
1K7
0J7
1E(
0L(
0Q7
1M(
0S*
0P7
1T*
0V+
0O7
1W+
0N7
#720000
0!
0u
0c!
0d!
#730000
1!
1u
1c!
1d!
0h!
0X-
0Z-
1Y-
1B"
01.
0i7
1j7
1h7
13.
0$"
1)"
0+"
0e+
0,"
1k!
0n!
0q!
05"
09"
0f+
1E7
187
1C.
1;7
1?7
1^7
1G7
0a7
1_7
1$"
1,"
0k!
0o!
0n"
0s!
06"
0:"
0A"
0a"
0C-
0-"
1?$
0H$
07&
1P,
0^7
0_7
0$"
056
1%3
1E5
0I5
1[5
1I.
1p6
1`5
197
1n6
1_5
1>7
1_7
04"
0[+
0`+
17"
0f"
0?$
1E$
1Y$
0]+
0b"
0e"
1k"
08%
1:%
0;%
0K7
1M7
0i4
0Z5
1I5
0L.
1k6
1l6
1K.
0l"
19%
1*"
1-"
1L7
0:%
1:&
1K7
0;&
1D(
1J7
0E(
1L(
1Q7
0M(
1S*
1P7
0T*
1V+
1O7
0W+
1N7
#740000
0!
0u
0c!
0d!
#750000
1!
1u
1c!
1d!
1h!
0[-
1Z-
0^+
14.
0j7
1k7
03.
1J"
1\+
0("
0)"
1+"
12"
1~!
1&"
1."
15"
1;"
0C7
0C.
077
067
0B7
0o6
1a7
0b7
0=7
0,"
1k!
1)"
0+"
1]+
0*"
0?"
1!"
1/"
1F"
16"
1K"
1<"
1H"
1]"
1G(
0a7
1^7
1,"
0k!
1$"
0J.
0w6
0g5
0@7
0e5
097
057
0i6
0v6
1v4
0-"
1*"
0_7
0^7
1b"
1e"
0k"
1f"
1V"
1s"
0E$
0O,
07"
1h"
1Y"
1="
1G"
1X"
1N)
0$"
1-"
1%"
1_7
0b5
047
0d5
0a5
1L.
1E6
1Z5
0X5
0E.
0M7
1l"
09%
0P,
0N)
0W"
0`"
0i,
0%"
0L7
1W"
1:%
0:&
1u4
1I7
156
1,!
1+!
0K7
0I7
0b"
0e"
1k"
0f"
1;&
0D(
1'
1&
0J7
1M7
0+!
1E(
0L(
0l"
19%
1L7
0Q7
0&
0:%
1:&
1M(
0S*
0P7
1K7
1T*
0V+
0;&
1D(
1J7
0O7
0E(
1L(
1W+
0N7
1Q7
0M(
1S*
1P7
0T*
1V+
1O7
0W+
1N7
#760000
0!
0u
0c!
0d!
#770000
1!
1u
1c!
1d!
1[-
1^+
04.
0k7
0\+
1("
02"
0~!
0&"
0."
05"
0;"
0K"
1_+
0<7
1e5
1C7
1C.
177
167
1B7
1o6
1b7
0)"
1+"
0]+
0!"
0/"
0F"
06"
1K"
0<"
0H"
0]"
0G(
0="
0G"
1c"
0h"
1a7
0,"
1k!
0t4
147
1d5
1J.
1w6
1g5
1@7
0e5
197
157
1i6
1v6
0*"
1^7
0V"
0s"
1E$
1O,
1F(
1I"
0X"
0Y"
1`"
1i,
1$"
0-"
0_7
0u4
1a5
1b5
0f5
0G.
0E6
0Z5
1X5
1E.
0,!
1P,
0i,
1Y"
1b"
1e"
0k"
1%"
0'
0M7
0a5
056
z+!
1l"
09%
0`"
1f"
0X+
0L7
z&
1:%
0:&
1F.
1u4
0+!
1m"
0K7
0b"
0e"
1k"
0Y+
1;&
0D(
0&
1;%
0J7
1M7
1E(
0L(
0l"
19%
0f"
1<&
1L7
0Q7
0:%
1:&
1M(
0S*
1@'
0m"
0P7
1K7
1T*
0V+
0;&
1D(
0;%
1N(
1J7
0O7
0E(
1L(
1W+
1O)
0<&
1X+
0N7
1Q7
0M(
1S*
0F.
0@'
1X*
1P7
0T*
1V+
0N(
1O7
0W+
0O)
1N7
0X*
1Y+
#780000
0!
0u
0c!
0d!
#790000
1!
1u
1c!
1d!
0h!
0[-
1X-
0Z-
0Y-
0B"
0^+
14.
11.
1i7
1j7
0h7
1k7
13.
1\+
0("
0$"
1l!
1)"
0+"
1,"
0k!
1n!
12"
1e!
1q!
1&"
15"
0K"
0_+
1<7
1e5
0C.
067
0;7
0u6
0o6
0?7
0^7
0a7
1_7
0b7
1$"
0l!
0,"
1m!
0)"
1]+
0%"
1*"
1-"
1o!
1n"
1#"
1C"
1s!
1'"
1:"
16"
0Y"
17"
0I"
0c"
0F(
1a7
0\7
1^7
0_7
0m!
1G.
1t4
1f5
0L.
1a5
097
0`5
0j6
0n6
0H.
0t6
0_5
0>7
1%"
0-"
1u!
0*"
1\7
0P,
14"
1?"
1[+
1`+
1&$
0E$
07"
1;&
0D(
1`"
1i,
0u!
0u4
0J7
1L.
1Z5
015
0k6
0l6
0v4
0K.
156
z+!
1E(
0L(
16%
19&
1*"
0]+
1<&
0Q7
z&
1M(
0S*
0{3
0P7
1j"
1l"
09%
1m"
1T*
0V+
0O7
0L7
1W+
1:%
0:&
0K7
0N7
0;&
1J7
#800000
