$date
	Sat Jun 22 11:57:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module first_order_dac $end
$var wire 1 ! i_ce $end
$var wire 1 " i_clk $end
$var wire 16 # i_func [15:0] $end
$var wire 1 $ i_rst $end
$var wire 1 % o_dac $end
$var reg 18 & adc_acc [17:0] $end
$var reg 18 ' i_func_extended [17:0] $end
$var reg 1 ( this_bit $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b110011100100 '
b0 &
0%
1$
b110011100100 #
1"
1!
$end
#5000
0"
#10000
1%
1(
b1000110011100100 &
1"
0$
#15000
0"
#20000
b1100111001000 &
1"
#25000
0"
#30000
0%
0(
b111010011010101100 &
1"
#35000
0"
#40000
1%
1(
b11001110010000 &
1"
#45000
0"
#50000
0%
0(
b111100000001110100 &
1"
#55000
0"
#60000
1%
1(
b100110101011000 &
1"
#65000
0"
#70000
0%
0(
b111101101000111100 &
1"
#75000
0"
#80000
1%
1(
b110011100100000 &
1"
#85000
0"
#90000
0%
0(
b111111010000000100 &
1"
#95000
0"
#100000
1%
1(
b1000000011101000 &
1"
#105000
0"
#110001
