
ATmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000c0  00800200  000017b6  0000184a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000017b6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000018  008002c0  008002c0  0000190a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000190a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002a0  00000000  00000000  00001966  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000021ed  00000000  00000000  00001c06  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000011dc  00000000  00000000  00003df3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001784  00000000  00000000  00004fcf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000057c  00000000  00000000  00006754  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000789  00000000  00000000  00006cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000eb3  00000000  00000000  00007459  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001d0  00000000  00000000  0000830c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	6e c1       	rjmp	.+732    	; 0x2ea <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	87 c4       	rjmp	.+2318   	; 0x9ac <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f1 04       	cpc	r15, r1
      e6:	43 05       	cpc	r20, r3
      e8:	43 05       	cpc	r20, r3
      ea:	43 05       	cpc	r20, r3
      ec:	43 05       	cpc	r20, r3
      ee:	43 05       	cpc	r20, r3
      f0:	43 05       	cpc	r20, r3
      f2:	43 05       	cpc	r20, r3
      f4:	f1 04       	cpc	r15, r1
      f6:	43 05       	cpc	r20, r3
      f8:	43 05       	cpc	r20, r3
      fa:	43 05       	cpc	r20, r3
      fc:	43 05       	cpc	r20, r3
      fe:	43 05       	cpc	r20, r3
     100:	43 05       	cpc	r20, r3
     102:	43 05       	cpc	r20, r3
     104:	f3 04       	cpc	r15, r3
     106:	43 05       	cpc	r20, r3
     108:	43 05       	cpc	r20, r3
     10a:	43 05       	cpc	r20, r3
     10c:	43 05       	cpc	r20, r3
     10e:	43 05       	cpc	r20, r3
     110:	43 05       	cpc	r20, r3
     112:	43 05       	cpc	r20, r3
     114:	43 05       	cpc	r20, r3
     116:	43 05       	cpc	r20, r3
     118:	43 05       	cpc	r20, r3
     11a:	43 05       	cpc	r20, r3
     11c:	43 05       	cpc	r20, r3
     11e:	43 05       	cpc	r20, r3
     120:	43 05       	cpc	r20, r3
     122:	43 05       	cpc	r20, r3
     124:	f3 04       	cpc	r15, r3
     126:	43 05       	cpc	r20, r3
     128:	43 05       	cpc	r20, r3
     12a:	43 05       	cpc	r20, r3
     12c:	43 05       	cpc	r20, r3
     12e:	43 05       	cpc	r20, r3
     130:	43 05       	cpc	r20, r3
     132:	43 05       	cpc	r20, r3
     134:	43 05       	cpc	r20, r3
     136:	43 05       	cpc	r20, r3
     138:	43 05       	cpc	r20, r3
     13a:	43 05       	cpc	r20, r3
     13c:	43 05       	cpc	r20, r3
     13e:	43 05       	cpc	r20, r3
     140:	43 05       	cpc	r20, r3
     142:	43 05       	cpc	r20, r3
     144:	3f 05       	cpc	r19, r15
     146:	43 05       	cpc	r20, r3
     148:	43 05       	cpc	r20, r3
     14a:	43 05       	cpc	r20, r3
     14c:	43 05       	cpc	r20, r3
     14e:	43 05       	cpc	r20, r3
     150:	43 05       	cpc	r20, r3
     152:	43 05       	cpc	r20, r3
     154:	1c 05       	cpc	r17, r12
     156:	43 05       	cpc	r20, r3
     158:	43 05       	cpc	r20, r3
     15a:	43 05       	cpc	r20, r3
     15c:	43 05       	cpc	r20, r3
     15e:	43 05       	cpc	r20, r3
     160:	43 05       	cpc	r20, r3
     162:	43 05       	cpc	r20, r3
     164:	43 05       	cpc	r20, r3
     166:	43 05       	cpc	r20, r3
     168:	43 05       	cpc	r20, r3
     16a:	43 05       	cpc	r20, r3
     16c:	43 05       	cpc	r20, r3
     16e:	43 05       	cpc	r20, r3
     170:	43 05       	cpc	r20, r3
     172:	43 05       	cpc	r20, r3
     174:	10 05       	cpc	r17, r0
     176:	43 05       	cpc	r20, r3
     178:	43 05       	cpc	r20, r3
     17a:	43 05       	cpc	r20, r3
     17c:	43 05       	cpc	r20, r3
     17e:	43 05       	cpc	r20, r3
     180:	43 05       	cpc	r20, r3
     182:	43 05       	cpc	r20, r3
     184:	2e 05       	cpc	r18, r14

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 eb       	ldi	r30, 0xB6	; 182
     19e:	f7 e1       	ldi	r31, 0x17	; 23
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 3c       	cpi	r26, 0xC0	; 192
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a0 ec       	ldi	r26, 0xC0	; 192
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a8 3d       	cpi	r26, 0xD8	; 216
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	6c d1       	rcall	.+728    	; 0x49a <main>
     1c2:	0c 94 d9 0b 	jmp	0x17b2	; 0x17b2 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
	
	for (int i = 0; i < message->length; i++){
		MCP_write(MCP_TXB0SIDH + 5 + i, message->data[i] );
	}
	MCP_request_to_send(MCP_RTS_TX0);
}
     1c8:	40 e6       	ldi	r20, 0x60	; 96
     1ca:	60 e6       	ldi	r22, 0x60	; 96
     1cc:	80 e6       	ldi	r24, 0x60	; 96
     1ce:	07 d1       	rcall	.+526    	; 0x3de <MCP_bit_modify>
     1d0:	40 e6       	ldi	r20, 0x60	; 96
     1d2:	60 e6       	ldi	r22, 0x60	; 96
     1d4:	80 e7       	ldi	r24, 0x70	; 112
     1d6:	03 d1       	rcall	.+518    	; 0x3de <MCP_bit_modify>
     1d8:	44 e0       	ldi	r20, 0x04	; 4
     1da:	64 e0       	ldi	r22, 0x04	; 4
     1dc:	80 e6       	ldi	r24, 0x60	; 96
     1de:	ff d0       	rcall	.+510    	; 0x3de <MCP_bit_modify>
     1e0:	44 e0       	ldi	r20, 0x04	; 4
     1e2:	64 e0       	ldi	r22, 0x04	; 4
     1e4:	80 e7       	ldi	r24, 0x70	; 112
     1e6:	fb d0       	rcall	.+502    	; 0x3de <MCP_bit_modify>
     1e8:	40 e0       	ldi	r20, 0x00	; 0
     1ea:	60 ee       	ldi	r22, 0xE0	; 224
     1ec:	8f e0       	ldi	r24, 0x0F	; 15
     1ee:	f7 d0       	rcall	.+494    	; 0x3de <MCP_bit_modify>
     1f0:	8e e0       	ldi	r24, 0x0E	; 14
     1f2:	c3 d0       	rcall	.+390    	; 0x37a <MCP_read>
     1f4:	80 7e       	andi	r24, 0xE0	; 224
     1f6:	31 f0       	breq	.+12     	; 0x204 <CAN_init+0x3c>
     1f8:	82 e1       	ldi	r24, 0x12	; 18
     1fa:	92 e0       	ldi	r25, 0x02	; 2
     1fc:	d1 d6       	rcall	.+3490   	; 0xfa0 <puts>
     1fe:	81 e0       	ldi	r24, 0x01	; 1
     200:	90 e0       	ldi	r25, 0x00	; 0
     202:	08 95       	ret
     204:	63 e0       	ldi	r22, 0x03	; 3
     206:	8b e2       	ldi	r24, 0x2B	; 43
     208:	d7 d0       	rcall	.+430    	; 0x3b8 <MCP_write>
     20a:	e9 e6       	ldi	r30, 0x69	; 105
     20c:	f0 e0       	ldi	r31, 0x00	; 0
     20e:	80 81       	ld	r24, Z
     210:	80 62       	ori	r24, 0x20	; 32
     212:	80 83       	st	Z, r24
     214:	ea 9a       	sbi	0x1d, 2	; 29
     216:	80 e0       	ldi	r24, 0x00	; 0
     218:	90 e0       	ldi	r25, 0x00	; 0
     21a:	08 95       	ret

0000021c <CAN_msg_receive>:

void CAN_msg_receive(can_msg *msg, uint8_t reg)
{
     21c:	cf 92       	push	r12
     21e:	df 92       	push	r13
     220:	ef 92       	push	r14
     222:	ff 92       	push	r15
     224:	0f 93       	push	r16
     226:	1f 93       	push	r17
     228:	cf 93       	push	r28
     22a:	df 93       	push	r29
     22c:	7c 01       	movw	r14, r24
     22e:	c6 2f       	mov	r28, r22

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
     230:	81 e0       	ldi	r24, 0x01	; 1
     232:	86 0f       	add	r24, r22
     234:	a2 d0       	rcall	.+324    	; 0x37a <MCP_read>
     236:	d8 2f       	mov	r29, r24
     238:	82 e0       	ldi	r24, 0x02	; 2
     23a:	8c 0f       	add	r24, r28
     23c:	9e d0       	rcall	.+316    	; 0x37a <MCP_read>
     23e:	48 2f       	mov	r20, r24
     240:	42 95       	swap	r20
     242:	46 95       	lsr	r20
     244:	47 70       	andi	r20, 0x07	; 7
     246:	2d 2f       	mov	r18, r29
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	c9 01       	movw	r24, r18
     24c:	88 0f       	add	r24, r24
     24e:	99 1f       	adc	r25, r25
     250:	88 0f       	add	r24, r24
     252:	99 1f       	adc	r25, r25
     254:	88 0f       	add	r24, r24
     256:	99 1f       	adc	r25, r25
     258:	84 2b       	or	r24, r20
     25a:	f7 01       	movw	r30, r14
     25c:	91 83       	std	Z+1, r25	; 0x01
     25e:	80 83       	st	Z, r24
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
     260:	85 e0       	ldi	r24, 0x05	; 5
     262:	8c 0f       	add	r24, r28
     264:	8a d0       	rcall	.+276    	; 0x37a <MCP_read>
     266:	8f 70       	andi	r24, 0x0F	; 15
     268:	f7 01       	movw	r30, r14
     26a:	82 83       	std	Z+2, r24	; 0x02
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     26c:	88 23       	and	r24, r24
     26e:	f1 f0       	breq	.+60     	; 0x2ac <CAN_msg_receive+0x90>
     270:	0f 2e       	mov	r0, r31
     272:	f6 e0       	ldi	r31, 0x06	; 6
     274:	df 2e       	mov	r13, r31
     276:	f0 2d       	mov	r31, r0
     278:	dc 0e       	add	r13, r28
     27a:	87 01       	movw	r16, r14
     27c:	0d 5f       	subi	r16, 0xFD	; 253
     27e:	1f 4f       	sbci	r17, 0xFF	; 255
     280:	0f 2e       	mov	r0, r31
     282:	fe e0       	ldi	r31, 0x0E	; 14
     284:	cf 2e       	mov	r12, r31
     286:	f0 2d       	mov	r31, r0
     288:	cc 0e       	add	r12, r28
{

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
     28a:	c0 e0       	ldi	r28, 0x00	; 0
     28c:	d0 e0       	ldi	r29, 0x00	; 0
	while( (i < msg->length) && (i < 8) ){
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
     28e:	8d 2d       	mov	r24, r13
     290:	74 d0       	rcall	.+232    	; 0x37a <MCP_read>
     292:	f8 01       	movw	r30, r16
     294:	81 93       	st	Z+, r24
     296:	8f 01       	movw	r16, r30
		i++;
     298:	21 96       	adiw	r28, 0x01	; 1

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     29a:	f7 01       	movw	r30, r14
     29c:	22 81       	ldd	r18, Z+2	; 0x02
     29e:	30 e0       	ldi	r19, 0x00	; 0
     2a0:	c2 17       	cp	r28, r18
     2a2:	d3 07       	cpc	r29, r19
     2a4:	1c f4       	brge	.+6      	; 0x2ac <CAN_msg_receive+0x90>
     2a6:	d3 94       	inc	r13
     2a8:	dc 10       	cpse	r13, r12
     2aa:	f1 cf       	rjmp	.-30     	; 0x28e <CAN_msg_receive+0x72>
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
		i++;
	}	
	
}
     2ac:	df 91       	pop	r29
     2ae:	cf 91       	pop	r28
     2b0:	1f 91       	pop	r17
     2b2:	0f 91       	pop	r16
     2b4:	ff 90       	pop	r15
     2b6:	ef 90       	pop	r14
     2b8:	df 90       	pop	r13
     2ba:	cf 90       	pop	r12
     2bc:	08 95       	ret

000002be <CAN_handle_interrupt>:

void CAN_handle_interrupt(can_msg *msg)
{
	//printf("EFLG: %x\n", MCP_read(MCP_EFLG));
	//printf("RXB0CTRL: %x\n", MCP_read(MCP_RXB0CTRL));
	switch(interrupt_flag){
     2be:	20 91 c0 02 	lds	r18, 0x02C0
     2c2:	21 30       	cpi	r18, 0x01	; 1
     2c4:	41 f0       	breq	.+16     	; 0x2d6 <CAN_handle_interrupt+0x18>
     2c6:	18 f0       	brcs	.+6      	; 0x2ce <CAN_handle_interrupt+0x10>
     2c8:	22 30       	cpi	r18, 0x02	; 2
     2ca:	51 f0       	breq	.+20     	; 0x2e0 <CAN_handle_interrupt+0x22>
     2cc:	08 95       	ret
		case no_flag:
		//printf("no interrupt 1\n");
			msg->data[0] = 10;
     2ce:	2a e0       	ldi	r18, 0x0A	; 10
     2d0:	fc 01       	movw	r30, r24
     2d2:	23 83       	std	Z+3, r18	; 0x03
			break;
     2d4:	08 95       	ret
		case RX0:
			CAN_msg_receive(msg, MCP_RXB0CTRL);
     2d6:	60 e6       	ldi	r22, 0x60	; 96
     2d8:	a1 df       	rcall	.-190    	; 0x21c <CAN_msg_receive>
			interrupt_flag = no_flag;
     2da:	10 92 c0 02 	sts	0x02C0, r1
			//printf("interrupt handled 1\n");
			break;
     2de:	08 95       	ret
		case RX1:
			CAN_msg_receive(msg, MCP_RXB1CTRL);
     2e0:	60 e7       	ldi	r22, 0x70	; 112
     2e2:	9c df       	rcall	.-200    	; 0x21c <CAN_msg_receive>
			interrupt_flag = no_flag;
     2e4:	10 92 c0 02 	sts	0x02C0, r1
     2e8:	08 95       	ret

000002ea <__vector_3>:
	
}
#endif

#if defined(__AVR_ATmega2560__)
ISR(INT2_vect){
     2ea:	1f 92       	push	r1
     2ec:	0f 92       	push	r0
     2ee:	0f b6       	in	r0, 0x3f	; 63
     2f0:	0f 92       	push	r0
     2f2:	11 24       	eor	r1, r1
     2f4:	0b b6       	in	r0, 0x3b	; 59
     2f6:	0f 92       	push	r0
     2f8:	2f 93       	push	r18
     2fa:	3f 93       	push	r19
     2fc:	4f 93       	push	r20
     2fe:	5f 93       	push	r21
     300:	6f 93       	push	r22
     302:	7f 93       	push	r23
     304:	8f 93       	push	r24
     306:	9f 93       	push	r25
     308:	af 93       	push	r26
     30a:	bf 93       	push	r27
     30c:	ef 93       	push	r30
     30e:	ff 93       	push	r31
	uint8_t interrupt = MCP_read(MCP_CANINTF);
     310:	8c e2       	ldi	r24, 0x2C	; 44
     312:	33 d0       	rcall	.+102    	; 0x37a <MCP_read>

	if (interrupt & MCP_RX0IF){
     314:	80 ff       	sbrs	r24, 0
     316:	08 c0       	rjmp	.+16     	; 0x328 <__vector_3+0x3e>
		interrupt_flag = RX0;
     318:	81 e0       	ldi	r24, 0x01	; 1
     31a:	80 93 c0 02 	sts	0x02C0, r24
		// clear CANINTF.RX0IF
		MCP_bit_modify(MCP_CANINTF, 0x01, 0x00);
     31e:	40 e0       	ldi	r20, 0x00	; 0
     320:	61 e0       	ldi	r22, 0x01	; 1
     322:	8c e2       	ldi	r24, 0x2C	; 44
     324:	5c d0       	rcall	.+184    	; 0x3de <MCP_bit_modify>
     326:	09 c0       	rjmp	.+18     	; 0x33a <__vector_3+0x50>
	}
	else if (interrupt & MCP_RX1IF){
     328:	81 ff       	sbrs	r24, 1
     32a:	07 c0       	rjmp	.+14     	; 0x33a <__vector_3+0x50>
		interrupt_flag = RX1;
     32c:	82 e0       	ldi	r24, 0x02	; 2
     32e:	80 93 c0 02 	sts	0x02C0, r24
		// clear CANINTF.RX1IF
		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
     332:	40 e0       	ldi	r20, 0x00	; 0
     334:	62 e0       	ldi	r22, 0x02	; 2
     336:	8c e2       	ldi	r24, 0x2C	; 44
     338:	52 d0       	rcall	.+164    	; 0x3de <MCP_bit_modify>
	}
	
}
     33a:	ff 91       	pop	r31
     33c:	ef 91       	pop	r30
     33e:	bf 91       	pop	r27
     340:	af 91       	pop	r26
     342:	9f 91       	pop	r25
     344:	8f 91       	pop	r24
     346:	7f 91       	pop	r23
     348:	6f 91       	pop	r22
     34a:	5f 91       	pop	r21
     34c:	4f 91       	pop	r20
     34e:	3f 91       	pop	r19
     350:	2f 91       	pop	r18
     352:	0f 90       	pop	r0
     354:	0b be       	out	0x3b, r0	; 59
     356:	0f 90       	pop	r0
     358:	0f be       	out	0x3f, r0	; 63
     35a:	0f 90       	pop	r0
     35c:	1f 90       	pop	r1
     35e:	18 95       	reti

00000360 <MCP_reset>:
	SPI_transmit_receive(MCP_READ_STATUS);
	uint8_t status = SPI_transmit_receive(0);
	SPI_set_ss(1);
	
	return status;
}
     360:	80 e0       	ldi	r24, 0x00	; 0
     362:	90 e0       	ldi	r25, 0x00	; 0
     364:	67 d0       	rcall	.+206    	; 0x434 <SPI_set_ss>
     366:	80 ec       	ldi	r24, 0xC0	; 192
     368:	5b d0       	rcall	.+182    	; 0x420 <SPI_transmit_receive>
     36a:	82 e4       	ldi	r24, 0x42	; 66
     36c:	8a 95       	dec	r24
     36e:	f1 f7       	brne	.-4      	; 0x36c <MCP_reset+0xc>
     370:	00 c0       	rjmp	.+0      	; 0x372 <MCP_reset+0x12>
     372:	81 e0       	ldi	r24, 0x01	; 1
     374:	90 e0       	ldi	r25, 0x00	; 0
     376:	5e c0       	rjmp	.+188    	; 0x434 <SPI_set_ss>
     378:	08 95       	ret

0000037a <MCP_read>:
     37a:	cf 93       	push	r28
     37c:	c8 2f       	mov	r28, r24
     37e:	80 e0       	ldi	r24, 0x00	; 0
     380:	90 e0       	ldi	r25, 0x00	; 0
     382:	58 d0       	rcall	.+176    	; 0x434 <SPI_set_ss>
     384:	83 e0       	ldi	r24, 0x03	; 3
     386:	4c d0       	rcall	.+152    	; 0x420 <SPI_transmit_receive>
     388:	8c 2f       	mov	r24, r28
     38a:	4a d0       	rcall	.+148    	; 0x420 <SPI_transmit_receive>
     38c:	80 e0       	ldi	r24, 0x00	; 0
     38e:	48 d0       	rcall	.+144    	; 0x420 <SPI_transmit_receive>
     390:	c8 2f       	mov	r28, r24
     392:	81 e0       	ldi	r24, 0x01	; 1
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	4e d0       	rcall	.+156    	; 0x434 <SPI_set_ss>
     398:	8c 2f       	mov	r24, r28
     39a:	cf 91       	pop	r28
     39c:	08 95       	ret

0000039e <MCP_init>:
     39e:	e0 df       	rcall	.-64     	; 0x360 <MCP_reset>
     3a0:	8e e0       	ldi	r24, 0x0E	; 14
     3a2:	eb df       	rcall	.-42     	; 0x37a <MCP_read>
     3a4:	80 7e       	andi	r24, 0xE0	; 224
     3a6:	80 38       	cpi	r24, 0x80	; 128
     3a8:	29 f0       	breq	.+10     	; 0x3b4 <MCP_init+0x16>
     3aa:	8f e3       	ldi	r24, 0x3F	; 63
     3ac:	92 e0       	ldi	r25, 0x02	; 2
     3ae:	f8 d5       	rcall	.+3056   	; 0xfa0 <puts>
     3b0:	81 e0       	ldi	r24, 0x01	; 1
     3b2:	08 95       	ret
     3b4:	80 e0       	ldi	r24, 0x00	; 0
     3b6:	08 95       	ret

000003b8 <MCP_write>:
     3b8:	cf 93       	push	r28
     3ba:	df 93       	push	r29
     3bc:	d8 2f       	mov	r29, r24
     3be:	c6 2f       	mov	r28, r22
     3c0:	80 e0       	ldi	r24, 0x00	; 0
     3c2:	90 e0       	ldi	r25, 0x00	; 0
     3c4:	37 d0       	rcall	.+110    	; 0x434 <SPI_set_ss>
     3c6:	82 e0       	ldi	r24, 0x02	; 2
     3c8:	2b d0       	rcall	.+86     	; 0x420 <SPI_transmit_receive>
     3ca:	8d 2f       	mov	r24, r29
     3cc:	29 d0       	rcall	.+82     	; 0x420 <SPI_transmit_receive>
     3ce:	8c 2f       	mov	r24, r28
     3d0:	27 d0       	rcall	.+78     	; 0x420 <SPI_transmit_receive>
     3d2:	81 e0       	ldi	r24, 0x01	; 1
     3d4:	90 e0       	ldi	r25, 0x00	; 0
     3d6:	2e d0       	rcall	.+92     	; 0x434 <SPI_set_ss>
     3d8:	df 91       	pop	r29
     3da:	cf 91       	pop	r28
     3dc:	08 95       	ret

000003de <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     3de:	1f 93       	push	r17
     3e0:	cf 93       	push	r28
     3e2:	df 93       	push	r29
     3e4:	18 2f       	mov	r17, r24
     3e6:	d6 2f       	mov	r29, r22
     3e8:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     3ea:	80 e0       	ldi	r24, 0x00	; 0
     3ec:	90 e0       	ldi	r25, 0x00	; 0
     3ee:	22 d0       	rcall	.+68     	; 0x434 <SPI_set_ss>
	SPI_transmit_receive(MCP_BITMOD);
     3f0:	85 e0       	ldi	r24, 0x05	; 5
     3f2:	16 d0       	rcall	.+44     	; 0x420 <SPI_transmit_receive>
	
	SPI_transmit_receive(address);
     3f4:	81 2f       	mov	r24, r17
     3f6:	14 d0       	rcall	.+40     	; 0x420 <SPI_transmit_receive>
	SPI_transmit_receive(mask);
     3f8:	8d 2f       	mov	r24, r29
     3fa:	12 d0       	rcall	.+36     	; 0x420 <SPI_transmit_receive>
	SPI_transmit_receive(data);
     3fc:	8c 2f       	mov	r24, r28
     3fe:	10 d0       	rcall	.+32     	; 0x420 <SPI_transmit_receive>
	
	SPI_set_ss(1);
     400:	81 e0       	ldi	r24, 0x01	; 1
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	17 d0       	rcall	.+46     	; 0x434 <SPI_set_ss>
     406:	df 91       	pop	r29
     408:	cf 91       	pop	r28
     40a:	1f 91       	pop	r17
     40c:	08 95       	ret

0000040e <SPI_init>:
	// Set MOSI, SCK and SS output
	#if defined(__AVR_ATmega162__)
	DDRB |= (1 << DDB5)|(1 << DDB7)|(1 << DDB4);
	#endif
	#if defined(__AVR_ATmega2560__)
	DDRB |= (1 << DDB2)|(1 << DDB1)|(1 << DDB0) | (1 << DDB7);
     40e:	84 b1       	in	r24, 0x04	; 4
     410:	87 68       	ori	r24, 0x87	; 135
     412:	84 b9       	out	0x04, r24	; 4
	#endif
	
	// Enable SPI, Master, set clock rate
	SPCR = (1 << MSTR)|(1 << SPR0);
     414:	81 e1       	ldi	r24, 0x11	; 17
     416:	8c bd       	out	0x2c, r24	; 44
	
	SPCR |= (1 << SPE);
     418:	8c b5       	in	r24, 0x2c	; 44
     41a:	80 64       	ori	r24, 0x40	; 64
     41c:	8c bd       	out	0x2c, r24	; 44
     41e:	08 95       	ret

00000420 <SPI_transmit_receive>:
}

uint8_t SPI_transmit_receive(uint8_t data)
{
	// Start transmission (write to data register)
	SPDR = data;
     420:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete
	//printf("Hello from SPI transmit receive 1\n");
	while(!(SPSR & (1 << SPIF)));
     422:	0d b4       	in	r0, 0x2d	; 45
     424:	07 fe       	sbrs	r0, 7
     426:	fd cf       	rjmp	.-6      	; 0x422 <SPI_transmit_receive+0x2>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     428:	82 e4       	ldi	r24, 0x42	; 66
     42a:	8a 95       	dec	r24
     42c:	f1 f7       	brne	.-4      	; 0x42a <SPI_transmit_receive+0xa>
     42e:	00 c0       	rjmp	.+0      	; 0x430 <SPI_transmit_receive+0x10>
	//printf("Hello from SPI transmit receive 2\n");
	
	_delay_us(200);
	return SPDR;
     430:	8e b5       	in	r24, 0x2e	; 46
	
}
     432:	08 95       	ret

00000434 <SPI_set_ss>:
		clear_bit(PORTB, PB4);
	}
	#endif
	
	#if defined(__AVR_ATmega2560__)
	if (val == 1){
     434:	81 30       	cpi	r24, 0x01	; 1
     436:	91 05       	cpc	r25, r1
     438:	11 f4       	brne	.+4      	; 0x43e <SPI_set_ss+0xa>
		set_bit(PORTB, PB7);
     43a:	2f 9a       	sbi	0x05, 7	; 5
     43c:	08 95       	ret
	}
	else if (val == 0){
     43e:	89 2b       	or	r24, r25
     440:	09 f4       	brne	.+2      	; 0x444 <SPI_set_ss+0x10>
		clear_bit(PORTB, PB7);
     442:	2f 98       	cbi	0x05, 7	; 5
     444:	08 95       	ret

00000446 <UART_Transmit>:

// transmit data
void UART_Transmit (unsigned char data)
{
	// Wait for empty transmit buffer
	while (!( UCSR0A & (1<<UDRE0))); 
     446:	e0 ec       	ldi	r30, 0xC0	; 192
     448:	f0 e0       	ldi	r31, 0x00	; 0
     44a:	90 81       	ld	r25, Z
     44c:	95 ff       	sbrs	r25, 5
     44e:	fd cf       	rjmp	.-6      	; 0x44a <UART_Transmit+0x4>
	
	// Put data into buffer, sends the data
	UDR0 = data;  
     450:	80 93 c6 00 	sts	0x00C6, r24
     454:	08 95       	ret

00000456 <UART_Recieve>:

// function to receive data
unsigned char UART_Recieve (void)
{
	//Wait for data to be received
	while(!(UCSR0A & (1<<RXC0)));  
     456:	e0 ec       	ldi	r30, 0xC0	; 192
     458:	f0 e0       	ldi	r31, 0x00	; 0
     45a:	80 81       	ld	r24, Z
     45c:	88 23       	and	r24, r24
     45e:	ec f7       	brge	.-6      	; 0x45a <UART_Recieve+0x4>
	
	//Get and return received data from buffer
	return UDR0;  
     460:	80 91 c6 00 	lds	r24, 0x00C6
     464:	08 95       	ret

00000466 <UART_Init>:

void UART_Init( unsigned int ubrr ){
	/* 
	Set baud rate
	 */
	UBRR0H |= (unsigned char)(ubrr>>8);
     466:	e5 ec       	ldi	r30, 0xC5	; 197
     468:	f0 e0       	ldi	r31, 0x00	; 0
     46a:	20 81       	ld	r18, Z
     46c:	92 2b       	or	r25, r18
     46e:	90 83       	st	Z, r25
	UBRR0L |= (unsigned char)ubrr;
     470:	e4 ec       	ldi	r30, 0xC4	; 196
     472:	f0 e0       	ldi	r31, 0x00	; 0
     474:	90 81       	ld	r25, Z
     476:	89 2b       	or	r24, r25
     478:	80 83       	st	Z, r24
	/* 
	Enable receiver and transmitter
	 */
	UCSR0B |= (1<<RXEN0)|(1<<TXEN0);
     47a:	e1 ec       	ldi	r30, 0xC1	; 193
     47c:	f0 e0       	ldi	r31, 0x00	; 0
     47e:	80 81       	ld	r24, Z
     480:	88 61       	ori	r24, 0x18	; 24
     482:	80 83       	st	Z, r24
	 */
	#if defined(__AVR_ATmega162__)
	UCSR0C |= (1<<URSEL0)|(1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
	#endif
	#if defined(__AVR_ATmega2560__)
	UCSR0C |= (1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     484:	e2 ec       	ldi	r30, 0xC2	; 194
     486:	f0 e0       	ldi	r31, 0x00	; 0
     488:	80 81       	ld	r24, Z
     48a:	8e 60       	ori	r24, 0x0E	; 14
     48c:	80 83       	st	Z, r24
	#endif
	
	fdevopen(&UART_Transmit, &UART_Recieve);
     48e:	6b e2       	ldi	r22, 0x2B	; 43
     490:	72 e0       	ldi	r23, 0x02	; 2
     492:	83 e2       	ldi	r24, 0x23	; 35
     494:	92 e0       	ldi	r25, 0x02	; 2
     496:	29 c5       	rjmp	.+2642   	; 0xeea <fdevopen>
     498:	08 95       	ret

0000049a <main>:
#include <stdlib.h>
#include <avr/io.h>
#include <util/delay.h>
#include <avr/interrupt.h>

int main( void ){
     49a:	cf 93       	push	r28
     49c:	df 93       	push	r29
     49e:	cd b7       	in	r28, 0x3d	; 61
     4a0:	de b7       	in	r29, 0x3e	; 62
     4a2:	2b 97       	sbiw	r28, 0x0b	; 11
     4a4:	0f b6       	in	r0, 0x3f	; 63
     4a6:	f8 94       	cli
     4a8:	de bf       	out	0x3e, r29	; 62
     4aa:	0f be       	out	0x3f, r0	; 63
     4ac:	cd bf       	out	0x3d, r28	; 61
	cli();
     4ae:	f8 94       	cli
	printf("Initializations\n");
     4b0:	80 e7       	ldi	r24, 0x70	; 112
     4b2:	92 e0       	ldi	r25, 0x02	; 2
     4b4:	75 d5       	rcall	.+2794   	; 0xfa0 <puts>
	UART_Init( MYUBRR );
     4b6:	87 e6       	ldi	r24, 0x67	; 103
     4b8:	90 e0       	ldi	r25, 0x00	; 0
     4ba:	d5 df       	rcall	.-86     	; 0x466 <UART_Init>
	SPI_init();
     4bc:	a8 df       	rcall	.-176    	; 0x40e <SPI_init>
	MCP_init();
     4be:	6f df       	rcall	.-290    	; 0x39e <MCP_init>
	CAN_init();
     4c0:	83 de       	rcall	.-762    	; 0x1c8 <CAN_init>
	COUNTER_init();
     4c2:	e8 d0       	rcall	.+464    	; 0x694 <COUNTER_init>
	ADC_init_2560();
     4c4:	cc d0       	rcall	.+408    	; 0x65e <ADC_init_2560>
	MOTOR_init();
     4c6:	01 d1       	rcall	.+514    	; 0x6ca <MOTOR_init>
	SOLENOID_init();
     4c8:	d8 d1       	rcall	.+944    	; 0x87a <SOLENOID_init>
	printf("\n\n\nInit done\n");
     4ca:	80 e8       	ldi	r24, 0x80	; 128
     4cc:	92 e0       	ldi	r25, 0x02	; 2
     4ce:	68 d5       	rcall	.+2768   	; 0xfa0 <puts>
	sei();
     4d0:	78 94       	sei
	
	MOTOR_find_limits();
     4d2:	6f d1       	rcall	.+734    	; 0x7b2 <MOTOR_find_limits>
	uint8_t twi_message[1];
	int16_t velocity;
	float encoder_pos;
	float y;
	float u;
	float reference = 127;
     4d4:	0f 2e       	mov	r0, r31
     4d6:	81 2c       	mov	r8, r1
     4d8:	91 2c       	mov	r9, r1
     4da:	fe ef       	ldi	r31, 0xFE	; 254
     4dc:	af 2e       	mov	r10, r31
     4de:	f2 e4       	ldi	r31, 0x42	; 66
     4e0:	bf 2e       	mov	r11, r31
     4e2:	f0 2d       	mov	r31, r0
		
		
		y = MOTOR_read_scaled_encoder();
		if (y < 0){ y = 0; }
		u = CONTROLLER_run(y, reference);
		MOTOR_set_dir(y > reference);
     4e4:	55 24       	eor	r5, r5
     4e6:	53 94       	inc	r5
     4e8:	61 2c       	mov	r6, r1
     4ea:	31 2c       	mov	r3, r1
     4ec:	41 2c       	mov	r4, r1
	uint8_t joy_pos = 127;
	uint8_t prev_lives = 3;
	uint8_t lives;
	
	while(1){
		CAN_handle_interrupt(&receive);
     4ee:	ce 01       	movw	r24, r28
     4f0:	01 96       	adiw	r24, 0x01	; 1
     4f2:	e5 de       	rcall	.-566    	; 0x2be <CAN_handle_interrupt>
		
		msg_type = receive.data[0];
		switch(msg_type){
     4f4:	8c 81       	ldd	r24, Y+4	; 0x04
     4f6:	83 30       	cpi	r24, 0x03	; 3
     4f8:	61 f0       	breq	.+24     	; 0x512 <main+0x78>
     4fa:	18 f4       	brcc	.+6      	; 0x502 <main+0x68>
     4fc:	88 23       	and	r24, r24
     4fe:	31 f0       	breq	.+12     	; 0x50c <main+0x72>
     500:	13 c0       	rjmp	.+38     	; 0x528 <main+0x8e>
     502:	84 30       	cpi	r24, 0x04	; 4
     504:	59 f0       	breq	.+22     	; 0x51c <main+0x82>
     506:	86 30       	cpi	r24, 0x06	; 6
     508:	61 f0       	breq	.+24     	; 0x522 <main+0x88>
     50a:	0e c0       	rjmp	.+28     	; 0x528 <main+0x8e>
			case CAN_JOY_POS_X:
				//printf("\n\nReceived slider position: (%d) \n",receive.data[1]);
				joy_pos = receive.data[1];
				SERVO_set_position(joy_pos);
     50c:	8d 81       	ldd	r24, Y+5	; 0x05
     50e:	f6 d1       	rcall	.+1004   	; 0x8fc <SERVO_set_position>
				break;
     510:	0b c0       	rjmp	.+22     	; 0x528 <main+0x8e>
			case CAN_SLIDER_POS_R:
				//printf("\n\nReceived joystick pos (x): (%d) \n", receive.data[1]);
				reference =(float)receive.data[1];
				//printf("\t\t\t Received data before: %d\n", receive.data[1]);
				//printf("\t\t\t Reference before: %d\n", (int)reference);
				reference = CONTROLLER_set_reference(receive.data[1]);
     512:	8d 81       	ldd	r24, Y+5	; 0x05
     514:	32 d0       	rcall	.+100    	; 0x57a <CONTROLLER_set_reference>
     516:	4b 01       	movw	r8, r22
     518:	5c 01       	movw	r10, r24
				//printf("\t\t\t Reference after: %d\n", (int)reference);
				break;
     51a:	06 c0       	rjmp	.+12     	; 0x528 <main+0x8e>
			case CAN_TOUCH_BUTTON:
				SOLENOID_pulse(1);
     51c:	81 e0       	ldi	r24, 0x01	; 1
     51e:	b0 d1       	rcall	.+864    	; 0x880 <SOLENOID_pulse>
				break;
     520:	03 c0       	rjmp	.+6      	; 0x528 <main+0x8e>
			case CAN_SPEED:
				MOTOR_set_max_velocity(receive.data[1]);
     522:	8d 81       	ldd	r24, Y+5	; 0x05
     524:	90 e0       	ldi	r25, 0x00	; 0
     526:	f3 d0       	rcall	.+486    	; 0x70e <MOTOR_set_max_velocity>
			//CAN_msg_send(&send);
			//prev_lives = lives;
		//}
		
		
		y = MOTOR_read_scaled_encoder();
     528:	83 d1       	rcall	.+774    	; 0x830 <MOTOR_read_scaled_encoder>
     52a:	6b 01       	movw	r12, r22
     52c:	7c 01       	movw	r14, r24
		if (y < 0){ y = 0; }
     52e:	20 e0       	ldi	r18, 0x00	; 0
     530:	30 e0       	ldi	r19, 0x00	; 0
     532:	a9 01       	movw	r20, r18
     534:	23 d3       	rcall	.+1606   	; 0xb7c <__cmpsf2>
     536:	88 23       	and	r24, r24
     538:	1c f4       	brge	.+6      	; 0x540 <main+0xa6>
     53a:	c1 2c       	mov	r12, r1
     53c:	d1 2c       	mov	r13, r1
     53e:	76 01       	movw	r14, r12
		u = CONTROLLER_run(y, reference);
     540:	a5 01       	movw	r20, r10
     542:	94 01       	movw	r18, r8
     544:	c7 01       	movw	r24, r14
     546:	b6 01       	movw	r22, r12
     548:	28 d0       	rcall	.+80     	; 0x59a <CONTROLLER_run>
     54a:	78 2e       	mov	r7, r24
		MOTOR_set_dir(y > reference);
     54c:	05 2d       	mov	r16, r5
     54e:	16 2d       	mov	r17, r6
     550:	a5 01       	movw	r20, r10
     552:	94 01       	movw	r18, r8
     554:	c7 01       	movw	r24, r14
     556:	b6 01       	movw	r22, r12
     558:	5b d4       	rcall	.+2230   	; 0xe10 <__gesf2>
     55a:	18 16       	cp	r1, r24
     55c:	14 f0       	brlt	.+4      	; 0x562 <main+0xc8>
     55e:	03 2d       	mov	r16, r3
     560:	14 2d       	mov	r17, r4
     562:	80 2f       	mov	r24, r16
     564:	91 2f       	mov	r25, r17
     566:	c2 d0       	rcall	.+388    	; 0x6ec <MOTOR_set_dir>
		//printf("\t\t\t Reference: %d\n", (int)reference);
		//printf("\t\t\t Received data: %d\n", receive.data[1]);
		MOTOR_set_velocity(u);		
     568:	87 2d       	mov	r24, r7
     56a:	e5 d0       	rcall	.+458    	; 0x736 <MOTOR_set_velocity>
     56c:	8f ec       	ldi	r24, 0xCF	; 207
     56e:	97 e0       	ldi	r25, 0x07	; 7
     570:	01 97       	sbiw	r24, 0x01	; 1
     572:	f1 f7       	brne	.-4      	; 0x570 <main+0xd6>
     574:	00 c0       	rjmp	.+0      	; 0x576 <main+0xdc>
     576:	00 00       	nop
     578:	ba cf       	rjmp	.-140    	; 0x4ee <main+0x54>

0000057a <CONTROLLER_set_reference>:

float CONTROLLER_set_reference(uint8_t reference)
{
	float reff;
	//printf("\nReference: (%d)\n", reference);
	reff = abs(reference - 255); // 255 is rightmost position, 0 is leftmost position
     57a:	90 e0       	ldi	r25, 0x00	; 0
     57c:	8f 5f       	subi	r24, 0xFF	; 255
     57e:	91 09       	sbc	r25, r1
     580:	bc 01       	movw	r22, r24
     582:	99 23       	and	r25, r25
     584:	24 f4       	brge	.+8      	; 0x58e <CONTROLLER_set_reference+0x14>
     586:	66 27       	eor	r22, r22
     588:	77 27       	eor	r23, r23
     58a:	68 1b       	sub	r22, r24
     58c:	79 0b       	sbc	r23, r25
     58e:	88 27       	eor	r24, r24
     590:	77 fd       	sbrc	r23, 7
     592:	80 95       	com	r24
     594:	98 2f       	mov	r25, r24
     596:	8c c3       	rjmp	.+1816   	; 0xcb0 <__floatsisf>
	//printf("\n\nReference: (%d) \n", (int)reff);
	return reff;
	
}
     598:	08 95       	ret

0000059a <CONTROLLER_run>:

uint8_t CONTROLLER_run(float y, float reference)
{
     59a:	8f 92       	push	r8
     59c:	9f 92       	push	r9
     59e:	af 92       	push	r10
     5a0:	bf 92       	push	r11
     5a2:	cf 92       	push	r12
     5a4:	df 92       	push	r13
     5a6:	ef 92       	push	r14
     5a8:	ff 92       	push	r15
     5aa:	4b 01       	movw	r8, r22
     5ac:	5c 01       	movw	r10, r24
     5ae:	ca 01       	movw	r24, r20
     5b0:	b9 01       	movw	r22, r18
	static float integral;
	float error;
	float u;
	float dt = (float)*timer/F_CPU;
     5b2:	e0 91 06 02 	lds	r30, 0x0206
     5b6:	f0 91 07 02 	lds	r31, 0x0207
     5ba:	e0 80       	ld	r14, Z
     5bc:	f1 80       	ldd	r15, Z+1	; 0x01
	//float dt = 0.01;
	//printf("dt: %d\n", *timer);
	*timer = 0;
     5be:	11 82       	std	Z+1, r1	; 0x01
     5c0:	10 82       	st	Z, r1
	
	
	error = reference - y;
     5c2:	a5 01       	movw	r20, r10
     5c4:	94 01       	movw	r18, r8
     5c6:	75 d2       	rcall	.+1258   	; 0xab2 <__subsf3>
     5c8:	4b 01       	movw	r8, r22
     5ca:	5c 01       	movw	r10, r24
uint8_t CONTROLLER_run(float y, float reference)
{
	static float integral;
	float error;
	float u;
	float dt = (float)*timer/F_CPU;
     5cc:	b7 01       	movw	r22, r14
     5ce:	80 e0       	ldi	r24, 0x00	; 0
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	6c d3       	rcall	.+1752   	; 0xcac <__floatunsisf>
     5d4:	20 e0       	ldi	r18, 0x00	; 0
     5d6:	34 e2       	ldi	r19, 0x24	; 36
     5d8:	44 e7       	ldi	r20, 0x74	; 116
     5da:	5b e4       	ldi	r21, 0x4B	; 75
     5dc:	d3 d2       	rcall	.+1446   	; 0xb84 <__divsf3>
     5de:	9b 01       	movw	r18, r22
     5e0:	ac 01       	movw	r20, r24
	//printf("dt: %d\n", *timer);
	*timer = 0;
	
	
	error = reference - y;
	integral = integral + error*dt;
     5e2:	c5 01       	movw	r24, r10
     5e4:	b4 01       	movw	r22, r8
     5e6:	18 d4       	rcall	.+2096   	; 0xe18 <__mulsf3>
     5e8:	20 91 c1 02 	lds	r18, 0x02C1
     5ec:	30 91 c2 02 	lds	r19, 0x02C2
     5f0:	40 91 c3 02 	lds	r20, 0x02C3
     5f4:	50 91 c4 02 	lds	r21, 0x02C4
     5f8:	5d d2       	rcall	.+1210   	; 0xab4 <__addsf3>
     5fa:	6b 01       	movw	r12, r22
     5fc:	7c 01       	movw	r14, r24
     5fe:	60 93 c1 02 	sts	0x02C1, r22
     602:	70 93 c2 02 	sts	0x02C2, r23
     606:	80 93 c3 02 	sts	0x02C3, r24
     60a:	90 93 c4 02 	sts	0x02C4, r25
	u = Kp*error + Ki*integral;
     60e:	20 91 0c 02 	lds	r18, 0x020C
     612:	30 91 0d 02 	lds	r19, 0x020D
     616:	40 91 0e 02 	lds	r20, 0x020E
     61a:	50 91 0f 02 	lds	r21, 0x020F
     61e:	c5 01       	movw	r24, r10
     620:	b4 01       	movw	r22, r8
     622:	fa d3       	rcall	.+2036   	; 0xe18 <__mulsf3>
     624:	4b 01       	movw	r8, r22
     626:	5c 01       	movw	r10, r24
     628:	20 91 08 02 	lds	r18, 0x0208
     62c:	30 91 09 02 	lds	r19, 0x0209
     630:	40 91 0a 02 	lds	r20, 0x020A
     634:	50 91 0b 02 	lds	r21, 0x020B
     638:	c7 01       	movw	r24, r14
     63a:	b6 01       	movw	r22, r12
     63c:	ed d3       	rcall	.+2010   	; 0xe18 <__mulsf3>
     63e:	9b 01       	movw	r18, r22
     640:	ac 01       	movw	r20, r24
     642:	c5 01       	movw	r24, r10
     644:	b4 01       	movw	r22, r8
     646:	36 d2       	rcall	.+1132   	; 0xab4 <__addsf3>
	//printf("Output y: %d\n", (int)y);
	//printf("Reference: %d\n", (int)reference);
	//printf("Error: %d\n", (int)error);
	//printf("Integral: %d\n\n", (int)integral);
	
	return (uint8_t)u;
     648:	05 d3       	rcall	.+1546   	; 0xc54 <__fixunssfsi>
     64a:	86 2f       	mov	r24, r22
}
     64c:	ff 90       	pop	r15
     64e:	ef 90       	pop	r14
     650:	df 90       	pop	r13
     652:	cf 90       	pop	r12
     654:	bf 90       	pop	r11
     656:	af 90       	pop	r10
     658:	9f 90       	pop	r9
     65a:	8f 90       	pop	r8
     65c:	08 95       	ret

0000065e <ADC_init_2560>:
#include <avr/io.h>

void ADC_init_2560()
{
	// Enable ADC and set prescaler to 128 (ADPS2:0 = 111)
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     65e:	ea e7       	ldi	r30, 0x7A	; 122
     660:	f0 e0       	ldi	r31, 0x00	; 0
     662:	80 81       	ld	r24, Z
     664:	87 68       	ori	r24, 0x87	; 135
     666:	80 83       	st	Z, r24
     668:	08 95       	ret

0000066a <COUNTER_set_pulse_width>:
	// Set middle position of servo
	COUNTER_set_pulse_width(375);
}

void COUNTER_set_pulse_width(uint16_t pulse_width)
{
     66a:	cf 93       	push	r28
     66c:	df 93       	push	r29
     66e:	ec 01       	movw	r28, r24
	
	printf("Pulse width: %d\n", pulse_width);
     670:	df 93       	push	r29
     672:	cf 93       	push	r28
     674:	8d e8       	ldi	r24, 0x8D	; 141
     676:	92 e0       	ldi	r25, 0x02	; 2
     678:	9f 93       	push	r25
     67a:	8f 93       	push	r24
     67c:	80 d4       	rcall	.+2304   	; 0xf7e <printf>
	OCR1A = pulse_width;
     67e:	d0 93 89 00 	sts	0x0089, r29
     682:	c0 93 88 00 	sts	0x0088, r28
     686:	0f 90       	pop	r0
     688:	0f 90       	pop	r0
     68a:	0f 90       	pop	r0
     68c:	0f 90       	pop	r0
     68e:	df 91       	pop	r29
     690:	cf 91       	pop	r28
     692:	08 95       	ret

00000694 <COUNTER_init>:


void COUNTER_init()
{
	// Clear OC1A on compare match, set OC1A at BOTTOM (non-inverting)
	TCCR1A |= (1 << COM1A1) | (0 << COM1A0);
     694:	a0 e8       	ldi	r26, 0x80	; 128
     696:	b0 e0       	ldi	r27, 0x00	; 0
     698:	8c 91       	ld	r24, X
     69a:	80 68       	ori	r24, 0x80	; 128
     69c:	8c 93       	st	X, r24
	
	// Set to mode 14 (Fast PWM)
	TCCR1B |= (1 << WGM13) | (1 << WGM12);
     69e:	e1 e8       	ldi	r30, 0x81	; 129
     6a0:	f0 e0       	ldi	r31, 0x00	; 0
     6a2:	80 81       	ld	r24, Z
     6a4:	88 61       	ori	r24, 0x18	; 24
     6a6:	80 83       	st	Z, r24
	TCCR1A |= (1 << WGM11) | (0 << WGM10);
     6a8:	8c 91       	ld	r24, X
     6aa:	82 60       	ori	r24, 0x02	; 2
     6ac:	8c 93       	st	X, r24
	
	// Set prescaler to 1/64
	TCCR1B |= (0 << CS12) | (1 << CS11) | (1 << CS10);
     6ae:	80 81       	ld	r24, Z
     6b0:	83 60       	ori	r24, 0x03	; 3
     6b2:	80 83       	st	Z, r24
	
	// Set TOP
	// frequency = 50 Hz
	// TOP = 5000
	ICR1 = F_CPU/(64*50);
     6b4:	88 e8       	ldi	r24, 0x88	; 136
     6b6:	93 e1       	ldi	r25, 0x13	; 19
     6b8:	90 93 87 00 	sts	0x0087, r25
     6bc:	80 93 86 00 	sts	0x0086, r24
	
	// Set OC1A to output
	DDRB |= (1 << DDB5);
     6c0:	25 9a       	sbi	0x04, 5	; 4
	
	// Set middle position of servo
	COUNTER_set_pulse_width(375);
     6c2:	87 e7       	ldi	r24, 0x77	; 119
     6c4:	91 e0       	ldi	r25, 0x01	; 1
     6c6:	d1 cf       	rjmp	.-94     	; 0x66a <COUNTER_set_pulse_width>
     6c8:	08 95       	ret

000006ca <MOTOR_init>:
uint8_t max_velocity = 0x50;


void MOTOR_init()
{
	TWI_Master_Initialise();
     6ca:	2a d1       	rcall	.+596    	; 0x920 <TWI_Master_Initialise>
	// Set MJ1 pins as output
	// PH4 = EN, PH1 = DIR
	DDRH |= (1 << PH4) | (1 << PH1);
     6cc:	e1 e0       	ldi	r30, 0x01	; 1
     6ce:	f1 e0       	ldi	r31, 0x01	; 1
     6d0:	80 81       	ld	r24, Z
     6d2:	82 61       	ori	r24, 0x12	; 18
     6d4:	80 83       	st	Z, r24
	
	// Enable motor and select direction in MJ1
	PORTH |= (1 << PH4) | (1 << PH1);
     6d6:	a2 e0       	ldi	r26, 0x02	; 2
     6d8:	b1 e0       	ldi	r27, 0x01	; 1
     6da:	8c 91       	ld	r24, X
     6dc:	82 61       	ori	r24, 0x12	; 18
     6de:	8c 93       	st	X, r24
	
	//Setup encoder
	// Set MJ2 pins as input
	DDRK = 0x00;
     6e0:	10 92 07 01 	sts	0x0107, r1
	
	// Set some MJ1 pins to output, PH3 = SEL, PH5 = !OE, PH6 = RST
	DDRH |= (1 << PH3) | (1 << PH5)| (1 << PH6);
     6e4:	80 81       	ld	r24, Z
     6e6:	88 66       	ori	r24, 0x68	; 104
     6e8:	80 83       	st	Z, r24
     6ea:	08 95       	ret

000006ec <MOTOR_set_dir>:
}


void MOTOR_set_dir(int dir)
{
	if (dir == 1){
     6ec:	81 30       	cpi	r24, 0x01	; 1
     6ee:	91 05       	cpc	r25, r1
     6f0:	31 f4       	brne	.+12     	; 0x6fe <MOTOR_set_dir+0x12>
		// retning høyre
		PORTH |= (1 << PH1);
     6f2:	e2 e0       	ldi	r30, 0x02	; 2
     6f4:	f1 e0       	ldi	r31, 0x01	; 1
     6f6:	80 81       	ld	r24, Z
     6f8:	82 60       	ori	r24, 0x02	; 2
     6fa:	80 83       	st	Z, r24
     6fc:	08 95       	ret
	}
	else if (dir == 0){
     6fe:	89 2b       	or	r24, r25
     700:	29 f4       	brne	.+10     	; 0x70c <MOTOR_set_dir+0x20>
		// retning venstre 
		PORTH &= ~(1 << PH1);
     702:	e2 e0       	ldi	r30, 0x02	; 2
     704:	f1 e0       	ldi	r31, 0x01	; 1
     706:	80 81       	ld	r24, Z
     708:	8d 7f       	andi	r24, 0xFD	; 253
     70a:	80 83       	st	Z, r24
     70c:	08 95       	ret

0000070e <MOTOR_set_max_velocity>:
		//perror("Invalid motor direction: ");
	//}
}

void MOTOR_set_max_velocity(int speed){
	switch (speed){
     70e:	82 30       	cpi	r24, 0x02	; 2
     710:	91 05       	cpc	r25, r1
     712:	49 f0       	breq	.+18     	; 0x726 <MOTOR_set_max_velocity+0x18>
     714:	83 30       	cpi	r24, 0x03	; 3
     716:	91 05       	cpc	r25, r1
     718:	51 f0       	breq	.+20     	; 0x72e <MOTOR_set_max_velocity+0x20>
     71a:	01 97       	sbiw	r24, 0x01	; 1
     71c:	59 f4       	brne	.+22     	; 0x734 <MOTOR_set_max_velocity+0x26>
		case 1:
			max_velocity = 0x30;
     71e:	80 e3       	ldi	r24, 0x30	; 48
     720:	80 93 10 02 	sts	0x0210, r24
			break;
     724:	08 95       	ret
		case 2:
		max_velocity = 0x50;
     726:	80 e5       	ldi	r24, 0x50	; 80
     728:	80 93 10 02 	sts	0x0210, r24
		break;
     72c:	08 95       	ret
		case 3:
		max_velocity = 0x70;
     72e:	80 e7       	ldi	r24, 0x70	; 112
     730:	80 93 10 02 	sts	0x0210, r24
     734:	08 95       	ret

00000736 <MOTOR_set_velocity>:
		
	}
}

void MOTOR_set_velocity(uint8_t vel)
{
     736:	cf 93       	push	r28
     738:	df 93       	push	r29
     73a:	1f 92       	push	r1
     73c:	cd b7       	in	r28, 0x3d	; 61
     73e:	de b7       	in	r29, 0x3e	; 62
	uint8_t velocity[1];
	if (vel < max_velocity){ velocity[0] = vel; }
     740:	90 91 10 02 	lds	r25, 0x0210
     744:	89 17       	cp	r24, r25
     746:	10 f4       	brcc	.+4      	; 0x74c <MOTOR_set_velocity+0x16>
     748:	89 83       	std	Y+1, r24	; 0x01
     74a:	01 c0       	rjmp	.+2      	; 0x74e <MOTOR_set_velocity+0x18>
	else{ velocity[0] = max_velocity; }
     74c:	99 83       	std	Y+1, r25	; 0x01
	TWI_send_address_and_data(velocity, 1);
     74e:	61 e0       	ldi	r22, 0x01	; 1
     750:	70 e0       	ldi	r23, 0x00	; 0
     752:	ce 01       	movw	r24, r28
     754:	01 96       	adiw	r24, 0x01	; 1
     756:	b3 d0       	rcall	.+358    	; 0x8be <TWI_send_address_and_data>
	
	if(!TWI_Transceiver_Busy() && !TWI_statusReg.lastTransOK){
     758:	ed d0       	rcall	.+474    	; 0x934 <TWI_Transceiver_Busy>
     75a:	81 11       	cpse	r24, r1
     75c:	09 c0       	rjmp	.+18     	; 0x770 <MOTOR_set_velocity+0x3a>
     75e:	80 91 c6 02 	lds	r24, 0x02C6
     762:	80 fd       	sbrc	r24, 0
     764:	05 c0       	rjmp	.+10     	; 0x770 <MOTOR_set_velocity+0x3a>
		printf("TWI error\n");
     766:	8e e9       	ldi	r24, 0x9E	; 158
     768:	92 e0       	ldi	r25, 0x02	; 2
     76a:	1a d4       	rcall	.+2100   	; 0xfa0 <puts>
		TWI_act_on_failure_in_last_transmission( TWI_Get_State_Info() );
     76c:	e7 d0       	rcall	.+462    	; 0x93c <TWI_Get_State_Info>
     76e:	96 d0       	rcall	.+300    	; 0x89c <TWI_act_on_failure_in_last_transmission>
	}
}
     770:	0f 90       	pop	r0
     772:	df 91       	pop	r29
     774:	cf 91       	pop	r28
     776:	08 95       	ret

00000778 <MOTOR_read_encoder>:

int16_t MOTOR_read_encoder(void)
{	
	// Set !OE low
	PORTH &= ~(1<<PH5);
     778:	e2 e0       	ldi	r30, 0x02	; 2
     77a:	f1 e0       	ldi	r31, 0x01	; 1
     77c:	80 81       	ld	r24, Z
     77e:	8f 7d       	andi	r24, 0xDF	; 223
     780:	80 83       	st	Z, r24
	
	// Set SEL low to get high byte(0)
	PORTH &= ~(1<<PH3);
     782:	80 81       	ld	r24, Z
     784:	87 7f       	andi	r24, 0xF7	; 247
     786:	80 83       	st	Z, r24
     788:	8a e6       	ldi	r24, 0x6A	; 106
     78a:	8a 95       	dec	r24
     78c:	f1 f7       	brne	.-4      	; 0x78a <MOTOR_read_encoder+0x12>
     78e:	00 c0       	rjmp	.+0      	; 0x790 <MOTOR_read_encoder+0x18>
	
	_delay_us(20);
	// Read MSB
	uint8_t encoder_value_MSB;
	encoder_value_MSB = PINK;
     790:	20 91 06 01 	lds	r18, 0x0106
	
	
	// Set SEL high to get low byte(1)
	PORTH |= (1<<PH3);
     794:	80 81       	ld	r24, Z
     796:	88 60       	ori	r24, 0x08	; 8
     798:	80 83       	st	Z, r24
     79a:	8a e6       	ldi	r24, 0x6A	; 106
     79c:	8a 95       	dec	r24
     79e:	f1 f7       	brne	.-4      	; 0x79c <MOTOR_read_encoder+0x24>
     7a0:	00 c0       	rjmp	.+0      	; 0x7a2 <MOTOR_read_encoder+0x2a>
	_delay_us(20);
	
	// Read LSB
	uint8_t encoder_value_LSB;
	encoder_value_LSB = PINK;
     7a2:	80 91 06 01 	lds	r24, 0x0106

	// Set !OE high
	PORTH |= (1<<PH5);
     7a6:	90 81       	ld	r25, Z
     7a8:	90 62       	ori	r25, 0x20	; 32
     7aa:	90 83       	st	Z, r25
	
	// Process received data
	int16_t total_encoder_value = encoder_value_MSB << 8 | encoder_value_LSB;
     7ac:	90 e0       	ldi	r25, 0x00	; 0
	//printf("\tEncoder value: %x\n", total_encoder_value);
	
	return total_encoder_value;
	
}
     7ae:	92 2b       	or	r25, r18
     7b0:	08 95       	ret

000007b2 <MOTOR_find_limits>:
}

void MOTOR_find_limits( void ) 
{
	// *** Calibrate ***
	MOTOR_set_dir(1);
     7b2:	81 e0       	ldi	r24, 0x01	; 1
     7b4:	90 e0       	ldi	r25, 0x00	; 0
     7b6:	9a df       	rcall	.-204    	; 0x6ec <MOTOR_set_dir>
	MOTOR_set_velocity(max_velocity);
     7b8:	80 91 10 02 	lds	r24, 0x0210
     7bc:	bc df       	rcall	.-136    	; 0x736 <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7be:	2f ef       	ldi	r18, 0xFF	; 255
     7c0:	87 ea       	ldi	r24, 0xA7	; 167
     7c2:	91 e6       	ldi	r25, 0x61	; 97
     7c4:	21 50       	subi	r18, 0x01	; 1
     7c6:	80 40       	sbci	r24, 0x00	; 0
     7c8:	90 40       	sbci	r25, 0x00	; 0
     7ca:	e1 f7       	brne	.-8      	; 0x7c4 <MOTOR_find_limits+0x12>
     7cc:	00 c0       	rjmp	.+0      	; 0x7ce <MOTOR_find_limits+0x1c>
     7ce:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity((uint8_t)1);
     7d0:	81 e0       	ldi	r24, 0x01	; 1
     7d2:	b1 df       	rcall	.-158    	; 0x736 <MOTOR_set_velocity>
	
	// Reset encoder
	PORTH &= ~(1 << PH6);
     7d4:	e2 e0       	ldi	r30, 0x02	; 2
     7d6:	f1 e0       	ldi	r31, 0x01	; 1
     7d8:	80 81       	ld	r24, Z
     7da:	8f 7b       	andi	r24, 0xBF	; 191
     7dc:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7de:	2a e6       	ldi	r18, 0x6A	; 106
     7e0:	2a 95       	dec	r18
     7e2:	f1 f7       	brne	.-4      	; 0x7e0 <MOTOR_find_limits+0x2e>
     7e4:	00 c0       	rjmp	.+0      	; 0x7e6 <MOTOR_find_limits+0x34>
	_delay_us(20);
	PORTH |= (1 << PH6);
     7e6:	80 81       	ld	r24, Z
     7e8:	80 64       	ori	r24, 0x40	; 64
     7ea:	80 83       	st	Z, r24
	
	// Find max encoder value
	MOTOR_set_dir(0);
     7ec:	80 e0       	ldi	r24, 0x00	; 0
     7ee:	90 e0       	ldi	r25, 0x00	; 0
     7f0:	7d df       	rcall	.-262    	; 0x6ec <MOTOR_set_dir>
	MOTOR_set_velocity(max_velocity);
     7f2:	80 91 10 02 	lds	r24, 0x0210
     7f6:	9f df       	rcall	.-194    	; 0x736 <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7f8:	8f ef       	ldi	r24, 0xFF	; 255
     7fa:	97 ea       	ldi	r25, 0xA7	; 167
     7fc:	21 e6       	ldi	r18, 0x61	; 97
     7fe:	81 50       	subi	r24, 0x01	; 1
     800:	90 40       	sbci	r25, 0x00	; 0
     802:	20 40       	sbci	r18, 0x00	; 0
     804:	e1 f7       	brne	.-8      	; 0x7fe <MOTOR_find_limits+0x4c>
     806:	00 c0       	rjmp	.+0      	; 0x808 <MOTOR_find_limits+0x56>
     808:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity(0);
     80a:	80 e0       	ldi	r24, 0x00	; 0
     80c:	94 df       	rcall	.-216    	; 0x736 <MOTOR_set_velocity>
	MOTOR_max_encoder_value = MOTOR_read_encoder();
     80e:	b4 df       	rcall	.-152    	; 0x778 <MOTOR_read_encoder>
     810:	80 93 cc 02 	sts	0x02CC, r24
     814:	90 93 cd 02 	sts	0x02CD, r25
	printf("Max encoder value: %d\n", MOTOR_max_encoder_value);
     818:	9f 93       	push	r25
     81a:	8f 93       	push	r24
     81c:	88 ea       	ldi	r24, 0xA8	; 168
     81e:	92 e0       	ldi	r25, 0x02	; 2
     820:	9f 93       	push	r25
     822:	8f 93       	push	r24
     824:	ac d3       	rcall	.+1880   	; 0xf7e <printf>
     826:	0f 90       	pop	r0
     828:	0f 90       	pop	r0
     82a:	0f 90       	pop	r0
     82c:	0f 90       	pop	r0
     82e:	08 95       	ret

00000830 <MOTOR_read_scaled_encoder>:
	return total_encoder_value;
	
}

float MOTOR_read_scaled_encoder()
{
     830:	cf 92       	push	r12
     832:	df 92       	push	r13
     834:	ef 92       	push	r14
     836:	ff 92       	push	r15
	float encoder_value = (float)MOTOR_read_encoder()/MOTOR_max_encoder_value * 255; //Scaled between 0 and 255
     838:	9f df       	rcall	.-194    	; 0x778 <MOTOR_read_encoder>
     83a:	bc 01       	movw	r22, r24
     83c:	88 27       	eor	r24, r24
     83e:	77 fd       	sbrc	r23, 7
     840:	80 95       	com	r24
     842:	98 2f       	mov	r25, r24
     844:	35 d2       	rcall	.+1130   	; 0xcb0 <__floatsisf>
     846:	6b 01       	movw	r12, r22
     848:	7c 01       	movw	r14, r24
     84a:	60 91 cc 02 	lds	r22, 0x02CC
     84e:	70 91 cd 02 	lds	r23, 0x02CD
     852:	88 27       	eor	r24, r24
     854:	77 fd       	sbrc	r23, 7
     856:	80 95       	com	r24
     858:	98 2f       	mov	r25, r24
     85a:	2a d2       	rcall	.+1108   	; 0xcb0 <__floatsisf>
     85c:	9b 01       	movw	r18, r22
     85e:	ac 01       	movw	r20, r24
     860:	c7 01       	movw	r24, r14
     862:	b6 01       	movw	r22, r12
     864:	8f d1       	rcall	.+798    	; 0xb84 <__divsf3>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	4f e7       	ldi	r20, 0x7F	; 127
     86c:	53 e4       	ldi	r21, 0x43	; 67
     86e:	d4 d2       	rcall	.+1448   	; 0xe18 <__mulsf3>
	//encoder_value = abs(encoder_value - 255.0); // 255 is rightmost position, 0 is leftmost position
	//printf("\tScaled encoder value: %d\n", (int)encoder_value);
	return encoder_value;
     870:	ff 90       	pop	r15
     872:	ef 90       	pop	r14
     874:	df 90       	pop	r13
     876:	cf 90       	pop	r12
     878:	08 95       	ret

0000087a <SOLENOID_init>:

void SOLENOID_init()
{
	// Set the correct pin as output
	// Choose A1: PF1
	DDRF |= (1 << DDF1);
     87a:	81 9a       	sbi	0x10, 1	; 16
	PORTF |= (1 << PF1);
     87c:	89 9a       	sbi	0x11, 1	; 17
     87e:	08 95       	ret

00000880 <SOLENOID_pulse>:

void SOLENOID_pulse(uint8_t shoot)
{
	// This function should only be called if shoot has changed from 0 to 1
	// (message received from 162 only when this happens)
	if (shoot){
     880:	88 23       	and	r24, r24
     882:	59 f0       	breq	.+22     	; 0x89a <SOLENOID_pulse+0x1a>
		//set pin to 1 or 0
		PORTF &= ~(1 << PF1);
     884:	89 98       	cbi	0x11, 1	; 17
     886:	2f ef       	ldi	r18, 0xFF	; 255
     888:	89 e6       	ldi	r24, 0x69	; 105
     88a:	98 e1       	ldi	r25, 0x18	; 24
     88c:	21 50       	subi	r18, 0x01	; 1
     88e:	80 40       	sbci	r24, 0x00	; 0
     890:	90 40       	sbci	r25, 0x00	; 0
     892:	e1 f7       	brne	.-8      	; 0x88c <SOLENOID_pulse+0xc>
     894:	00 c0       	rjmp	.+0      	; 0x896 <SOLENOID_pulse+0x16>
     896:	00 00       	nop
		// wait a little
		_delay_ms(500);
		// set pin to 0 or 1 (opposite of above)
		PORTF |= (1 << PF1);
     898:	89 9a       	sbi	0x11, 1	; 17
     89a:	08 95       	ret

0000089c <TWI_act_on_failure_in_last_transmission>:

#include "TWI_Master.h"
#include "twi_handler.h"

unsigned char TWI_act_on_failure_in_last_transmission( unsigned char TWIerrormsg )
{
     89c:	cf 93       	push	r28
     89e:	c8 2f       	mov	r28, r24
	if (( TWIerrormsg == TWI_MTX_ADR_NACK ) | ( TWIerrormsg == TWI_MRX_ADR_NACK )){
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	c8 34       	cpi	r28, 0x48	; 72
     8a4:	09 f0       	breq	.+2      	; 0x8a8 <TWI_act_on_failure_in_last_transmission+0xc>
     8a6:	80 e0       	ldi	r24, 0x00	; 0
     8a8:	81 11       	cpse	r24, r1
     8aa:	05 c0       	rjmp	.+10     	; 0x8b6 <TWI_act_on_failure_in_last_transmission+0x1a>
     8ac:	81 e0       	ldi	r24, 0x01	; 1
     8ae:	c0 32       	cpi	r28, 0x20	; 32
     8b0:	09 f0       	breq	.+2      	; 0x8b4 <TWI_act_on_failure_in_last_transmission+0x18>
     8b2:	80 e0       	ldi	r24, 0x00	; 0
     8b4:	81 11       	cpse	r24, r1
		TWI_Start_Transceiver();
     8b6:	6c d0       	rcall	.+216    	; 0x990 <TWI_Start_Transceiver>
	}
	return TWIerrormsg;
}
     8b8:	8c 2f       	mov	r24, r28
     8ba:	cf 91       	pop	r28
     8bc:	08 95       	ret

000008be <TWI_send_address_and_data>:

void TWI_send_address_and_data(uint8_t *message, int message_length)
{
     8be:	cf 93       	push	r28
     8c0:	df 93       	push	r29
     8c2:	00 d0       	rcall	.+0      	; 0x8c4 <TWI_send_address_and_data+0x6>
     8c4:	1f 92       	push	r1
     8c6:	cd b7       	in	r28, 0x3d	; 61
     8c8:	de b7       	in	r29, 0x3e	; 62
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
     8ca:	20 e5       	ldi	r18, 0x50	; 80
     8cc:	29 83       	std	Y+1, r18	; 0x01
	message_buffer[1] = 0x00;
     8ce:	1a 82       	std	Y+2, r1	; 0x02
	//printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     8d0:	16 16       	cp	r1, r22
     8d2:	17 06       	cpc	r1, r23
     8d4:	44 f4       	brge	.+16     	; 0x8e6 <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     8d6:	fc 01       	movw	r30, r24
     8d8:	20 81       	ld	r18, Z
     8da:	2b 83       	std	Y+3, r18	; 0x03
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
	message_buffer[1] = 0x00;
	//printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     8dc:	62 30       	cpi	r22, 0x02	; 2
     8de:	71 05       	cpc	r23, r1
     8e0:	14 f0       	brlt	.+4      	; 0x8e6 <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     8e2:	81 81       	ldd	r24, Z+1	; 0x01
     8e4:	8c 83       	std	Y+4, r24	; 0x04
		//printf("%d ", message_buffer[i+2]);
	}
	TWI_Start_Transceiver_With_Data(message_buffer, message_length + 2);
     8e6:	6e 5f       	subi	r22, 0xFE	; 254
     8e8:	ce 01       	movw	r24, r28
     8ea:	01 96       	adiw	r24, 0x01	; 1
     8ec:	2f d0       	rcall	.+94     	; 0x94c <TWI_Start_Transceiver_With_Data>
     8ee:	0f 90       	pop	r0
     8f0:	0f 90       	pop	r0
     8f2:	0f 90       	pop	r0
     8f4:	0f 90       	pop	r0
     8f6:	df 91       	pop	r29
     8f8:	cf 91       	pop	r28
     8fa:	08 95       	ret

000008fc <SERVO_set_position>:
#include <stdlib.h>


void SERVO_set_position(uint8_t pos)
{
	uint16_t pulse_width = MIN + (uint16_t)pos;
     8fc:	90 e0       	ldi	r25, 0x00	; 0
     8fe:	86 50       	subi	r24, 0x06	; 6
     900:	9f 4f       	sbci	r25, 0xFF	; 255
	if ( pulse_width > MAX){ pulse_width = MAX; }
     902:	85 3f       	cpi	r24, 0xF5	; 245
     904:	21 e0       	ldi	r18, 0x01	; 1
     906:	92 07       	cpc	r25, r18
     908:	20 f4       	brcc	.+8      	; 0x912 <SERVO_set_position+0x16>
	else if ( pulse_width < MIN ){ pulse_width = MIN; }
     90a:	8a 3f       	cpi	r24, 0xFA	; 250
     90c:	91 05       	cpc	r25, r1
     90e:	20 f0       	brcs	.+8      	; 0x918 <SERVO_set_position+0x1c>
     910:	05 c0       	rjmp	.+10     	; 0x91c <SERVO_set_position+0x20>


void SERVO_set_position(uint8_t pos)
{
	uint16_t pulse_width = MIN + (uint16_t)pos;
	if ( pulse_width > MAX){ pulse_width = MAX; }
     912:	84 ef       	ldi	r24, 0xF4	; 244
     914:	91 e0       	ldi	r25, 0x01	; 1
     916:	02 c0       	rjmp	.+4      	; 0x91c <SERVO_set_position+0x20>
	else if ( pulse_width < MIN ){ pulse_width = MIN; }
     918:	8a ef       	ldi	r24, 0xFA	; 250
     91a:	90 e0       	ldi	r25, 0x00	; 0
		
	COUNTER_set_pulse_width(pulse_width);
     91c:	a6 ce       	rjmp	.-692    	; 0x66a <COUNTER_set_pulse_width>
     91e:	08 95       	ret

00000920 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     920:	8c e0       	ldi	r24, 0x0C	; 12
     922:	80 93 b8 00 	sts	0x00B8, r24
     926:	8f ef       	ldi	r24, 0xFF	; 255
     928:	80 93 bb 00 	sts	0x00BB, r24
     92c:	84 e0       	ldi	r24, 0x04	; 4
     92e:	80 93 bc 00 	sts	0x00BC, r24
     932:	08 95       	ret

00000934 <TWI_Transceiver_Busy>:
     934:	80 91 bc 00 	lds	r24, 0x00BC
     938:	81 70       	andi	r24, 0x01	; 1
     93a:	08 95       	ret

0000093c <TWI_Get_State_Info>:
     93c:	ec eb       	ldi	r30, 0xBC	; 188
     93e:	f0 e0       	ldi	r31, 0x00	; 0
     940:	80 81       	ld	r24, Z
     942:	80 fd       	sbrc	r24, 0
     944:	fd cf       	rjmp	.-6      	; 0x940 <TWI_Get_State_Info+0x4>
     946:	80 91 11 02 	lds	r24, 0x0211
     94a:	08 95       	ret

0000094c <TWI_Start_Transceiver_With_Data>:
     94c:	ec eb       	ldi	r30, 0xBC	; 188
     94e:	f0 e0       	ldi	r31, 0x00	; 0
     950:	20 81       	ld	r18, Z
     952:	20 fd       	sbrc	r18, 0
     954:	fd cf       	rjmp	.-6      	; 0x950 <TWI_Start_Transceiver_With_Data+0x4>
     956:	60 93 c7 02 	sts	0x02C7, r22
     95a:	fc 01       	movw	r30, r24
     95c:	20 81       	ld	r18, Z
     95e:	20 93 c8 02 	sts	0x02C8, r18
     962:	20 fd       	sbrc	r18, 0
     964:	0c c0       	rjmp	.+24     	; 0x97e <TWI_Start_Transceiver_With_Data+0x32>
     966:	62 30       	cpi	r22, 0x02	; 2
     968:	50 f0       	brcs	.+20     	; 0x97e <TWI_Start_Transceiver_With_Data+0x32>
     96a:	dc 01       	movw	r26, r24
     96c:	11 96       	adiw	r26, 0x01	; 1
     96e:	e9 ec       	ldi	r30, 0xC9	; 201
     970:	f2 e0       	ldi	r31, 0x02	; 2
     972:	81 e0       	ldi	r24, 0x01	; 1
     974:	9d 91       	ld	r25, X+
     976:	91 93       	st	Z+, r25
     978:	8f 5f       	subi	r24, 0xFF	; 255
     97a:	86 13       	cpse	r24, r22
     97c:	fb cf       	rjmp	.-10     	; 0x974 <TWI_Start_Transceiver_With_Data+0x28>
     97e:	10 92 c6 02 	sts	0x02C6, r1
     982:	88 ef       	ldi	r24, 0xF8	; 248
     984:	80 93 11 02 	sts	0x0211, r24
     988:	85 ea       	ldi	r24, 0xA5	; 165
     98a:	80 93 bc 00 	sts	0x00BC, r24
     98e:	08 95       	ret

00000990 <TWI_Start_Transceiver>:
     990:	ec eb       	ldi	r30, 0xBC	; 188
     992:	f0 e0       	ldi	r31, 0x00	; 0
     994:	80 81       	ld	r24, Z
     996:	80 fd       	sbrc	r24, 0
     998:	fd cf       	rjmp	.-6      	; 0x994 <TWI_Start_Transceiver+0x4>
     99a:	10 92 c6 02 	sts	0x02C6, r1
     99e:	88 ef       	ldi	r24, 0xF8	; 248
     9a0:	80 93 11 02 	sts	0x0211, r24
     9a4:	85 ea       	ldi	r24, 0xA5	; 165
     9a6:	80 93 bc 00 	sts	0x00BC, r24
     9aa:	08 95       	ret

000009ac <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     9ac:	1f 92       	push	r1
     9ae:	0f 92       	push	r0
     9b0:	0f b6       	in	r0, 0x3f	; 63
     9b2:	0f 92       	push	r0
     9b4:	11 24       	eor	r1, r1
     9b6:	0b b6       	in	r0, 0x3b	; 59
     9b8:	0f 92       	push	r0
     9ba:	2f 93       	push	r18
     9bc:	3f 93       	push	r19
     9be:	8f 93       	push	r24
     9c0:	9f 93       	push	r25
     9c2:	af 93       	push	r26
     9c4:	bf 93       	push	r27
     9c6:	ef 93       	push	r30
     9c8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     9ca:	80 91 b9 00 	lds	r24, 0x00B9
     9ce:	90 e0       	ldi	r25, 0x00	; 0
     9d0:	fc 01       	movw	r30, r24
     9d2:	38 97       	sbiw	r30, 0x08	; 8
     9d4:	e1 35       	cpi	r30, 0x51	; 81
     9d6:	f1 05       	cpc	r31, r1
     9d8:	08 f0       	brcs	.+2      	; 0x9dc <__vector_39+0x30>
     9da:	55 c0       	rjmp	.+170    	; 0xa86 <__vector_39+0xda>
     9dc:	ee 58       	subi	r30, 0x8E	; 142
     9de:	ff 4f       	sbci	r31, 0xFF	; 255
     9e0:	7e c2       	rjmp	.+1276   	; 0xede <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     9e2:	10 92 c5 02 	sts	0x02C5, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     9e6:	e0 91 c5 02 	lds	r30, 0x02C5
     9ea:	80 91 c7 02 	lds	r24, 0x02C7
     9ee:	e8 17       	cp	r30, r24
     9f0:	70 f4       	brcc	.+28     	; 0xa0e <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     9f2:	81 e0       	ldi	r24, 0x01	; 1
     9f4:	8e 0f       	add	r24, r30
     9f6:	80 93 c5 02 	sts	0x02C5, r24
     9fa:	f0 e0       	ldi	r31, 0x00	; 0
     9fc:	e8 53       	subi	r30, 0x38	; 56
     9fe:	fd 4f       	sbci	r31, 0xFD	; 253
     a00:	80 81       	ld	r24, Z
     a02:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a06:	85 e8       	ldi	r24, 0x85	; 133
     a08:	80 93 bc 00 	sts	0x00BC, r24
     a0c:	43 c0       	rjmp	.+134    	; 0xa94 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a0e:	80 91 c6 02 	lds	r24, 0x02C6
     a12:	81 60       	ori	r24, 0x01	; 1
     a14:	80 93 c6 02 	sts	0x02C6, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a18:	84 e9       	ldi	r24, 0x94	; 148
     a1a:	80 93 bc 00 	sts	0x00BC, r24
     a1e:	3a c0       	rjmp	.+116    	; 0xa94 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a20:	e0 91 c5 02 	lds	r30, 0x02C5
     a24:	81 e0       	ldi	r24, 0x01	; 1
     a26:	8e 0f       	add	r24, r30
     a28:	80 93 c5 02 	sts	0x02C5, r24
     a2c:	80 91 bb 00 	lds	r24, 0x00BB
     a30:	f0 e0       	ldi	r31, 0x00	; 0
     a32:	e8 53       	subi	r30, 0x38	; 56
     a34:	fd 4f       	sbci	r31, 0xFD	; 253
     a36:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a38:	20 91 c5 02 	lds	r18, 0x02C5
     a3c:	30 e0       	ldi	r19, 0x00	; 0
     a3e:	80 91 c7 02 	lds	r24, 0x02C7
     a42:	90 e0       	ldi	r25, 0x00	; 0
     a44:	01 97       	sbiw	r24, 0x01	; 1
     a46:	28 17       	cp	r18, r24
     a48:	39 07       	cpc	r19, r25
     a4a:	24 f4       	brge	.+8      	; 0xa54 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a4c:	85 ec       	ldi	r24, 0xC5	; 197
     a4e:	80 93 bc 00 	sts	0x00BC, r24
     a52:	20 c0       	rjmp	.+64     	; 0xa94 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a54:	85 e8       	ldi	r24, 0x85	; 133
     a56:	80 93 bc 00 	sts	0x00BC, r24
     a5a:	1c c0       	rjmp	.+56     	; 0xa94 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a5c:	80 91 bb 00 	lds	r24, 0x00BB
     a60:	e0 91 c5 02 	lds	r30, 0x02C5
     a64:	f0 e0       	ldi	r31, 0x00	; 0
     a66:	e8 53       	subi	r30, 0x38	; 56
     a68:	fd 4f       	sbci	r31, 0xFD	; 253
     a6a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a6c:	80 91 c6 02 	lds	r24, 0x02C6
     a70:	81 60       	ori	r24, 0x01	; 1
     a72:	80 93 c6 02 	sts	0x02C6, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a76:	84 e9       	ldi	r24, 0x94	; 148
     a78:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     a7c:	0b c0       	rjmp	.+22     	; 0xa94 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a7e:	85 ea       	ldi	r24, 0xA5	; 165
     a80:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     a84:	07 c0       	rjmp	.+14     	; 0xa94 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     a86:	80 91 b9 00 	lds	r24, 0x00B9
     a8a:	80 93 11 02 	sts	0x0211, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     a8e:	84 e0       	ldi	r24, 0x04	; 4
     a90:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     a94:	ff 91       	pop	r31
     a96:	ef 91       	pop	r30
     a98:	bf 91       	pop	r27
     a9a:	af 91       	pop	r26
     a9c:	9f 91       	pop	r25
     a9e:	8f 91       	pop	r24
     aa0:	3f 91       	pop	r19
     aa2:	2f 91       	pop	r18
     aa4:	0f 90       	pop	r0
     aa6:	0b be       	out	0x3b, r0	; 59
     aa8:	0f 90       	pop	r0
     aaa:	0f be       	out	0x3f, r0	; 63
     aac:	0f 90       	pop	r0
     aae:	1f 90       	pop	r1
     ab0:	18 95       	reti

00000ab2 <__subsf3>:
     ab2:	50 58       	subi	r21, 0x80	; 128

00000ab4 <__addsf3>:
     ab4:	bb 27       	eor	r27, r27
     ab6:	aa 27       	eor	r26, r26
     ab8:	0e d0       	rcall	.+28     	; 0xad6 <__addsf3x>
     aba:	70 c1       	rjmp	.+736    	; 0xd9c <__fp_round>
     abc:	61 d1       	rcall	.+706    	; 0xd80 <__fp_pscA>
     abe:	30 f0       	brcs	.+12     	; 0xacc <__addsf3+0x18>
     ac0:	66 d1       	rcall	.+716    	; 0xd8e <__fp_pscB>
     ac2:	20 f0       	brcs	.+8      	; 0xacc <__addsf3+0x18>
     ac4:	31 f4       	brne	.+12     	; 0xad2 <__addsf3+0x1e>
     ac6:	9f 3f       	cpi	r25, 0xFF	; 255
     ac8:	11 f4       	brne	.+4      	; 0xace <__addsf3+0x1a>
     aca:	1e f4       	brtc	.+6      	; 0xad2 <__addsf3+0x1e>
     acc:	56 c1       	rjmp	.+684    	; 0xd7a <__fp_nan>
     ace:	0e f4       	brtc	.+2      	; 0xad2 <__addsf3+0x1e>
     ad0:	e0 95       	com	r30
     ad2:	e7 fb       	bst	r30, 7
     ad4:	4c c1       	rjmp	.+664    	; 0xd6e <__fp_inf>

00000ad6 <__addsf3x>:
     ad6:	e9 2f       	mov	r30, r25
     ad8:	72 d1       	rcall	.+740    	; 0xdbe <__fp_split3>
     ada:	80 f3       	brcs	.-32     	; 0xabc <__addsf3+0x8>
     adc:	ba 17       	cp	r27, r26
     ade:	62 07       	cpc	r22, r18
     ae0:	73 07       	cpc	r23, r19
     ae2:	84 07       	cpc	r24, r20
     ae4:	95 07       	cpc	r25, r21
     ae6:	18 f0       	brcs	.+6      	; 0xaee <__addsf3x+0x18>
     ae8:	71 f4       	brne	.+28     	; 0xb06 <__addsf3x+0x30>
     aea:	9e f5       	brtc	.+102    	; 0xb52 <__addsf3x+0x7c>
     aec:	8a c1       	rjmp	.+788    	; 0xe02 <__fp_zero>
     aee:	0e f4       	brtc	.+2      	; 0xaf2 <__addsf3x+0x1c>
     af0:	e0 95       	com	r30
     af2:	0b 2e       	mov	r0, r27
     af4:	ba 2f       	mov	r27, r26
     af6:	a0 2d       	mov	r26, r0
     af8:	0b 01       	movw	r0, r22
     afa:	b9 01       	movw	r22, r18
     afc:	90 01       	movw	r18, r0
     afe:	0c 01       	movw	r0, r24
     b00:	ca 01       	movw	r24, r20
     b02:	a0 01       	movw	r20, r0
     b04:	11 24       	eor	r1, r1
     b06:	ff 27       	eor	r31, r31
     b08:	59 1b       	sub	r21, r25
     b0a:	99 f0       	breq	.+38     	; 0xb32 <__addsf3x+0x5c>
     b0c:	59 3f       	cpi	r21, 0xF9	; 249
     b0e:	50 f4       	brcc	.+20     	; 0xb24 <__addsf3x+0x4e>
     b10:	50 3e       	cpi	r21, 0xE0	; 224
     b12:	68 f1       	brcs	.+90     	; 0xb6e <__addsf3x+0x98>
     b14:	1a 16       	cp	r1, r26
     b16:	f0 40       	sbci	r31, 0x00	; 0
     b18:	a2 2f       	mov	r26, r18
     b1a:	23 2f       	mov	r18, r19
     b1c:	34 2f       	mov	r19, r20
     b1e:	44 27       	eor	r20, r20
     b20:	58 5f       	subi	r21, 0xF8	; 248
     b22:	f3 cf       	rjmp	.-26     	; 0xb0a <__addsf3x+0x34>
     b24:	46 95       	lsr	r20
     b26:	37 95       	ror	r19
     b28:	27 95       	ror	r18
     b2a:	a7 95       	ror	r26
     b2c:	f0 40       	sbci	r31, 0x00	; 0
     b2e:	53 95       	inc	r21
     b30:	c9 f7       	brne	.-14     	; 0xb24 <__addsf3x+0x4e>
     b32:	7e f4       	brtc	.+30     	; 0xb52 <__addsf3x+0x7c>
     b34:	1f 16       	cp	r1, r31
     b36:	ba 0b       	sbc	r27, r26
     b38:	62 0b       	sbc	r22, r18
     b3a:	73 0b       	sbc	r23, r19
     b3c:	84 0b       	sbc	r24, r20
     b3e:	ba f0       	brmi	.+46     	; 0xb6e <__addsf3x+0x98>
     b40:	91 50       	subi	r25, 0x01	; 1
     b42:	a1 f0       	breq	.+40     	; 0xb6c <__addsf3x+0x96>
     b44:	ff 0f       	add	r31, r31
     b46:	bb 1f       	adc	r27, r27
     b48:	66 1f       	adc	r22, r22
     b4a:	77 1f       	adc	r23, r23
     b4c:	88 1f       	adc	r24, r24
     b4e:	c2 f7       	brpl	.-16     	; 0xb40 <__addsf3x+0x6a>
     b50:	0e c0       	rjmp	.+28     	; 0xb6e <__addsf3x+0x98>
     b52:	ba 0f       	add	r27, r26
     b54:	62 1f       	adc	r22, r18
     b56:	73 1f       	adc	r23, r19
     b58:	84 1f       	adc	r24, r20
     b5a:	48 f4       	brcc	.+18     	; 0xb6e <__addsf3x+0x98>
     b5c:	87 95       	ror	r24
     b5e:	77 95       	ror	r23
     b60:	67 95       	ror	r22
     b62:	b7 95       	ror	r27
     b64:	f7 95       	ror	r31
     b66:	9e 3f       	cpi	r25, 0xFE	; 254
     b68:	08 f0       	brcs	.+2      	; 0xb6c <__addsf3x+0x96>
     b6a:	b3 cf       	rjmp	.-154    	; 0xad2 <__addsf3+0x1e>
     b6c:	93 95       	inc	r25
     b6e:	88 0f       	add	r24, r24
     b70:	08 f0       	brcs	.+2      	; 0xb74 <__addsf3x+0x9e>
     b72:	99 27       	eor	r25, r25
     b74:	ee 0f       	add	r30, r30
     b76:	97 95       	ror	r25
     b78:	87 95       	ror	r24
     b7a:	08 95       	ret

00000b7c <__cmpsf2>:
     b7c:	d4 d0       	rcall	.+424    	; 0xd26 <__fp_cmp>
     b7e:	08 f4       	brcc	.+2      	; 0xb82 <__cmpsf2+0x6>
     b80:	81 e0       	ldi	r24, 0x01	; 1
     b82:	08 95       	ret

00000b84 <__divsf3>:
     b84:	0c d0       	rcall	.+24     	; 0xb9e <__divsf3x>
     b86:	0a c1       	rjmp	.+532    	; 0xd9c <__fp_round>
     b88:	02 d1       	rcall	.+516    	; 0xd8e <__fp_pscB>
     b8a:	40 f0       	brcs	.+16     	; 0xb9c <__divsf3+0x18>
     b8c:	f9 d0       	rcall	.+498    	; 0xd80 <__fp_pscA>
     b8e:	30 f0       	brcs	.+12     	; 0xb9c <__divsf3+0x18>
     b90:	21 f4       	brne	.+8      	; 0xb9a <__divsf3+0x16>
     b92:	5f 3f       	cpi	r21, 0xFF	; 255
     b94:	19 f0       	breq	.+6      	; 0xb9c <__divsf3+0x18>
     b96:	eb c0       	rjmp	.+470    	; 0xd6e <__fp_inf>
     b98:	51 11       	cpse	r21, r1
     b9a:	34 c1       	rjmp	.+616    	; 0xe04 <__fp_szero>
     b9c:	ee c0       	rjmp	.+476    	; 0xd7a <__fp_nan>

00000b9e <__divsf3x>:
     b9e:	0f d1       	rcall	.+542    	; 0xdbe <__fp_split3>
     ba0:	98 f3       	brcs	.-26     	; 0xb88 <__divsf3+0x4>

00000ba2 <__divsf3_pse>:
     ba2:	99 23       	and	r25, r25
     ba4:	c9 f3       	breq	.-14     	; 0xb98 <__divsf3+0x14>
     ba6:	55 23       	and	r21, r21
     ba8:	b1 f3       	breq	.-20     	; 0xb96 <__divsf3+0x12>
     baa:	95 1b       	sub	r25, r21
     bac:	55 0b       	sbc	r21, r21
     bae:	bb 27       	eor	r27, r27
     bb0:	aa 27       	eor	r26, r26
     bb2:	62 17       	cp	r22, r18
     bb4:	73 07       	cpc	r23, r19
     bb6:	84 07       	cpc	r24, r20
     bb8:	38 f0       	brcs	.+14     	; 0xbc8 <__divsf3_pse+0x26>
     bba:	9f 5f       	subi	r25, 0xFF	; 255
     bbc:	5f 4f       	sbci	r21, 0xFF	; 255
     bbe:	22 0f       	add	r18, r18
     bc0:	33 1f       	adc	r19, r19
     bc2:	44 1f       	adc	r20, r20
     bc4:	aa 1f       	adc	r26, r26
     bc6:	a9 f3       	breq	.-22     	; 0xbb2 <__divsf3_pse+0x10>
     bc8:	33 d0       	rcall	.+102    	; 0xc30 <__divsf3_pse+0x8e>
     bca:	0e 2e       	mov	r0, r30
     bcc:	3a f0       	brmi	.+14     	; 0xbdc <__divsf3_pse+0x3a>
     bce:	e0 e8       	ldi	r30, 0x80	; 128
     bd0:	30 d0       	rcall	.+96     	; 0xc32 <__divsf3_pse+0x90>
     bd2:	91 50       	subi	r25, 0x01	; 1
     bd4:	50 40       	sbci	r21, 0x00	; 0
     bd6:	e6 95       	lsr	r30
     bd8:	00 1c       	adc	r0, r0
     bda:	ca f7       	brpl	.-14     	; 0xbce <__divsf3_pse+0x2c>
     bdc:	29 d0       	rcall	.+82     	; 0xc30 <__divsf3_pse+0x8e>
     bde:	fe 2f       	mov	r31, r30
     be0:	27 d0       	rcall	.+78     	; 0xc30 <__divsf3_pse+0x8e>
     be2:	66 0f       	add	r22, r22
     be4:	77 1f       	adc	r23, r23
     be6:	88 1f       	adc	r24, r24
     be8:	bb 1f       	adc	r27, r27
     bea:	26 17       	cp	r18, r22
     bec:	37 07       	cpc	r19, r23
     bee:	48 07       	cpc	r20, r24
     bf0:	ab 07       	cpc	r26, r27
     bf2:	b0 e8       	ldi	r27, 0x80	; 128
     bf4:	09 f0       	breq	.+2      	; 0xbf8 <__divsf3_pse+0x56>
     bf6:	bb 0b       	sbc	r27, r27
     bf8:	80 2d       	mov	r24, r0
     bfa:	bf 01       	movw	r22, r30
     bfc:	ff 27       	eor	r31, r31
     bfe:	93 58       	subi	r25, 0x83	; 131
     c00:	5f 4f       	sbci	r21, 0xFF	; 255
     c02:	2a f0       	brmi	.+10     	; 0xc0e <__divsf3_pse+0x6c>
     c04:	9e 3f       	cpi	r25, 0xFE	; 254
     c06:	51 05       	cpc	r21, r1
     c08:	68 f0       	brcs	.+26     	; 0xc24 <__divsf3_pse+0x82>
     c0a:	b1 c0       	rjmp	.+354    	; 0xd6e <__fp_inf>
     c0c:	fb c0       	rjmp	.+502    	; 0xe04 <__fp_szero>
     c0e:	5f 3f       	cpi	r21, 0xFF	; 255
     c10:	ec f3       	brlt	.-6      	; 0xc0c <__divsf3_pse+0x6a>
     c12:	98 3e       	cpi	r25, 0xE8	; 232
     c14:	dc f3       	brlt	.-10     	; 0xc0c <__divsf3_pse+0x6a>
     c16:	86 95       	lsr	r24
     c18:	77 95       	ror	r23
     c1a:	67 95       	ror	r22
     c1c:	b7 95       	ror	r27
     c1e:	f7 95       	ror	r31
     c20:	9f 5f       	subi	r25, 0xFF	; 255
     c22:	c9 f7       	brne	.-14     	; 0xc16 <__divsf3_pse+0x74>
     c24:	88 0f       	add	r24, r24
     c26:	91 1d       	adc	r25, r1
     c28:	96 95       	lsr	r25
     c2a:	87 95       	ror	r24
     c2c:	97 f9       	bld	r25, 7
     c2e:	08 95       	ret
     c30:	e1 e0       	ldi	r30, 0x01	; 1
     c32:	66 0f       	add	r22, r22
     c34:	77 1f       	adc	r23, r23
     c36:	88 1f       	adc	r24, r24
     c38:	bb 1f       	adc	r27, r27
     c3a:	62 17       	cp	r22, r18
     c3c:	73 07       	cpc	r23, r19
     c3e:	84 07       	cpc	r24, r20
     c40:	ba 07       	cpc	r27, r26
     c42:	20 f0       	brcs	.+8      	; 0xc4c <__divsf3_pse+0xaa>
     c44:	62 1b       	sub	r22, r18
     c46:	73 0b       	sbc	r23, r19
     c48:	84 0b       	sbc	r24, r20
     c4a:	ba 0b       	sbc	r27, r26
     c4c:	ee 1f       	adc	r30, r30
     c4e:	88 f7       	brcc	.-30     	; 0xc32 <__divsf3_pse+0x90>
     c50:	e0 95       	com	r30
     c52:	08 95       	ret

00000c54 <__fixunssfsi>:
     c54:	bc d0       	rcall	.+376    	; 0xdce <__fp_splitA>
     c56:	88 f0       	brcs	.+34     	; 0xc7a <__fixunssfsi+0x26>
     c58:	9f 57       	subi	r25, 0x7F	; 127
     c5a:	90 f0       	brcs	.+36     	; 0xc80 <__fixunssfsi+0x2c>
     c5c:	b9 2f       	mov	r27, r25
     c5e:	99 27       	eor	r25, r25
     c60:	b7 51       	subi	r27, 0x17	; 23
     c62:	a0 f0       	brcs	.+40     	; 0xc8c <__fixunssfsi+0x38>
     c64:	d1 f0       	breq	.+52     	; 0xc9a <__fixunssfsi+0x46>
     c66:	66 0f       	add	r22, r22
     c68:	77 1f       	adc	r23, r23
     c6a:	88 1f       	adc	r24, r24
     c6c:	99 1f       	adc	r25, r25
     c6e:	1a f0       	brmi	.+6      	; 0xc76 <__fixunssfsi+0x22>
     c70:	ba 95       	dec	r27
     c72:	c9 f7       	brne	.-14     	; 0xc66 <__fixunssfsi+0x12>
     c74:	12 c0       	rjmp	.+36     	; 0xc9a <__fixunssfsi+0x46>
     c76:	b1 30       	cpi	r27, 0x01	; 1
     c78:	81 f0       	breq	.+32     	; 0xc9a <__fixunssfsi+0x46>
     c7a:	c3 d0       	rcall	.+390    	; 0xe02 <__fp_zero>
     c7c:	b1 e0       	ldi	r27, 0x01	; 1
     c7e:	08 95       	ret
     c80:	c0 c0       	rjmp	.+384    	; 0xe02 <__fp_zero>
     c82:	67 2f       	mov	r22, r23
     c84:	78 2f       	mov	r23, r24
     c86:	88 27       	eor	r24, r24
     c88:	b8 5f       	subi	r27, 0xF8	; 248
     c8a:	39 f0       	breq	.+14     	; 0xc9a <__fixunssfsi+0x46>
     c8c:	b9 3f       	cpi	r27, 0xF9	; 249
     c8e:	cc f3       	brlt	.-14     	; 0xc82 <__fixunssfsi+0x2e>
     c90:	86 95       	lsr	r24
     c92:	77 95       	ror	r23
     c94:	67 95       	ror	r22
     c96:	b3 95       	inc	r27
     c98:	d9 f7       	brne	.-10     	; 0xc90 <__fixunssfsi+0x3c>
     c9a:	3e f4       	brtc	.+14     	; 0xcaa <__fixunssfsi+0x56>
     c9c:	90 95       	com	r25
     c9e:	80 95       	com	r24
     ca0:	70 95       	com	r23
     ca2:	61 95       	neg	r22
     ca4:	7f 4f       	sbci	r23, 0xFF	; 255
     ca6:	8f 4f       	sbci	r24, 0xFF	; 255
     ca8:	9f 4f       	sbci	r25, 0xFF	; 255
     caa:	08 95       	ret

00000cac <__floatunsisf>:
     cac:	e8 94       	clt
     cae:	09 c0       	rjmp	.+18     	; 0xcc2 <__floatsisf+0x12>

00000cb0 <__floatsisf>:
     cb0:	97 fb       	bst	r25, 7
     cb2:	3e f4       	brtc	.+14     	; 0xcc2 <__floatsisf+0x12>
     cb4:	90 95       	com	r25
     cb6:	80 95       	com	r24
     cb8:	70 95       	com	r23
     cba:	61 95       	neg	r22
     cbc:	7f 4f       	sbci	r23, 0xFF	; 255
     cbe:	8f 4f       	sbci	r24, 0xFF	; 255
     cc0:	9f 4f       	sbci	r25, 0xFF	; 255
     cc2:	99 23       	and	r25, r25
     cc4:	a9 f0       	breq	.+42     	; 0xcf0 <__floatsisf+0x40>
     cc6:	f9 2f       	mov	r31, r25
     cc8:	96 e9       	ldi	r25, 0x96	; 150
     cca:	bb 27       	eor	r27, r27
     ccc:	93 95       	inc	r25
     cce:	f6 95       	lsr	r31
     cd0:	87 95       	ror	r24
     cd2:	77 95       	ror	r23
     cd4:	67 95       	ror	r22
     cd6:	b7 95       	ror	r27
     cd8:	f1 11       	cpse	r31, r1
     cda:	f8 cf       	rjmp	.-16     	; 0xccc <__floatsisf+0x1c>
     cdc:	fa f4       	brpl	.+62     	; 0xd1c <__floatsisf+0x6c>
     cde:	bb 0f       	add	r27, r27
     ce0:	11 f4       	brne	.+4      	; 0xce6 <__floatsisf+0x36>
     ce2:	60 ff       	sbrs	r22, 0
     ce4:	1b c0       	rjmp	.+54     	; 0xd1c <__floatsisf+0x6c>
     ce6:	6f 5f       	subi	r22, 0xFF	; 255
     ce8:	7f 4f       	sbci	r23, 0xFF	; 255
     cea:	8f 4f       	sbci	r24, 0xFF	; 255
     cec:	9f 4f       	sbci	r25, 0xFF	; 255
     cee:	16 c0       	rjmp	.+44     	; 0xd1c <__floatsisf+0x6c>
     cf0:	88 23       	and	r24, r24
     cf2:	11 f0       	breq	.+4      	; 0xcf8 <__floatsisf+0x48>
     cf4:	96 e9       	ldi	r25, 0x96	; 150
     cf6:	11 c0       	rjmp	.+34     	; 0xd1a <__floatsisf+0x6a>
     cf8:	77 23       	and	r23, r23
     cfa:	21 f0       	breq	.+8      	; 0xd04 <__floatsisf+0x54>
     cfc:	9e e8       	ldi	r25, 0x8E	; 142
     cfe:	87 2f       	mov	r24, r23
     d00:	76 2f       	mov	r23, r22
     d02:	05 c0       	rjmp	.+10     	; 0xd0e <__floatsisf+0x5e>
     d04:	66 23       	and	r22, r22
     d06:	71 f0       	breq	.+28     	; 0xd24 <__floatsisf+0x74>
     d08:	96 e8       	ldi	r25, 0x86	; 134
     d0a:	86 2f       	mov	r24, r22
     d0c:	70 e0       	ldi	r23, 0x00	; 0
     d0e:	60 e0       	ldi	r22, 0x00	; 0
     d10:	2a f0       	brmi	.+10     	; 0xd1c <__floatsisf+0x6c>
     d12:	9a 95       	dec	r25
     d14:	66 0f       	add	r22, r22
     d16:	77 1f       	adc	r23, r23
     d18:	88 1f       	adc	r24, r24
     d1a:	da f7       	brpl	.-10     	; 0xd12 <__floatsisf+0x62>
     d1c:	88 0f       	add	r24, r24
     d1e:	96 95       	lsr	r25
     d20:	87 95       	ror	r24
     d22:	97 f9       	bld	r25, 7
     d24:	08 95       	ret

00000d26 <__fp_cmp>:
     d26:	99 0f       	add	r25, r25
     d28:	00 08       	sbc	r0, r0
     d2a:	55 0f       	add	r21, r21
     d2c:	aa 0b       	sbc	r26, r26
     d2e:	e0 e8       	ldi	r30, 0x80	; 128
     d30:	fe ef       	ldi	r31, 0xFE	; 254
     d32:	16 16       	cp	r1, r22
     d34:	17 06       	cpc	r1, r23
     d36:	e8 07       	cpc	r30, r24
     d38:	f9 07       	cpc	r31, r25
     d3a:	c0 f0       	brcs	.+48     	; 0xd6c <__fp_cmp+0x46>
     d3c:	12 16       	cp	r1, r18
     d3e:	13 06       	cpc	r1, r19
     d40:	e4 07       	cpc	r30, r20
     d42:	f5 07       	cpc	r31, r21
     d44:	98 f0       	brcs	.+38     	; 0xd6c <__fp_cmp+0x46>
     d46:	62 1b       	sub	r22, r18
     d48:	73 0b       	sbc	r23, r19
     d4a:	84 0b       	sbc	r24, r20
     d4c:	95 0b       	sbc	r25, r21
     d4e:	39 f4       	brne	.+14     	; 0xd5e <__fp_cmp+0x38>
     d50:	0a 26       	eor	r0, r26
     d52:	61 f0       	breq	.+24     	; 0xd6c <__fp_cmp+0x46>
     d54:	23 2b       	or	r18, r19
     d56:	24 2b       	or	r18, r20
     d58:	25 2b       	or	r18, r21
     d5a:	21 f4       	brne	.+8      	; 0xd64 <__fp_cmp+0x3e>
     d5c:	08 95       	ret
     d5e:	0a 26       	eor	r0, r26
     d60:	09 f4       	brne	.+2      	; 0xd64 <__fp_cmp+0x3e>
     d62:	a1 40       	sbci	r26, 0x01	; 1
     d64:	a6 95       	lsr	r26
     d66:	8f ef       	ldi	r24, 0xFF	; 255
     d68:	81 1d       	adc	r24, r1
     d6a:	81 1d       	adc	r24, r1
     d6c:	08 95       	ret

00000d6e <__fp_inf>:
     d6e:	97 f9       	bld	r25, 7
     d70:	9f 67       	ori	r25, 0x7F	; 127
     d72:	80 e8       	ldi	r24, 0x80	; 128
     d74:	70 e0       	ldi	r23, 0x00	; 0
     d76:	60 e0       	ldi	r22, 0x00	; 0
     d78:	08 95       	ret

00000d7a <__fp_nan>:
     d7a:	9f ef       	ldi	r25, 0xFF	; 255
     d7c:	80 ec       	ldi	r24, 0xC0	; 192
     d7e:	08 95       	ret

00000d80 <__fp_pscA>:
     d80:	00 24       	eor	r0, r0
     d82:	0a 94       	dec	r0
     d84:	16 16       	cp	r1, r22
     d86:	17 06       	cpc	r1, r23
     d88:	18 06       	cpc	r1, r24
     d8a:	09 06       	cpc	r0, r25
     d8c:	08 95       	ret

00000d8e <__fp_pscB>:
     d8e:	00 24       	eor	r0, r0
     d90:	0a 94       	dec	r0
     d92:	12 16       	cp	r1, r18
     d94:	13 06       	cpc	r1, r19
     d96:	14 06       	cpc	r1, r20
     d98:	05 06       	cpc	r0, r21
     d9a:	08 95       	ret

00000d9c <__fp_round>:
     d9c:	09 2e       	mov	r0, r25
     d9e:	03 94       	inc	r0
     da0:	00 0c       	add	r0, r0
     da2:	11 f4       	brne	.+4      	; 0xda8 <__fp_round+0xc>
     da4:	88 23       	and	r24, r24
     da6:	52 f0       	brmi	.+20     	; 0xdbc <__fp_round+0x20>
     da8:	bb 0f       	add	r27, r27
     daa:	40 f4       	brcc	.+16     	; 0xdbc <__fp_round+0x20>
     dac:	bf 2b       	or	r27, r31
     dae:	11 f4       	brne	.+4      	; 0xdb4 <__fp_round+0x18>
     db0:	60 ff       	sbrs	r22, 0
     db2:	04 c0       	rjmp	.+8      	; 0xdbc <__fp_round+0x20>
     db4:	6f 5f       	subi	r22, 0xFF	; 255
     db6:	7f 4f       	sbci	r23, 0xFF	; 255
     db8:	8f 4f       	sbci	r24, 0xFF	; 255
     dba:	9f 4f       	sbci	r25, 0xFF	; 255
     dbc:	08 95       	ret

00000dbe <__fp_split3>:
     dbe:	57 fd       	sbrc	r21, 7
     dc0:	90 58       	subi	r25, 0x80	; 128
     dc2:	44 0f       	add	r20, r20
     dc4:	55 1f       	adc	r21, r21
     dc6:	59 f0       	breq	.+22     	; 0xdde <__fp_splitA+0x10>
     dc8:	5f 3f       	cpi	r21, 0xFF	; 255
     dca:	71 f0       	breq	.+28     	; 0xde8 <__fp_splitA+0x1a>
     dcc:	47 95       	ror	r20

00000dce <__fp_splitA>:
     dce:	88 0f       	add	r24, r24
     dd0:	97 fb       	bst	r25, 7
     dd2:	99 1f       	adc	r25, r25
     dd4:	61 f0       	breq	.+24     	; 0xdee <__fp_splitA+0x20>
     dd6:	9f 3f       	cpi	r25, 0xFF	; 255
     dd8:	79 f0       	breq	.+30     	; 0xdf8 <__fp_splitA+0x2a>
     dda:	87 95       	ror	r24
     ddc:	08 95       	ret
     dde:	12 16       	cp	r1, r18
     de0:	13 06       	cpc	r1, r19
     de2:	14 06       	cpc	r1, r20
     de4:	55 1f       	adc	r21, r21
     de6:	f2 cf       	rjmp	.-28     	; 0xdcc <__fp_split3+0xe>
     de8:	46 95       	lsr	r20
     dea:	f1 df       	rcall	.-30     	; 0xdce <__fp_splitA>
     dec:	08 c0       	rjmp	.+16     	; 0xdfe <__fp_splitA+0x30>
     dee:	16 16       	cp	r1, r22
     df0:	17 06       	cpc	r1, r23
     df2:	18 06       	cpc	r1, r24
     df4:	99 1f       	adc	r25, r25
     df6:	f1 cf       	rjmp	.-30     	; 0xdda <__fp_splitA+0xc>
     df8:	86 95       	lsr	r24
     dfa:	71 05       	cpc	r23, r1
     dfc:	61 05       	cpc	r22, r1
     dfe:	08 94       	sec
     e00:	08 95       	ret

00000e02 <__fp_zero>:
     e02:	e8 94       	clt

00000e04 <__fp_szero>:
     e04:	bb 27       	eor	r27, r27
     e06:	66 27       	eor	r22, r22
     e08:	77 27       	eor	r23, r23
     e0a:	cb 01       	movw	r24, r22
     e0c:	97 f9       	bld	r25, 7
     e0e:	08 95       	ret

00000e10 <__gesf2>:
     e10:	8a df       	rcall	.-236    	; 0xd26 <__fp_cmp>
     e12:	08 f4       	brcc	.+2      	; 0xe16 <__gesf2+0x6>
     e14:	8f ef       	ldi	r24, 0xFF	; 255
     e16:	08 95       	ret

00000e18 <__mulsf3>:
     e18:	0b d0       	rcall	.+22     	; 0xe30 <__mulsf3x>
     e1a:	c0 cf       	rjmp	.-128    	; 0xd9c <__fp_round>
     e1c:	b1 df       	rcall	.-158    	; 0xd80 <__fp_pscA>
     e1e:	28 f0       	brcs	.+10     	; 0xe2a <__mulsf3+0x12>
     e20:	b6 df       	rcall	.-148    	; 0xd8e <__fp_pscB>
     e22:	18 f0       	brcs	.+6      	; 0xe2a <__mulsf3+0x12>
     e24:	95 23       	and	r25, r21
     e26:	09 f0       	breq	.+2      	; 0xe2a <__mulsf3+0x12>
     e28:	a2 cf       	rjmp	.-188    	; 0xd6e <__fp_inf>
     e2a:	a7 cf       	rjmp	.-178    	; 0xd7a <__fp_nan>
     e2c:	11 24       	eor	r1, r1
     e2e:	ea cf       	rjmp	.-44     	; 0xe04 <__fp_szero>

00000e30 <__mulsf3x>:
     e30:	c6 df       	rcall	.-116    	; 0xdbe <__fp_split3>
     e32:	a0 f3       	brcs	.-24     	; 0xe1c <__mulsf3+0x4>

00000e34 <__mulsf3_pse>:
     e34:	95 9f       	mul	r25, r21
     e36:	d1 f3       	breq	.-12     	; 0xe2c <__mulsf3+0x14>
     e38:	95 0f       	add	r25, r21
     e3a:	50 e0       	ldi	r21, 0x00	; 0
     e3c:	55 1f       	adc	r21, r21
     e3e:	62 9f       	mul	r22, r18
     e40:	f0 01       	movw	r30, r0
     e42:	72 9f       	mul	r23, r18
     e44:	bb 27       	eor	r27, r27
     e46:	f0 0d       	add	r31, r0
     e48:	b1 1d       	adc	r27, r1
     e4a:	63 9f       	mul	r22, r19
     e4c:	aa 27       	eor	r26, r26
     e4e:	f0 0d       	add	r31, r0
     e50:	b1 1d       	adc	r27, r1
     e52:	aa 1f       	adc	r26, r26
     e54:	64 9f       	mul	r22, r20
     e56:	66 27       	eor	r22, r22
     e58:	b0 0d       	add	r27, r0
     e5a:	a1 1d       	adc	r26, r1
     e5c:	66 1f       	adc	r22, r22
     e5e:	82 9f       	mul	r24, r18
     e60:	22 27       	eor	r18, r18
     e62:	b0 0d       	add	r27, r0
     e64:	a1 1d       	adc	r26, r1
     e66:	62 1f       	adc	r22, r18
     e68:	73 9f       	mul	r23, r19
     e6a:	b0 0d       	add	r27, r0
     e6c:	a1 1d       	adc	r26, r1
     e6e:	62 1f       	adc	r22, r18
     e70:	83 9f       	mul	r24, r19
     e72:	a0 0d       	add	r26, r0
     e74:	61 1d       	adc	r22, r1
     e76:	22 1f       	adc	r18, r18
     e78:	74 9f       	mul	r23, r20
     e7a:	33 27       	eor	r19, r19
     e7c:	a0 0d       	add	r26, r0
     e7e:	61 1d       	adc	r22, r1
     e80:	23 1f       	adc	r18, r19
     e82:	84 9f       	mul	r24, r20
     e84:	60 0d       	add	r22, r0
     e86:	21 1d       	adc	r18, r1
     e88:	82 2f       	mov	r24, r18
     e8a:	76 2f       	mov	r23, r22
     e8c:	6a 2f       	mov	r22, r26
     e8e:	11 24       	eor	r1, r1
     e90:	9f 57       	subi	r25, 0x7F	; 127
     e92:	50 40       	sbci	r21, 0x00	; 0
     e94:	8a f0       	brmi	.+34     	; 0xeb8 <__mulsf3_pse+0x84>
     e96:	e1 f0       	breq	.+56     	; 0xed0 <__mulsf3_pse+0x9c>
     e98:	88 23       	and	r24, r24
     e9a:	4a f0       	brmi	.+18     	; 0xeae <__mulsf3_pse+0x7a>
     e9c:	ee 0f       	add	r30, r30
     e9e:	ff 1f       	adc	r31, r31
     ea0:	bb 1f       	adc	r27, r27
     ea2:	66 1f       	adc	r22, r22
     ea4:	77 1f       	adc	r23, r23
     ea6:	88 1f       	adc	r24, r24
     ea8:	91 50       	subi	r25, 0x01	; 1
     eaa:	50 40       	sbci	r21, 0x00	; 0
     eac:	a9 f7       	brne	.-22     	; 0xe98 <__mulsf3_pse+0x64>
     eae:	9e 3f       	cpi	r25, 0xFE	; 254
     eb0:	51 05       	cpc	r21, r1
     eb2:	70 f0       	brcs	.+28     	; 0xed0 <__mulsf3_pse+0x9c>
     eb4:	5c cf       	rjmp	.-328    	; 0xd6e <__fp_inf>
     eb6:	a6 cf       	rjmp	.-180    	; 0xe04 <__fp_szero>
     eb8:	5f 3f       	cpi	r21, 0xFF	; 255
     eba:	ec f3       	brlt	.-6      	; 0xeb6 <__mulsf3_pse+0x82>
     ebc:	98 3e       	cpi	r25, 0xE8	; 232
     ebe:	dc f3       	brlt	.-10     	; 0xeb6 <__mulsf3_pse+0x82>
     ec0:	86 95       	lsr	r24
     ec2:	77 95       	ror	r23
     ec4:	67 95       	ror	r22
     ec6:	b7 95       	ror	r27
     ec8:	f7 95       	ror	r31
     eca:	e7 95       	ror	r30
     ecc:	9f 5f       	subi	r25, 0xFF	; 255
     ece:	c1 f7       	brne	.-16     	; 0xec0 <__mulsf3_pse+0x8c>
     ed0:	fe 2b       	or	r31, r30
     ed2:	88 0f       	add	r24, r24
     ed4:	91 1d       	adc	r25, r1
     ed6:	96 95       	lsr	r25
     ed8:	87 95       	ror	r24
     eda:	97 f9       	bld	r25, 7
     edc:	08 95       	ret

00000ede <__tablejump2__>:
     ede:	ee 0f       	add	r30, r30
     ee0:	ff 1f       	adc	r31, r31

00000ee2 <__tablejump__>:
     ee2:	05 90       	lpm	r0, Z+
     ee4:	f4 91       	lpm	r31, Z
     ee6:	e0 2d       	mov	r30, r0
     ee8:	19 94       	eijmp

00000eea <fdevopen>:
     eea:	0f 93       	push	r16
     eec:	1f 93       	push	r17
     eee:	cf 93       	push	r28
     ef0:	df 93       	push	r29
     ef2:	ec 01       	movw	r28, r24
     ef4:	8b 01       	movw	r16, r22
     ef6:	00 97       	sbiw	r24, 0x00	; 0
     ef8:	31 f4       	brne	.+12     	; 0xf06 <fdevopen+0x1c>
     efa:	61 15       	cp	r22, r1
     efc:	71 05       	cpc	r23, r1
     efe:	19 f4       	brne	.+6      	; 0xf06 <fdevopen+0x1c>
     f00:	80 e0       	ldi	r24, 0x00	; 0
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	37 c0       	rjmp	.+110    	; 0xf74 <fdevopen+0x8a>
     f06:	6e e0       	ldi	r22, 0x0E	; 14
     f08:	70 e0       	ldi	r23, 0x00	; 0
     f0a:	81 e0       	ldi	r24, 0x01	; 1
     f0c:	90 e0       	ldi	r25, 0x00	; 0
     f0e:	63 d2       	rcall	.+1222   	; 0x13d6 <calloc>
     f10:	fc 01       	movw	r30, r24
     f12:	00 97       	sbiw	r24, 0x00	; 0
     f14:	a9 f3       	breq	.-22     	; 0xf00 <fdevopen+0x16>
     f16:	80 e8       	ldi	r24, 0x80	; 128
     f18:	83 83       	std	Z+3, r24	; 0x03
     f1a:	01 15       	cp	r16, r1
     f1c:	11 05       	cpc	r17, r1
     f1e:	71 f0       	breq	.+28     	; 0xf3c <fdevopen+0x52>
     f20:	13 87       	std	Z+11, r17	; 0x0b
     f22:	02 87       	std	Z+10, r16	; 0x0a
     f24:	81 e8       	ldi	r24, 0x81	; 129
     f26:	83 83       	std	Z+3, r24	; 0x03
     f28:	80 91 ce 02 	lds	r24, 0x02CE
     f2c:	90 91 cf 02 	lds	r25, 0x02CF
     f30:	89 2b       	or	r24, r25
     f32:	21 f4       	brne	.+8      	; 0xf3c <fdevopen+0x52>
     f34:	f0 93 cf 02 	sts	0x02CF, r31
     f38:	e0 93 ce 02 	sts	0x02CE, r30
     f3c:	20 97       	sbiw	r28, 0x00	; 0
     f3e:	c9 f0       	breq	.+50     	; 0xf72 <fdevopen+0x88>
     f40:	d1 87       	std	Z+9, r29	; 0x09
     f42:	c0 87       	std	Z+8, r28	; 0x08
     f44:	83 81       	ldd	r24, Z+3	; 0x03
     f46:	82 60       	ori	r24, 0x02	; 2
     f48:	83 83       	std	Z+3, r24	; 0x03
     f4a:	80 91 d0 02 	lds	r24, 0x02D0
     f4e:	90 91 d1 02 	lds	r25, 0x02D1
     f52:	89 2b       	or	r24, r25
     f54:	71 f4       	brne	.+28     	; 0xf72 <fdevopen+0x88>
     f56:	f0 93 d1 02 	sts	0x02D1, r31
     f5a:	e0 93 d0 02 	sts	0x02D0, r30
     f5e:	80 91 d2 02 	lds	r24, 0x02D2
     f62:	90 91 d3 02 	lds	r25, 0x02D3
     f66:	89 2b       	or	r24, r25
     f68:	21 f4       	brne	.+8      	; 0xf72 <fdevopen+0x88>
     f6a:	f0 93 d3 02 	sts	0x02D3, r31
     f6e:	e0 93 d2 02 	sts	0x02D2, r30
     f72:	cf 01       	movw	r24, r30
     f74:	df 91       	pop	r29
     f76:	cf 91       	pop	r28
     f78:	1f 91       	pop	r17
     f7a:	0f 91       	pop	r16
     f7c:	08 95       	ret

00000f7e <printf>:
     f7e:	cf 93       	push	r28
     f80:	df 93       	push	r29
     f82:	cd b7       	in	r28, 0x3d	; 61
     f84:	de b7       	in	r29, 0x3e	; 62
     f86:	fe 01       	movw	r30, r28
     f88:	36 96       	adiw	r30, 0x06	; 6
     f8a:	61 91       	ld	r22, Z+
     f8c:	71 91       	ld	r23, Z+
     f8e:	af 01       	movw	r20, r30
     f90:	80 91 d0 02 	lds	r24, 0x02D0
     f94:	90 91 d1 02 	lds	r25, 0x02D1
     f98:	30 d0       	rcall	.+96     	; 0xffa <vfprintf>
     f9a:	df 91       	pop	r29
     f9c:	cf 91       	pop	r28
     f9e:	08 95       	ret

00000fa0 <puts>:
     fa0:	0f 93       	push	r16
     fa2:	1f 93       	push	r17
     fa4:	cf 93       	push	r28
     fa6:	df 93       	push	r29
     fa8:	e0 91 d0 02 	lds	r30, 0x02D0
     fac:	f0 91 d1 02 	lds	r31, 0x02D1
     fb0:	23 81       	ldd	r18, Z+3	; 0x03
     fb2:	21 ff       	sbrs	r18, 1
     fb4:	1b c0       	rjmp	.+54     	; 0xfec <puts+0x4c>
     fb6:	ec 01       	movw	r28, r24
     fb8:	00 e0       	ldi	r16, 0x00	; 0
     fba:	10 e0       	ldi	r17, 0x00	; 0
     fbc:	89 91       	ld	r24, Y+
     fbe:	60 91 d0 02 	lds	r22, 0x02D0
     fc2:	70 91 d1 02 	lds	r23, 0x02D1
     fc6:	db 01       	movw	r26, r22
     fc8:	18 96       	adiw	r26, 0x08	; 8
     fca:	ed 91       	ld	r30, X+
     fcc:	fc 91       	ld	r31, X
     fce:	19 97       	sbiw	r26, 0x09	; 9
     fd0:	88 23       	and	r24, r24
     fd2:	31 f0       	breq	.+12     	; 0xfe0 <puts+0x40>
     fd4:	19 95       	eicall
     fd6:	89 2b       	or	r24, r25
     fd8:	89 f3       	breq	.-30     	; 0xfbc <puts+0x1c>
     fda:	0f ef       	ldi	r16, 0xFF	; 255
     fdc:	1f ef       	ldi	r17, 0xFF	; 255
     fde:	ee cf       	rjmp	.-36     	; 0xfbc <puts+0x1c>
     fe0:	8a e0       	ldi	r24, 0x0A	; 10
     fe2:	19 95       	eicall
     fe4:	89 2b       	or	r24, r25
     fe6:	11 f4       	brne	.+4      	; 0xfec <puts+0x4c>
     fe8:	c8 01       	movw	r24, r16
     fea:	02 c0       	rjmp	.+4      	; 0xff0 <puts+0x50>
     fec:	8f ef       	ldi	r24, 0xFF	; 255
     fee:	9f ef       	ldi	r25, 0xFF	; 255
     ff0:	df 91       	pop	r29
     ff2:	cf 91       	pop	r28
     ff4:	1f 91       	pop	r17
     ff6:	0f 91       	pop	r16
     ff8:	08 95       	ret

00000ffa <vfprintf>:
     ffa:	2f 92       	push	r2
     ffc:	3f 92       	push	r3
     ffe:	4f 92       	push	r4
    1000:	5f 92       	push	r5
    1002:	6f 92       	push	r6
    1004:	7f 92       	push	r7
    1006:	8f 92       	push	r8
    1008:	9f 92       	push	r9
    100a:	af 92       	push	r10
    100c:	bf 92       	push	r11
    100e:	cf 92       	push	r12
    1010:	df 92       	push	r13
    1012:	ef 92       	push	r14
    1014:	ff 92       	push	r15
    1016:	0f 93       	push	r16
    1018:	1f 93       	push	r17
    101a:	cf 93       	push	r28
    101c:	df 93       	push	r29
    101e:	cd b7       	in	r28, 0x3d	; 61
    1020:	de b7       	in	r29, 0x3e	; 62
    1022:	2c 97       	sbiw	r28, 0x0c	; 12
    1024:	0f b6       	in	r0, 0x3f	; 63
    1026:	f8 94       	cli
    1028:	de bf       	out	0x3e, r29	; 62
    102a:	0f be       	out	0x3f, r0	; 63
    102c:	cd bf       	out	0x3d, r28	; 61
    102e:	7c 01       	movw	r14, r24
    1030:	6b 01       	movw	r12, r22
    1032:	8a 01       	movw	r16, r20
    1034:	fc 01       	movw	r30, r24
    1036:	17 82       	std	Z+7, r1	; 0x07
    1038:	16 82       	std	Z+6, r1	; 0x06
    103a:	83 81       	ldd	r24, Z+3	; 0x03
    103c:	81 ff       	sbrs	r24, 1
    103e:	b0 c1       	rjmp	.+864    	; 0x13a0 <vfprintf+0x3a6>
    1040:	ce 01       	movw	r24, r28
    1042:	01 96       	adiw	r24, 0x01	; 1
    1044:	4c 01       	movw	r8, r24
    1046:	f7 01       	movw	r30, r14
    1048:	93 81       	ldd	r25, Z+3	; 0x03
    104a:	f6 01       	movw	r30, r12
    104c:	93 fd       	sbrc	r25, 3
    104e:	85 91       	lpm	r24, Z+
    1050:	93 ff       	sbrs	r25, 3
    1052:	81 91       	ld	r24, Z+
    1054:	6f 01       	movw	r12, r30
    1056:	88 23       	and	r24, r24
    1058:	09 f4       	brne	.+2      	; 0x105c <vfprintf+0x62>
    105a:	9e c1       	rjmp	.+828    	; 0x1398 <vfprintf+0x39e>
    105c:	85 32       	cpi	r24, 0x25	; 37
    105e:	39 f4       	brne	.+14     	; 0x106e <vfprintf+0x74>
    1060:	93 fd       	sbrc	r25, 3
    1062:	85 91       	lpm	r24, Z+
    1064:	93 ff       	sbrs	r25, 3
    1066:	81 91       	ld	r24, Z+
    1068:	6f 01       	movw	r12, r30
    106a:	85 32       	cpi	r24, 0x25	; 37
    106c:	21 f4       	brne	.+8      	; 0x1076 <vfprintf+0x7c>
    106e:	b7 01       	movw	r22, r14
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	0f d3       	rcall	.+1566   	; 0x1692 <fputc>
    1074:	e8 cf       	rjmp	.-48     	; 0x1046 <vfprintf+0x4c>
    1076:	51 2c       	mov	r5, r1
    1078:	31 2c       	mov	r3, r1
    107a:	20 e0       	ldi	r18, 0x00	; 0
    107c:	20 32       	cpi	r18, 0x20	; 32
    107e:	a0 f4       	brcc	.+40     	; 0x10a8 <vfprintf+0xae>
    1080:	8b 32       	cpi	r24, 0x2B	; 43
    1082:	69 f0       	breq	.+26     	; 0x109e <vfprintf+0xa4>
    1084:	30 f4       	brcc	.+12     	; 0x1092 <vfprintf+0x98>
    1086:	80 32       	cpi	r24, 0x20	; 32
    1088:	59 f0       	breq	.+22     	; 0x10a0 <vfprintf+0xa6>
    108a:	83 32       	cpi	r24, 0x23	; 35
    108c:	69 f4       	brne	.+26     	; 0x10a8 <vfprintf+0xae>
    108e:	20 61       	ori	r18, 0x10	; 16
    1090:	2c c0       	rjmp	.+88     	; 0x10ea <vfprintf+0xf0>
    1092:	8d 32       	cpi	r24, 0x2D	; 45
    1094:	39 f0       	breq	.+14     	; 0x10a4 <vfprintf+0xaa>
    1096:	80 33       	cpi	r24, 0x30	; 48
    1098:	39 f4       	brne	.+14     	; 0x10a8 <vfprintf+0xae>
    109a:	21 60       	ori	r18, 0x01	; 1
    109c:	26 c0       	rjmp	.+76     	; 0x10ea <vfprintf+0xf0>
    109e:	22 60       	ori	r18, 0x02	; 2
    10a0:	24 60       	ori	r18, 0x04	; 4
    10a2:	23 c0       	rjmp	.+70     	; 0x10ea <vfprintf+0xf0>
    10a4:	28 60       	ori	r18, 0x08	; 8
    10a6:	21 c0       	rjmp	.+66     	; 0x10ea <vfprintf+0xf0>
    10a8:	27 fd       	sbrc	r18, 7
    10aa:	27 c0       	rjmp	.+78     	; 0x10fa <vfprintf+0x100>
    10ac:	30 ed       	ldi	r19, 0xD0	; 208
    10ae:	38 0f       	add	r19, r24
    10b0:	3a 30       	cpi	r19, 0x0A	; 10
    10b2:	78 f4       	brcc	.+30     	; 0x10d2 <vfprintf+0xd8>
    10b4:	26 ff       	sbrs	r18, 6
    10b6:	06 c0       	rjmp	.+12     	; 0x10c4 <vfprintf+0xca>
    10b8:	fa e0       	ldi	r31, 0x0A	; 10
    10ba:	5f 9e       	mul	r5, r31
    10bc:	30 0d       	add	r19, r0
    10be:	11 24       	eor	r1, r1
    10c0:	53 2e       	mov	r5, r19
    10c2:	13 c0       	rjmp	.+38     	; 0x10ea <vfprintf+0xf0>
    10c4:	8a e0       	ldi	r24, 0x0A	; 10
    10c6:	38 9e       	mul	r3, r24
    10c8:	30 0d       	add	r19, r0
    10ca:	11 24       	eor	r1, r1
    10cc:	33 2e       	mov	r3, r19
    10ce:	20 62       	ori	r18, 0x20	; 32
    10d0:	0c c0       	rjmp	.+24     	; 0x10ea <vfprintf+0xf0>
    10d2:	8e 32       	cpi	r24, 0x2E	; 46
    10d4:	21 f4       	brne	.+8      	; 0x10de <vfprintf+0xe4>
    10d6:	26 fd       	sbrc	r18, 6
    10d8:	5f c1       	rjmp	.+702    	; 0x1398 <vfprintf+0x39e>
    10da:	20 64       	ori	r18, 0x40	; 64
    10dc:	06 c0       	rjmp	.+12     	; 0x10ea <vfprintf+0xf0>
    10de:	8c 36       	cpi	r24, 0x6C	; 108
    10e0:	11 f4       	brne	.+4      	; 0x10e6 <vfprintf+0xec>
    10e2:	20 68       	ori	r18, 0x80	; 128
    10e4:	02 c0       	rjmp	.+4      	; 0x10ea <vfprintf+0xf0>
    10e6:	88 36       	cpi	r24, 0x68	; 104
    10e8:	41 f4       	brne	.+16     	; 0x10fa <vfprintf+0x100>
    10ea:	f6 01       	movw	r30, r12
    10ec:	93 fd       	sbrc	r25, 3
    10ee:	85 91       	lpm	r24, Z+
    10f0:	93 ff       	sbrs	r25, 3
    10f2:	81 91       	ld	r24, Z+
    10f4:	6f 01       	movw	r12, r30
    10f6:	81 11       	cpse	r24, r1
    10f8:	c1 cf       	rjmp	.-126    	; 0x107c <vfprintf+0x82>
    10fa:	98 2f       	mov	r25, r24
    10fc:	9f 7d       	andi	r25, 0xDF	; 223
    10fe:	95 54       	subi	r25, 0x45	; 69
    1100:	93 30       	cpi	r25, 0x03	; 3
    1102:	28 f4       	brcc	.+10     	; 0x110e <vfprintf+0x114>
    1104:	0c 5f       	subi	r16, 0xFC	; 252
    1106:	1f 4f       	sbci	r17, 0xFF	; 255
    1108:	ff e3       	ldi	r31, 0x3F	; 63
    110a:	f9 83       	std	Y+1, r31	; 0x01
    110c:	0d c0       	rjmp	.+26     	; 0x1128 <vfprintf+0x12e>
    110e:	83 36       	cpi	r24, 0x63	; 99
    1110:	31 f0       	breq	.+12     	; 0x111e <vfprintf+0x124>
    1112:	83 37       	cpi	r24, 0x73	; 115
    1114:	71 f0       	breq	.+28     	; 0x1132 <vfprintf+0x138>
    1116:	83 35       	cpi	r24, 0x53	; 83
    1118:	09 f0       	breq	.+2      	; 0x111c <vfprintf+0x122>
    111a:	57 c0       	rjmp	.+174    	; 0x11ca <vfprintf+0x1d0>
    111c:	21 c0       	rjmp	.+66     	; 0x1160 <vfprintf+0x166>
    111e:	f8 01       	movw	r30, r16
    1120:	80 81       	ld	r24, Z
    1122:	89 83       	std	Y+1, r24	; 0x01
    1124:	0e 5f       	subi	r16, 0xFE	; 254
    1126:	1f 4f       	sbci	r17, 0xFF	; 255
    1128:	44 24       	eor	r4, r4
    112a:	43 94       	inc	r4
    112c:	51 2c       	mov	r5, r1
    112e:	54 01       	movw	r10, r8
    1130:	14 c0       	rjmp	.+40     	; 0x115a <vfprintf+0x160>
    1132:	38 01       	movw	r6, r16
    1134:	f2 e0       	ldi	r31, 0x02	; 2
    1136:	6f 0e       	add	r6, r31
    1138:	71 1c       	adc	r7, r1
    113a:	f8 01       	movw	r30, r16
    113c:	a0 80       	ld	r10, Z
    113e:	b1 80       	ldd	r11, Z+1	; 0x01
    1140:	26 ff       	sbrs	r18, 6
    1142:	03 c0       	rjmp	.+6      	; 0x114a <vfprintf+0x150>
    1144:	65 2d       	mov	r22, r5
    1146:	70 e0       	ldi	r23, 0x00	; 0
    1148:	02 c0       	rjmp	.+4      	; 0x114e <vfprintf+0x154>
    114a:	6f ef       	ldi	r22, 0xFF	; 255
    114c:	7f ef       	ldi	r23, 0xFF	; 255
    114e:	c5 01       	movw	r24, r10
    1150:	2c 87       	std	Y+12, r18	; 0x0c
    1152:	94 d2       	rcall	.+1320   	; 0x167c <strnlen>
    1154:	2c 01       	movw	r4, r24
    1156:	83 01       	movw	r16, r6
    1158:	2c 85       	ldd	r18, Y+12	; 0x0c
    115a:	2f 77       	andi	r18, 0x7F	; 127
    115c:	22 2e       	mov	r2, r18
    115e:	16 c0       	rjmp	.+44     	; 0x118c <vfprintf+0x192>
    1160:	38 01       	movw	r6, r16
    1162:	f2 e0       	ldi	r31, 0x02	; 2
    1164:	6f 0e       	add	r6, r31
    1166:	71 1c       	adc	r7, r1
    1168:	f8 01       	movw	r30, r16
    116a:	a0 80       	ld	r10, Z
    116c:	b1 80       	ldd	r11, Z+1	; 0x01
    116e:	26 ff       	sbrs	r18, 6
    1170:	03 c0       	rjmp	.+6      	; 0x1178 <vfprintf+0x17e>
    1172:	65 2d       	mov	r22, r5
    1174:	70 e0       	ldi	r23, 0x00	; 0
    1176:	02 c0       	rjmp	.+4      	; 0x117c <vfprintf+0x182>
    1178:	6f ef       	ldi	r22, 0xFF	; 255
    117a:	7f ef       	ldi	r23, 0xFF	; 255
    117c:	c5 01       	movw	r24, r10
    117e:	2c 87       	std	Y+12, r18	; 0x0c
    1180:	6b d2       	rcall	.+1238   	; 0x1658 <strnlen_P>
    1182:	2c 01       	movw	r4, r24
    1184:	2c 85       	ldd	r18, Y+12	; 0x0c
    1186:	20 68       	ori	r18, 0x80	; 128
    1188:	22 2e       	mov	r2, r18
    118a:	83 01       	movw	r16, r6
    118c:	23 fc       	sbrc	r2, 3
    118e:	19 c0       	rjmp	.+50     	; 0x11c2 <vfprintf+0x1c8>
    1190:	83 2d       	mov	r24, r3
    1192:	90 e0       	ldi	r25, 0x00	; 0
    1194:	48 16       	cp	r4, r24
    1196:	59 06       	cpc	r5, r25
    1198:	a0 f4       	brcc	.+40     	; 0x11c2 <vfprintf+0x1c8>
    119a:	b7 01       	movw	r22, r14
    119c:	80 e2       	ldi	r24, 0x20	; 32
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	78 d2       	rcall	.+1264   	; 0x1692 <fputc>
    11a2:	3a 94       	dec	r3
    11a4:	f5 cf       	rjmp	.-22     	; 0x1190 <vfprintf+0x196>
    11a6:	f5 01       	movw	r30, r10
    11a8:	27 fc       	sbrc	r2, 7
    11aa:	85 91       	lpm	r24, Z+
    11ac:	27 fe       	sbrs	r2, 7
    11ae:	81 91       	ld	r24, Z+
    11b0:	5f 01       	movw	r10, r30
    11b2:	b7 01       	movw	r22, r14
    11b4:	90 e0       	ldi	r25, 0x00	; 0
    11b6:	6d d2       	rcall	.+1242   	; 0x1692 <fputc>
    11b8:	31 10       	cpse	r3, r1
    11ba:	3a 94       	dec	r3
    11bc:	f1 e0       	ldi	r31, 0x01	; 1
    11be:	4f 1a       	sub	r4, r31
    11c0:	51 08       	sbc	r5, r1
    11c2:	41 14       	cp	r4, r1
    11c4:	51 04       	cpc	r5, r1
    11c6:	79 f7       	brne	.-34     	; 0x11a6 <vfprintf+0x1ac>
    11c8:	de c0       	rjmp	.+444    	; 0x1386 <vfprintf+0x38c>
    11ca:	84 36       	cpi	r24, 0x64	; 100
    11cc:	11 f0       	breq	.+4      	; 0x11d2 <vfprintf+0x1d8>
    11ce:	89 36       	cpi	r24, 0x69	; 105
    11d0:	31 f5       	brne	.+76     	; 0x121e <vfprintf+0x224>
    11d2:	f8 01       	movw	r30, r16
    11d4:	27 ff       	sbrs	r18, 7
    11d6:	07 c0       	rjmp	.+14     	; 0x11e6 <vfprintf+0x1ec>
    11d8:	60 81       	ld	r22, Z
    11da:	71 81       	ldd	r23, Z+1	; 0x01
    11dc:	82 81       	ldd	r24, Z+2	; 0x02
    11de:	93 81       	ldd	r25, Z+3	; 0x03
    11e0:	0c 5f       	subi	r16, 0xFC	; 252
    11e2:	1f 4f       	sbci	r17, 0xFF	; 255
    11e4:	08 c0       	rjmp	.+16     	; 0x11f6 <vfprintf+0x1fc>
    11e6:	60 81       	ld	r22, Z
    11e8:	71 81       	ldd	r23, Z+1	; 0x01
    11ea:	88 27       	eor	r24, r24
    11ec:	77 fd       	sbrc	r23, 7
    11ee:	80 95       	com	r24
    11f0:	98 2f       	mov	r25, r24
    11f2:	0e 5f       	subi	r16, 0xFE	; 254
    11f4:	1f 4f       	sbci	r17, 0xFF	; 255
    11f6:	2f 76       	andi	r18, 0x6F	; 111
    11f8:	b2 2e       	mov	r11, r18
    11fa:	97 ff       	sbrs	r25, 7
    11fc:	09 c0       	rjmp	.+18     	; 0x1210 <vfprintf+0x216>
    11fe:	90 95       	com	r25
    1200:	80 95       	com	r24
    1202:	70 95       	com	r23
    1204:	61 95       	neg	r22
    1206:	7f 4f       	sbci	r23, 0xFF	; 255
    1208:	8f 4f       	sbci	r24, 0xFF	; 255
    120a:	9f 4f       	sbci	r25, 0xFF	; 255
    120c:	20 68       	ori	r18, 0x80	; 128
    120e:	b2 2e       	mov	r11, r18
    1210:	2a e0       	ldi	r18, 0x0A	; 10
    1212:	30 e0       	ldi	r19, 0x00	; 0
    1214:	a4 01       	movw	r20, r8
    1216:	6f d2       	rcall	.+1246   	; 0x16f6 <__ultoa_invert>
    1218:	a8 2e       	mov	r10, r24
    121a:	a8 18       	sub	r10, r8
    121c:	43 c0       	rjmp	.+134    	; 0x12a4 <vfprintf+0x2aa>
    121e:	85 37       	cpi	r24, 0x75	; 117
    1220:	29 f4       	brne	.+10     	; 0x122c <vfprintf+0x232>
    1222:	2f 7e       	andi	r18, 0xEF	; 239
    1224:	b2 2e       	mov	r11, r18
    1226:	2a e0       	ldi	r18, 0x0A	; 10
    1228:	30 e0       	ldi	r19, 0x00	; 0
    122a:	25 c0       	rjmp	.+74     	; 0x1276 <vfprintf+0x27c>
    122c:	f2 2f       	mov	r31, r18
    122e:	f9 7f       	andi	r31, 0xF9	; 249
    1230:	bf 2e       	mov	r11, r31
    1232:	8f 36       	cpi	r24, 0x6F	; 111
    1234:	c1 f0       	breq	.+48     	; 0x1266 <vfprintf+0x26c>
    1236:	18 f4       	brcc	.+6      	; 0x123e <vfprintf+0x244>
    1238:	88 35       	cpi	r24, 0x58	; 88
    123a:	79 f0       	breq	.+30     	; 0x125a <vfprintf+0x260>
    123c:	ad c0       	rjmp	.+346    	; 0x1398 <vfprintf+0x39e>
    123e:	80 37       	cpi	r24, 0x70	; 112
    1240:	19 f0       	breq	.+6      	; 0x1248 <vfprintf+0x24e>
    1242:	88 37       	cpi	r24, 0x78	; 120
    1244:	21 f0       	breq	.+8      	; 0x124e <vfprintf+0x254>
    1246:	a8 c0       	rjmp	.+336    	; 0x1398 <vfprintf+0x39e>
    1248:	2f 2f       	mov	r18, r31
    124a:	20 61       	ori	r18, 0x10	; 16
    124c:	b2 2e       	mov	r11, r18
    124e:	b4 fe       	sbrs	r11, 4
    1250:	0d c0       	rjmp	.+26     	; 0x126c <vfprintf+0x272>
    1252:	8b 2d       	mov	r24, r11
    1254:	84 60       	ori	r24, 0x04	; 4
    1256:	b8 2e       	mov	r11, r24
    1258:	09 c0       	rjmp	.+18     	; 0x126c <vfprintf+0x272>
    125a:	24 ff       	sbrs	r18, 4
    125c:	0a c0       	rjmp	.+20     	; 0x1272 <vfprintf+0x278>
    125e:	9f 2f       	mov	r25, r31
    1260:	96 60       	ori	r25, 0x06	; 6
    1262:	b9 2e       	mov	r11, r25
    1264:	06 c0       	rjmp	.+12     	; 0x1272 <vfprintf+0x278>
    1266:	28 e0       	ldi	r18, 0x08	; 8
    1268:	30 e0       	ldi	r19, 0x00	; 0
    126a:	05 c0       	rjmp	.+10     	; 0x1276 <vfprintf+0x27c>
    126c:	20 e1       	ldi	r18, 0x10	; 16
    126e:	30 e0       	ldi	r19, 0x00	; 0
    1270:	02 c0       	rjmp	.+4      	; 0x1276 <vfprintf+0x27c>
    1272:	20 e1       	ldi	r18, 0x10	; 16
    1274:	32 e0       	ldi	r19, 0x02	; 2
    1276:	f8 01       	movw	r30, r16
    1278:	b7 fe       	sbrs	r11, 7
    127a:	07 c0       	rjmp	.+14     	; 0x128a <vfprintf+0x290>
    127c:	60 81       	ld	r22, Z
    127e:	71 81       	ldd	r23, Z+1	; 0x01
    1280:	82 81       	ldd	r24, Z+2	; 0x02
    1282:	93 81       	ldd	r25, Z+3	; 0x03
    1284:	0c 5f       	subi	r16, 0xFC	; 252
    1286:	1f 4f       	sbci	r17, 0xFF	; 255
    1288:	06 c0       	rjmp	.+12     	; 0x1296 <vfprintf+0x29c>
    128a:	60 81       	ld	r22, Z
    128c:	71 81       	ldd	r23, Z+1	; 0x01
    128e:	80 e0       	ldi	r24, 0x00	; 0
    1290:	90 e0       	ldi	r25, 0x00	; 0
    1292:	0e 5f       	subi	r16, 0xFE	; 254
    1294:	1f 4f       	sbci	r17, 0xFF	; 255
    1296:	a4 01       	movw	r20, r8
    1298:	2e d2       	rcall	.+1116   	; 0x16f6 <__ultoa_invert>
    129a:	a8 2e       	mov	r10, r24
    129c:	a8 18       	sub	r10, r8
    129e:	fb 2d       	mov	r31, r11
    12a0:	ff 77       	andi	r31, 0x7F	; 127
    12a2:	bf 2e       	mov	r11, r31
    12a4:	b6 fe       	sbrs	r11, 6
    12a6:	0b c0       	rjmp	.+22     	; 0x12be <vfprintf+0x2c4>
    12a8:	2b 2d       	mov	r18, r11
    12aa:	2e 7f       	andi	r18, 0xFE	; 254
    12ac:	a5 14       	cp	r10, r5
    12ae:	50 f4       	brcc	.+20     	; 0x12c4 <vfprintf+0x2ca>
    12b0:	b4 fe       	sbrs	r11, 4
    12b2:	0a c0       	rjmp	.+20     	; 0x12c8 <vfprintf+0x2ce>
    12b4:	b2 fc       	sbrc	r11, 2
    12b6:	08 c0       	rjmp	.+16     	; 0x12c8 <vfprintf+0x2ce>
    12b8:	2b 2d       	mov	r18, r11
    12ba:	2e 7e       	andi	r18, 0xEE	; 238
    12bc:	05 c0       	rjmp	.+10     	; 0x12c8 <vfprintf+0x2ce>
    12be:	7a 2c       	mov	r7, r10
    12c0:	2b 2d       	mov	r18, r11
    12c2:	03 c0       	rjmp	.+6      	; 0x12ca <vfprintf+0x2d0>
    12c4:	7a 2c       	mov	r7, r10
    12c6:	01 c0       	rjmp	.+2      	; 0x12ca <vfprintf+0x2d0>
    12c8:	75 2c       	mov	r7, r5
    12ca:	24 ff       	sbrs	r18, 4
    12cc:	0d c0       	rjmp	.+26     	; 0x12e8 <vfprintf+0x2ee>
    12ce:	fe 01       	movw	r30, r28
    12d0:	ea 0d       	add	r30, r10
    12d2:	f1 1d       	adc	r31, r1
    12d4:	80 81       	ld	r24, Z
    12d6:	80 33       	cpi	r24, 0x30	; 48
    12d8:	11 f4       	brne	.+4      	; 0x12de <vfprintf+0x2e4>
    12da:	29 7e       	andi	r18, 0xE9	; 233
    12dc:	09 c0       	rjmp	.+18     	; 0x12f0 <vfprintf+0x2f6>
    12de:	22 ff       	sbrs	r18, 2
    12e0:	06 c0       	rjmp	.+12     	; 0x12ee <vfprintf+0x2f4>
    12e2:	73 94       	inc	r7
    12e4:	73 94       	inc	r7
    12e6:	04 c0       	rjmp	.+8      	; 0x12f0 <vfprintf+0x2f6>
    12e8:	82 2f       	mov	r24, r18
    12ea:	86 78       	andi	r24, 0x86	; 134
    12ec:	09 f0       	breq	.+2      	; 0x12f0 <vfprintf+0x2f6>
    12ee:	73 94       	inc	r7
    12f0:	23 fd       	sbrc	r18, 3
    12f2:	12 c0       	rjmp	.+36     	; 0x1318 <vfprintf+0x31e>
    12f4:	20 ff       	sbrs	r18, 0
    12f6:	06 c0       	rjmp	.+12     	; 0x1304 <vfprintf+0x30a>
    12f8:	5a 2c       	mov	r5, r10
    12fa:	73 14       	cp	r7, r3
    12fc:	18 f4       	brcc	.+6      	; 0x1304 <vfprintf+0x30a>
    12fe:	53 0c       	add	r5, r3
    1300:	57 18       	sub	r5, r7
    1302:	73 2c       	mov	r7, r3
    1304:	73 14       	cp	r7, r3
    1306:	60 f4       	brcc	.+24     	; 0x1320 <vfprintf+0x326>
    1308:	b7 01       	movw	r22, r14
    130a:	80 e2       	ldi	r24, 0x20	; 32
    130c:	90 e0       	ldi	r25, 0x00	; 0
    130e:	2c 87       	std	Y+12, r18	; 0x0c
    1310:	c0 d1       	rcall	.+896    	; 0x1692 <fputc>
    1312:	73 94       	inc	r7
    1314:	2c 85       	ldd	r18, Y+12	; 0x0c
    1316:	f6 cf       	rjmp	.-20     	; 0x1304 <vfprintf+0x30a>
    1318:	73 14       	cp	r7, r3
    131a:	10 f4       	brcc	.+4      	; 0x1320 <vfprintf+0x326>
    131c:	37 18       	sub	r3, r7
    131e:	01 c0       	rjmp	.+2      	; 0x1322 <vfprintf+0x328>
    1320:	31 2c       	mov	r3, r1
    1322:	24 ff       	sbrs	r18, 4
    1324:	11 c0       	rjmp	.+34     	; 0x1348 <vfprintf+0x34e>
    1326:	b7 01       	movw	r22, r14
    1328:	80 e3       	ldi	r24, 0x30	; 48
    132a:	90 e0       	ldi	r25, 0x00	; 0
    132c:	2c 87       	std	Y+12, r18	; 0x0c
    132e:	b1 d1       	rcall	.+866    	; 0x1692 <fputc>
    1330:	2c 85       	ldd	r18, Y+12	; 0x0c
    1332:	22 ff       	sbrs	r18, 2
    1334:	16 c0       	rjmp	.+44     	; 0x1362 <vfprintf+0x368>
    1336:	21 ff       	sbrs	r18, 1
    1338:	03 c0       	rjmp	.+6      	; 0x1340 <vfprintf+0x346>
    133a:	88 e5       	ldi	r24, 0x58	; 88
    133c:	90 e0       	ldi	r25, 0x00	; 0
    133e:	02 c0       	rjmp	.+4      	; 0x1344 <vfprintf+0x34a>
    1340:	88 e7       	ldi	r24, 0x78	; 120
    1342:	90 e0       	ldi	r25, 0x00	; 0
    1344:	b7 01       	movw	r22, r14
    1346:	0c c0       	rjmp	.+24     	; 0x1360 <vfprintf+0x366>
    1348:	82 2f       	mov	r24, r18
    134a:	86 78       	andi	r24, 0x86	; 134
    134c:	51 f0       	breq	.+20     	; 0x1362 <vfprintf+0x368>
    134e:	21 fd       	sbrc	r18, 1
    1350:	02 c0       	rjmp	.+4      	; 0x1356 <vfprintf+0x35c>
    1352:	80 e2       	ldi	r24, 0x20	; 32
    1354:	01 c0       	rjmp	.+2      	; 0x1358 <vfprintf+0x35e>
    1356:	8b e2       	ldi	r24, 0x2B	; 43
    1358:	27 fd       	sbrc	r18, 7
    135a:	8d e2       	ldi	r24, 0x2D	; 45
    135c:	b7 01       	movw	r22, r14
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	98 d1       	rcall	.+816    	; 0x1692 <fputc>
    1362:	a5 14       	cp	r10, r5
    1364:	30 f4       	brcc	.+12     	; 0x1372 <vfprintf+0x378>
    1366:	b7 01       	movw	r22, r14
    1368:	80 e3       	ldi	r24, 0x30	; 48
    136a:	90 e0       	ldi	r25, 0x00	; 0
    136c:	92 d1       	rcall	.+804    	; 0x1692 <fputc>
    136e:	5a 94       	dec	r5
    1370:	f8 cf       	rjmp	.-16     	; 0x1362 <vfprintf+0x368>
    1372:	aa 94       	dec	r10
    1374:	f4 01       	movw	r30, r8
    1376:	ea 0d       	add	r30, r10
    1378:	f1 1d       	adc	r31, r1
    137a:	80 81       	ld	r24, Z
    137c:	b7 01       	movw	r22, r14
    137e:	90 e0       	ldi	r25, 0x00	; 0
    1380:	88 d1       	rcall	.+784    	; 0x1692 <fputc>
    1382:	a1 10       	cpse	r10, r1
    1384:	f6 cf       	rjmp	.-20     	; 0x1372 <vfprintf+0x378>
    1386:	33 20       	and	r3, r3
    1388:	09 f4       	brne	.+2      	; 0x138c <vfprintf+0x392>
    138a:	5d ce       	rjmp	.-838    	; 0x1046 <vfprintf+0x4c>
    138c:	b7 01       	movw	r22, r14
    138e:	80 e2       	ldi	r24, 0x20	; 32
    1390:	90 e0       	ldi	r25, 0x00	; 0
    1392:	7f d1       	rcall	.+766    	; 0x1692 <fputc>
    1394:	3a 94       	dec	r3
    1396:	f7 cf       	rjmp	.-18     	; 0x1386 <vfprintf+0x38c>
    1398:	f7 01       	movw	r30, r14
    139a:	86 81       	ldd	r24, Z+6	; 0x06
    139c:	97 81       	ldd	r25, Z+7	; 0x07
    139e:	02 c0       	rjmp	.+4      	; 0x13a4 <vfprintf+0x3aa>
    13a0:	8f ef       	ldi	r24, 0xFF	; 255
    13a2:	9f ef       	ldi	r25, 0xFF	; 255
    13a4:	2c 96       	adiw	r28, 0x0c	; 12
    13a6:	0f b6       	in	r0, 0x3f	; 63
    13a8:	f8 94       	cli
    13aa:	de bf       	out	0x3e, r29	; 62
    13ac:	0f be       	out	0x3f, r0	; 63
    13ae:	cd bf       	out	0x3d, r28	; 61
    13b0:	df 91       	pop	r29
    13b2:	cf 91       	pop	r28
    13b4:	1f 91       	pop	r17
    13b6:	0f 91       	pop	r16
    13b8:	ff 90       	pop	r15
    13ba:	ef 90       	pop	r14
    13bc:	df 90       	pop	r13
    13be:	cf 90       	pop	r12
    13c0:	bf 90       	pop	r11
    13c2:	af 90       	pop	r10
    13c4:	9f 90       	pop	r9
    13c6:	8f 90       	pop	r8
    13c8:	7f 90       	pop	r7
    13ca:	6f 90       	pop	r6
    13cc:	5f 90       	pop	r5
    13ce:	4f 90       	pop	r4
    13d0:	3f 90       	pop	r3
    13d2:	2f 90       	pop	r2
    13d4:	08 95       	ret

000013d6 <calloc>:
    13d6:	0f 93       	push	r16
    13d8:	1f 93       	push	r17
    13da:	cf 93       	push	r28
    13dc:	df 93       	push	r29
    13de:	86 9f       	mul	r24, r22
    13e0:	80 01       	movw	r16, r0
    13e2:	87 9f       	mul	r24, r23
    13e4:	10 0d       	add	r17, r0
    13e6:	96 9f       	mul	r25, r22
    13e8:	10 0d       	add	r17, r0
    13ea:	11 24       	eor	r1, r1
    13ec:	c8 01       	movw	r24, r16
    13ee:	0d d0       	rcall	.+26     	; 0x140a <malloc>
    13f0:	ec 01       	movw	r28, r24
    13f2:	00 97       	sbiw	r24, 0x00	; 0
    13f4:	21 f0       	breq	.+8      	; 0x13fe <calloc+0x28>
    13f6:	a8 01       	movw	r20, r16
    13f8:	60 e0       	ldi	r22, 0x00	; 0
    13fa:	70 e0       	ldi	r23, 0x00	; 0
    13fc:	38 d1       	rcall	.+624    	; 0x166e <memset>
    13fe:	ce 01       	movw	r24, r28
    1400:	df 91       	pop	r29
    1402:	cf 91       	pop	r28
    1404:	1f 91       	pop	r17
    1406:	0f 91       	pop	r16
    1408:	08 95       	ret

0000140a <malloc>:
    140a:	cf 93       	push	r28
    140c:	df 93       	push	r29
    140e:	82 30       	cpi	r24, 0x02	; 2
    1410:	91 05       	cpc	r25, r1
    1412:	10 f4       	brcc	.+4      	; 0x1418 <malloc+0xe>
    1414:	82 e0       	ldi	r24, 0x02	; 2
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	e0 91 d6 02 	lds	r30, 0x02D6
    141c:	f0 91 d7 02 	lds	r31, 0x02D7
    1420:	20 e0       	ldi	r18, 0x00	; 0
    1422:	30 e0       	ldi	r19, 0x00	; 0
    1424:	a0 e0       	ldi	r26, 0x00	; 0
    1426:	b0 e0       	ldi	r27, 0x00	; 0
    1428:	30 97       	sbiw	r30, 0x00	; 0
    142a:	39 f1       	breq	.+78     	; 0x147a <malloc+0x70>
    142c:	40 81       	ld	r20, Z
    142e:	51 81       	ldd	r21, Z+1	; 0x01
    1430:	48 17       	cp	r20, r24
    1432:	59 07       	cpc	r21, r25
    1434:	b8 f0       	brcs	.+46     	; 0x1464 <malloc+0x5a>
    1436:	48 17       	cp	r20, r24
    1438:	59 07       	cpc	r21, r25
    143a:	71 f4       	brne	.+28     	; 0x1458 <malloc+0x4e>
    143c:	82 81       	ldd	r24, Z+2	; 0x02
    143e:	93 81       	ldd	r25, Z+3	; 0x03
    1440:	10 97       	sbiw	r26, 0x00	; 0
    1442:	29 f0       	breq	.+10     	; 0x144e <malloc+0x44>
    1444:	13 96       	adiw	r26, 0x03	; 3
    1446:	9c 93       	st	X, r25
    1448:	8e 93       	st	-X, r24
    144a:	12 97       	sbiw	r26, 0x02	; 2
    144c:	2c c0       	rjmp	.+88     	; 0x14a6 <malloc+0x9c>
    144e:	90 93 d7 02 	sts	0x02D7, r25
    1452:	80 93 d6 02 	sts	0x02D6, r24
    1456:	27 c0       	rjmp	.+78     	; 0x14a6 <malloc+0x9c>
    1458:	21 15       	cp	r18, r1
    145a:	31 05       	cpc	r19, r1
    145c:	31 f0       	breq	.+12     	; 0x146a <malloc+0x60>
    145e:	42 17       	cp	r20, r18
    1460:	53 07       	cpc	r21, r19
    1462:	18 f0       	brcs	.+6      	; 0x146a <malloc+0x60>
    1464:	a9 01       	movw	r20, r18
    1466:	db 01       	movw	r26, r22
    1468:	01 c0       	rjmp	.+2      	; 0x146c <malloc+0x62>
    146a:	ef 01       	movw	r28, r30
    146c:	9a 01       	movw	r18, r20
    146e:	bd 01       	movw	r22, r26
    1470:	df 01       	movw	r26, r30
    1472:	02 80       	ldd	r0, Z+2	; 0x02
    1474:	f3 81       	ldd	r31, Z+3	; 0x03
    1476:	e0 2d       	mov	r30, r0
    1478:	d7 cf       	rjmp	.-82     	; 0x1428 <malloc+0x1e>
    147a:	21 15       	cp	r18, r1
    147c:	31 05       	cpc	r19, r1
    147e:	f9 f0       	breq	.+62     	; 0x14be <malloc+0xb4>
    1480:	28 1b       	sub	r18, r24
    1482:	39 0b       	sbc	r19, r25
    1484:	24 30       	cpi	r18, 0x04	; 4
    1486:	31 05       	cpc	r19, r1
    1488:	80 f4       	brcc	.+32     	; 0x14aa <malloc+0xa0>
    148a:	8a 81       	ldd	r24, Y+2	; 0x02
    148c:	9b 81       	ldd	r25, Y+3	; 0x03
    148e:	61 15       	cp	r22, r1
    1490:	71 05       	cpc	r23, r1
    1492:	21 f0       	breq	.+8      	; 0x149c <malloc+0x92>
    1494:	fb 01       	movw	r30, r22
    1496:	93 83       	std	Z+3, r25	; 0x03
    1498:	82 83       	std	Z+2, r24	; 0x02
    149a:	04 c0       	rjmp	.+8      	; 0x14a4 <malloc+0x9a>
    149c:	90 93 d7 02 	sts	0x02D7, r25
    14a0:	80 93 d6 02 	sts	0x02D6, r24
    14a4:	fe 01       	movw	r30, r28
    14a6:	32 96       	adiw	r30, 0x02	; 2
    14a8:	44 c0       	rjmp	.+136    	; 0x1532 <malloc+0x128>
    14aa:	fe 01       	movw	r30, r28
    14ac:	e2 0f       	add	r30, r18
    14ae:	f3 1f       	adc	r31, r19
    14b0:	81 93       	st	Z+, r24
    14b2:	91 93       	st	Z+, r25
    14b4:	22 50       	subi	r18, 0x02	; 2
    14b6:	31 09       	sbc	r19, r1
    14b8:	39 83       	std	Y+1, r19	; 0x01
    14ba:	28 83       	st	Y, r18
    14bc:	3a c0       	rjmp	.+116    	; 0x1532 <malloc+0x128>
    14be:	20 91 d4 02 	lds	r18, 0x02D4
    14c2:	30 91 d5 02 	lds	r19, 0x02D5
    14c6:	23 2b       	or	r18, r19
    14c8:	41 f4       	brne	.+16     	; 0x14da <malloc+0xd0>
    14ca:	20 91 02 02 	lds	r18, 0x0202
    14ce:	30 91 03 02 	lds	r19, 0x0203
    14d2:	30 93 d5 02 	sts	0x02D5, r19
    14d6:	20 93 d4 02 	sts	0x02D4, r18
    14da:	20 91 00 02 	lds	r18, 0x0200
    14de:	30 91 01 02 	lds	r19, 0x0201
    14e2:	21 15       	cp	r18, r1
    14e4:	31 05       	cpc	r19, r1
    14e6:	41 f4       	brne	.+16     	; 0x14f8 <malloc+0xee>
    14e8:	2d b7       	in	r18, 0x3d	; 61
    14ea:	3e b7       	in	r19, 0x3e	; 62
    14ec:	40 91 04 02 	lds	r20, 0x0204
    14f0:	50 91 05 02 	lds	r21, 0x0205
    14f4:	24 1b       	sub	r18, r20
    14f6:	35 0b       	sbc	r19, r21
    14f8:	e0 91 d4 02 	lds	r30, 0x02D4
    14fc:	f0 91 d5 02 	lds	r31, 0x02D5
    1500:	e2 17       	cp	r30, r18
    1502:	f3 07       	cpc	r31, r19
    1504:	a0 f4       	brcc	.+40     	; 0x152e <malloc+0x124>
    1506:	2e 1b       	sub	r18, r30
    1508:	3f 0b       	sbc	r19, r31
    150a:	28 17       	cp	r18, r24
    150c:	39 07       	cpc	r19, r25
    150e:	78 f0       	brcs	.+30     	; 0x152e <malloc+0x124>
    1510:	ac 01       	movw	r20, r24
    1512:	4e 5f       	subi	r20, 0xFE	; 254
    1514:	5f 4f       	sbci	r21, 0xFF	; 255
    1516:	24 17       	cp	r18, r20
    1518:	35 07       	cpc	r19, r21
    151a:	48 f0       	brcs	.+18     	; 0x152e <malloc+0x124>
    151c:	4e 0f       	add	r20, r30
    151e:	5f 1f       	adc	r21, r31
    1520:	50 93 d5 02 	sts	0x02D5, r21
    1524:	40 93 d4 02 	sts	0x02D4, r20
    1528:	81 93       	st	Z+, r24
    152a:	91 93       	st	Z+, r25
    152c:	02 c0       	rjmp	.+4      	; 0x1532 <malloc+0x128>
    152e:	e0 e0       	ldi	r30, 0x00	; 0
    1530:	f0 e0       	ldi	r31, 0x00	; 0
    1532:	cf 01       	movw	r24, r30
    1534:	df 91       	pop	r29
    1536:	cf 91       	pop	r28
    1538:	08 95       	ret

0000153a <free>:
    153a:	cf 93       	push	r28
    153c:	df 93       	push	r29
    153e:	00 97       	sbiw	r24, 0x00	; 0
    1540:	09 f4       	brne	.+2      	; 0x1544 <free+0xa>
    1542:	87 c0       	rjmp	.+270    	; 0x1652 <free+0x118>
    1544:	fc 01       	movw	r30, r24
    1546:	32 97       	sbiw	r30, 0x02	; 2
    1548:	13 82       	std	Z+3, r1	; 0x03
    154a:	12 82       	std	Z+2, r1	; 0x02
    154c:	c0 91 d6 02 	lds	r28, 0x02D6
    1550:	d0 91 d7 02 	lds	r29, 0x02D7
    1554:	20 97       	sbiw	r28, 0x00	; 0
    1556:	81 f4       	brne	.+32     	; 0x1578 <free+0x3e>
    1558:	20 81       	ld	r18, Z
    155a:	31 81       	ldd	r19, Z+1	; 0x01
    155c:	28 0f       	add	r18, r24
    155e:	39 1f       	adc	r19, r25
    1560:	80 91 d4 02 	lds	r24, 0x02D4
    1564:	90 91 d5 02 	lds	r25, 0x02D5
    1568:	82 17       	cp	r24, r18
    156a:	93 07       	cpc	r25, r19
    156c:	79 f5       	brne	.+94     	; 0x15cc <free+0x92>
    156e:	f0 93 d5 02 	sts	0x02D5, r31
    1572:	e0 93 d4 02 	sts	0x02D4, r30
    1576:	6d c0       	rjmp	.+218    	; 0x1652 <free+0x118>
    1578:	de 01       	movw	r26, r28
    157a:	20 e0       	ldi	r18, 0x00	; 0
    157c:	30 e0       	ldi	r19, 0x00	; 0
    157e:	ae 17       	cp	r26, r30
    1580:	bf 07       	cpc	r27, r31
    1582:	50 f4       	brcc	.+20     	; 0x1598 <free+0x5e>
    1584:	12 96       	adiw	r26, 0x02	; 2
    1586:	4d 91       	ld	r20, X+
    1588:	5c 91       	ld	r21, X
    158a:	13 97       	sbiw	r26, 0x03	; 3
    158c:	9d 01       	movw	r18, r26
    158e:	41 15       	cp	r20, r1
    1590:	51 05       	cpc	r21, r1
    1592:	09 f1       	breq	.+66     	; 0x15d6 <free+0x9c>
    1594:	da 01       	movw	r26, r20
    1596:	f3 cf       	rjmp	.-26     	; 0x157e <free+0x44>
    1598:	b3 83       	std	Z+3, r27	; 0x03
    159a:	a2 83       	std	Z+2, r26	; 0x02
    159c:	40 81       	ld	r20, Z
    159e:	51 81       	ldd	r21, Z+1	; 0x01
    15a0:	84 0f       	add	r24, r20
    15a2:	95 1f       	adc	r25, r21
    15a4:	8a 17       	cp	r24, r26
    15a6:	9b 07       	cpc	r25, r27
    15a8:	71 f4       	brne	.+28     	; 0x15c6 <free+0x8c>
    15aa:	8d 91       	ld	r24, X+
    15ac:	9c 91       	ld	r25, X
    15ae:	11 97       	sbiw	r26, 0x01	; 1
    15b0:	84 0f       	add	r24, r20
    15b2:	95 1f       	adc	r25, r21
    15b4:	02 96       	adiw	r24, 0x02	; 2
    15b6:	91 83       	std	Z+1, r25	; 0x01
    15b8:	80 83       	st	Z, r24
    15ba:	12 96       	adiw	r26, 0x02	; 2
    15bc:	8d 91       	ld	r24, X+
    15be:	9c 91       	ld	r25, X
    15c0:	13 97       	sbiw	r26, 0x03	; 3
    15c2:	93 83       	std	Z+3, r25	; 0x03
    15c4:	82 83       	std	Z+2, r24	; 0x02
    15c6:	21 15       	cp	r18, r1
    15c8:	31 05       	cpc	r19, r1
    15ca:	29 f4       	brne	.+10     	; 0x15d6 <free+0x9c>
    15cc:	f0 93 d7 02 	sts	0x02D7, r31
    15d0:	e0 93 d6 02 	sts	0x02D6, r30
    15d4:	3e c0       	rjmp	.+124    	; 0x1652 <free+0x118>
    15d6:	d9 01       	movw	r26, r18
    15d8:	13 96       	adiw	r26, 0x03	; 3
    15da:	fc 93       	st	X, r31
    15dc:	ee 93       	st	-X, r30
    15de:	12 97       	sbiw	r26, 0x02	; 2
    15e0:	4d 91       	ld	r20, X+
    15e2:	5d 91       	ld	r21, X+
    15e4:	a4 0f       	add	r26, r20
    15e6:	b5 1f       	adc	r27, r21
    15e8:	ea 17       	cp	r30, r26
    15ea:	fb 07       	cpc	r31, r27
    15ec:	79 f4       	brne	.+30     	; 0x160c <free+0xd2>
    15ee:	80 81       	ld	r24, Z
    15f0:	91 81       	ldd	r25, Z+1	; 0x01
    15f2:	84 0f       	add	r24, r20
    15f4:	95 1f       	adc	r25, r21
    15f6:	02 96       	adiw	r24, 0x02	; 2
    15f8:	d9 01       	movw	r26, r18
    15fa:	11 96       	adiw	r26, 0x01	; 1
    15fc:	9c 93       	st	X, r25
    15fe:	8e 93       	st	-X, r24
    1600:	82 81       	ldd	r24, Z+2	; 0x02
    1602:	93 81       	ldd	r25, Z+3	; 0x03
    1604:	13 96       	adiw	r26, 0x03	; 3
    1606:	9c 93       	st	X, r25
    1608:	8e 93       	st	-X, r24
    160a:	12 97       	sbiw	r26, 0x02	; 2
    160c:	e0 e0       	ldi	r30, 0x00	; 0
    160e:	f0 e0       	ldi	r31, 0x00	; 0
    1610:	8a 81       	ldd	r24, Y+2	; 0x02
    1612:	9b 81       	ldd	r25, Y+3	; 0x03
    1614:	00 97       	sbiw	r24, 0x00	; 0
    1616:	19 f0       	breq	.+6      	; 0x161e <free+0xe4>
    1618:	fe 01       	movw	r30, r28
    161a:	ec 01       	movw	r28, r24
    161c:	f9 cf       	rjmp	.-14     	; 0x1610 <free+0xd6>
    161e:	ce 01       	movw	r24, r28
    1620:	02 96       	adiw	r24, 0x02	; 2
    1622:	28 81       	ld	r18, Y
    1624:	39 81       	ldd	r19, Y+1	; 0x01
    1626:	82 0f       	add	r24, r18
    1628:	93 1f       	adc	r25, r19
    162a:	20 91 d4 02 	lds	r18, 0x02D4
    162e:	30 91 d5 02 	lds	r19, 0x02D5
    1632:	28 17       	cp	r18, r24
    1634:	39 07       	cpc	r19, r25
    1636:	69 f4       	brne	.+26     	; 0x1652 <free+0x118>
    1638:	30 97       	sbiw	r30, 0x00	; 0
    163a:	29 f4       	brne	.+10     	; 0x1646 <free+0x10c>
    163c:	10 92 d7 02 	sts	0x02D7, r1
    1640:	10 92 d6 02 	sts	0x02D6, r1
    1644:	02 c0       	rjmp	.+4      	; 0x164a <free+0x110>
    1646:	13 82       	std	Z+3, r1	; 0x03
    1648:	12 82       	std	Z+2, r1	; 0x02
    164a:	d0 93 d5 02 	sts	0x02D5, r29
    164e:	c0 93 d4 02 	sts	0x02D4, r28
    1652:	df 91       	pop	r29
    1654:	cf 91       	pop	r28
    1656:	08 95       	ret

00001658 <strnlen_P>:
    1658:	fc 01       	movw	r30, r24
    165a:	05 90       	lpm	r0, Z+
    165c:	61 50       	subi	r22, 0x01	; 1
    165e:	70 40       	sbci	r23, 0x00	; 0
    1660:	01 10       	cpse	r0, r1
    1662:	d8 f7       	brcc	.-10     	; 0x165a <strnlen_P+0x2>
    1664:	80 95       	com	r24
    1666:	90 95       	com	r25
    1668:	8e 0f       	add	r24, r30
    166a:	9f 1f       	adc	r25, r31
    166c:	08 95       	ret

0000166e <memset>:
    166e:	dc 01       	movw	r26, r24
    1670:	01 c0       	rjmp	.+2      	; 0x1674 <memset+0x6>
    1672:	6d 93       	st	X+, r22
    1674:	41 50       	subi	r20, 0x01	; 1
    1676:	50 40       	sbci	r21, 0x00	; 0
    1678:	e0 f7       	brcc	.-8      	; 0x1672 <memset+0x4>
    167a:	08 95       	ret

0000167c <strnlen>:
    167c:	fc 01       	movw	r30, r24
    167e:	61 50       	subi	r22, 0x01	; 1
    1680:	70 40       	sbci	r23, 0x00	; 0
    1682:	01 90       	ld	r0, Z+
    1684:	01 10       	cpse	r0, r1
    1686:	d8 f7       	brcc	.-10     	; 0x167e <strnlen+0x2>
    1688:	80 95       	com	r24
    168a:	90 95       	com	r25
    168c:	8e 0f       	add	r24, r30
    168e:	9f 1f       	adc	r25, r31
    1690:	08 95       	ret

00001692 <fputc>:
    1692:	0f 93       	push	r16
    1694:	1f 93       	push	r17
    1696:	cf 93       	push	r28
    1698:	df 93       	push	r29
    169a:	18 2f       	mov	r17, r24
    169c:	09 2f       	mov	r16, r25
    169e:	eb 01       	movw	r28, r22
    16a0:	8b 81       	ldd	r24, Y+3	; 0x03
    16a2:	81 fd       	sbrc	r24, 1
    16a4:	03 c0       	rjmp	.+6      	; 0x16ac <fputc+0x1a>
    16a6:	8f ef       	ldi	r24, 0xFF	; 255
    16a8:	9f ef       	ldi	r25, 0xFF	; 255
    16aa:	20 c0       	rjmp	.+64     	; 0x16ec <fputc+0x5a>
    16ac:	82 ff       	sbrs	r24, 2
    16ae:	10 c0       	rjmp	.+32     	; 0x16d0 <fputc+0x3e>
    16b0:	4e 81       	ldd	r20, Y+6	; 0x06
    16b2:	5f 81       	ldd	r21, Y+7	; 0x07
    16b4:	2c 81       	ldd	r18, Y+4	; 0x04
    16b6:	3d 81       	ldd	r19, Y+5	; 0x05
    16b8:	42 17       	cp	r20, r18
    16ba:	53 07       	cpc	r21, r19
    16bc:	7c f4       	brge	.+30     	; 0x16dc <fputc+0x4a>
    16be:	e8 81       	ld	r30, Y
    16c0:	f9 81       	ldd	r31, Y+1	; 0x01
    16c2:	9f 01       	movw	r18, r30
    16c4:	2f 5f       	subi	r18, 0xFF	; 255
    16c6:	3f 4f       	sbci	r19, 0xFF	; 255
    16c8:	39 83       	std	Y+1, r19	; 0x01
    16ca:	28 83       	st	Y, r18
    16cc:	10 83       	st	Z, r17
    16ce:	06 c0       	rjmp	.+12     	; 0x16dc <fputc+0x4a>
    16d0:	e8 85       	ldd	r30, Y+8	; 0x08
    16d2:	f9 85       	ldd	r31, Y+9	; 0x09
    16d4:	81 2f       	mov	r24, r17
    16d6:	19 95       	eicall
    16d8:	89 2b       	or	r24, r25
    16da:	29 f7       	brne	.-54     	; 0x16a6 <fputc+0x14>
    16dc:	2e 81       	ldd	r18, Y+6	; 0x06
    16de:	3f 81       	ldd	r19, Y+7	; 0x07
    16e0:	2f 5f       	subi	r18, 0xFF	; 255
    16e2:	3f 4f       	sbci	r19, 0xFF	; 255
    16e4:	3f 83       	std	Y+7, r19	; 0x07
    16e6:	2e 83       	std	Y+6, r18	; 0x06
    16e8:	81 2f       	mov	r24, r17
    16ea:	90 2f       	mov	r25, r16
    16ec:	df 91       	pop	r29
    16ee:	cf 91       	pop	r28
    16f0:	1f 91       	pop	r17
    16f2:	0f 91       	pop	r16
    16f4:	08 95       	ret

000016f6 <__ultoa_invert>:
    16f6:	fa 01       	movw	r30, r20
    16f8:	aa 27       	eor	r26, r26
    16fa:	28 30       	cpi	r18, 0x08	; 8
    16fc:	51 f1       	breq	.+84     	; 0x1752 <__ultoa_invert+0x5c>
    16fe:	20 31       	cpi	r18, 0x10	; 16
    1700:	81 f1       	breq	.+96     	; 0x1762 <__ultoa_invert+0x6c>
    1702:	e8 94       	clt
    1704:	6f 93       	push	r22
    1706:	6e 7f       	andi	r22, 0xFE	; 254
    1708:	6e 5f       	subi	r22, 0xFE	; 254
    170a:	7f 4f       	sbci	r23, 0xFF	; 255
    170c:	8f 4f       	sbci	r24, 0xFF	; 255
    170e:	9f 4f       	sbci	r25, 0xFF	; 255
    1710:	af 4f       	sbci	r26, 0xFF	; 255
    1712:	b1 e0       	ldi	r27, 0x01	; 1
    1714:	3e d0       	rcall	.+124    	; 0x1792 <__ultoa_invert+0x9c>
    1716:	b4 e0       	ldi	r27, 0x04	; 4
    1718:	3c d0       	rcall	.+120    	; 0x1792 <__ultoa_invert+0x9c>
    171a:	67 0f       	add	r22, r23
    171c:	78 1f       	adc	r23, r24
    171e:	89 1f       	adc	r24, r25
    1720:	9a 1f       	adc	r25, r26
    1722:	a1 1d       	adc	r26, r1
    1724:	68 0f       	add	r22, r24
    1726:	79 1f       	adc	r23, r25
    1728:	8a 1f       	adc	r24, r26
    172a:	91 1d       	adc	r25, r1
    172c:	a1 1d       	adc	r26, r1
    172e:	6a 0f       	add	r22, r26
    1730:	71 1d       	adc	r23, r1
    1732:	81 1d       	adc	r24, r1
    1734:	91 1d       	adc	r25, r1
    1736:	a1 1d       	adc	r26, r1
    1738:	20 d0       	rcall	.+64     	; 0x177a <__ultoa_invert+0x84>
    173a:	09 f4       	brne	.+2      	; 0x173e <__ultoa_invert+0x48>
    173c:	68 94       	set
    173e:	3f 91       	pop	r19
    1740:	2a e0       	ldi	r18, 0x0A	; 10
    1742:	26 9f       	mul	r18, r22
    1744:	11 24       	eor	r1, r1
    1746:	30 19       	sub	r19, r0
    1748:	30 5d       	subi	r19, 0xD0	; 208
    174a:	31 93       	st	Z+, r19
    174c:	de f6       	brtc	.-74     	; 0x1704 <__ultoa_invert+0xe>
    174e:	cf 01       	movw	r24, r30
    1750:	08 95       	ret
    1752:	46 2f       	mov	r20, r22
    1754:	47 70       	andi	r20, 0x07	; 7
    1756:	40 5d       	subi	r20, 0xD0	; 208
    1758:	41 93       	st	Z+, r20
    175a:	b3 e0       	ldi	r27, 0x03	; 3
    175c:	0f d0       	rcall	.+30     	; 0x177c <__ultoa_invert+0x86>
    175e:	c9 f7       	brne	.-14     	; 0x1752 <__ultoa_invert+0x5c>
    1760:	f6 cf       	rjmp	.-20     	; 0x174e <__ultoa_invert+0x58>
    1762:	46 2f       	mov	r20, r22
    1764:	4f 70       	andi	r20, 0x0F	; 15
    1766:	40 5d       	subi	r20, 0xD0	; 208
    1768:	4a 33       	cpi	r20, 0x3A	; 58
    176a:	18 f0       	brcs	.+6      	; 0x1772 <__ultoa_invert+0x7c>
    176c:	49 5d       	subi	r20, 0xD9	; 217
    176e:	31 fd       	sbrc	r19, 1
    1770:	40 52       	subi	r20, 0x20	; 32
    1772:	41 93       	st	Z+, r20
    1774:	02 d0       	rcall	.+4      	; 0x177a <__ultoa_invert+0x84>
    1776:	a9 f7       	brne	.-22     	; 0x1762 <__ultoa_invert+0x6c>
    1778:	ea cf       	rjmp	.-44     	; 0x174e <__ultoa_invert+0x58>
    177a:	b4 e0       	ldi	r27, 0x04	; 4
    177c:	a6 95       	lsr	r26
    177e:	97 95       	ror	r25
    1780:	87 95       	ror	r24
    1782:	77 95       	ror	r23
    1784:	67 95       	ror	r22
    1786:	ba 95       	dec	r27
    1788:	c9 f7       	brne	.-14     	; 0x177c <__ultoa_invert+0x86>
    178a:	00 97       	sbiw	r24, 0x00	; 0
    178c:	61 05       	cpc	r22, r1
    178e:	71 05       	cpc	r23, r1
    1790:	08 95       	ret
    1792:	9b 01       	movw	r18, r22
    1794:	ac 01       	movw	r20, r24
    1796:	0a 2e       	mov	r0, r26
    1798:	06 94       	lsr	r0
    179a:	57 95       	ror	r21
    179c:	47 95       	ror	r20
    179e:	37 95       	ror	r19
    17a0:	27 95       	ror	r18
    17a2:	ba 95       	dec	r27
    17a4:	c9 f7       	brne	.-14     	; 0x1798 <__ultoa_invert+0xa2>
    17a6:	62 0f       	add	r22, r18
    17a8:	73 1f       	adc	r23, r19
    17aa:	84 1f       	adc	r24, r20
    17ac:	95 1f       	adc	r25, r21
    17ae:	a0 1d       	adc	r26, r0
    17b0:	08 95       	ret

000017b2 <_exit>:
    17b2:	f8 94       	cli

000017b4 <__stop_program>:
    17b4:	ff cf       	rjmp	.-2      	; 0x17b4 <__stop_program>
