// Seed: 1094652063
module module_0 (
    input uwire id_0,
    input wor id_1,
    input tri1 id_2,
    output tri1 id_3,
    output supply0 id_4,
    input wire id_5
);
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri id_3,
    input wand id_4,
    output uwire id_5,
    input uwire id_6,
    output wor id_7,
    input wor id_8,
    output tri1 id_9,
    input wor id_10,
    input uwire id_11,
    input tri id_12,
    output wire id_13,
    output wire id_14,
    output wor id_15,
    input wand id_16,
    input wand id_17,
    output supply0 id_18,
    input supply0 id_19,
    output uwire id_20,
    input supply1 id_21,
    output wand id_22,
    input tri id_23,
    input tri id_24,
    input supply1 id_25,
    input wire id_26,
    output tri0 id_27,
    output supply0 id_28,
    output tri0 id_29,
    input wor id_30,
    input tri0 id_31,
    input wand id_32,
    output wand id_33,
    input wire id_34,
    input uwire id_35,
    input supply0 id_36,
    output wand id_37
);
  logic id_39 = -1;
  assign id_37 = id_32;
  module_0 modCall_1 (
      id_6,
      id_16,
      id_35,
      id_15,
      id_22,
      id_12
  );
  assign modCall_1.type_9 = 0;
endmodule
