Timing Analyzer report for TOP
Tue Jan  7 03:33:26 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_Clk'
 13. Slow 1200mV 85C Model Hold: 'i_Clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_Clk'
 22. Slow 1200mV 0C Model Hold: 'i_Clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_Clk'
 30. Fast 1200mV 0C Model Hold: 'i_Clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; TOP                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.7%      ;
;     Processors 3-4         ;   1.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_Clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 194.63 MHz ; 194.63 MHz      ; i_Clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_Clk ; -4.138 ; -812.538           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_Clk ; 0.453 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_Clk ; -3.000 ; -469.918                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_Clk'                                                                                                                                       ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.138 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][7]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.068      ;
; -3.956 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.885      ;
; -3.956 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.885      ;
; -3.884 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][3]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.812      ;
; -3.884 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][0]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.812      ;
; -3.884 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][1]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.812      ;
; -3.884 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][2]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.812      ;
; -3.884 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][4]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.812      ;
; -3.884 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][6]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.812      ;
; -3.884 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][5]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.812      ;
; -3.850 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][7]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.780      ;
; -3.817 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][7]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.747      ;
; -3.755 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[10][7]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.685      ;
; -3.725 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.646      ;
; -3.725 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.646      ;
; -3.725 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.646      ;
; -3.725 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.646      ;
; -3.725 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.646      ;
; -3.725 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.646      ;
; -3.725 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.646      ;
; -3.717 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.075     ; 4.643      ;
; -3.717 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.075     ; 4.643      ;
; -3.717 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.075     ; 4.643      ;
; -3.717 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.075     ; 4.643      ;
; -3.714 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.644      ;
; -3.714 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.644      ;
; -3.714 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.644      ;
; -3.714 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.644      ;
; -3.714 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.644      ;
; -3.714 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.644      ;
; -3.714 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.644      ;
; -3.714 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.644      ;
; -3.668 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.597      ;
; -3.668 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.597      ;
; -3.652 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[10][7]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.581      ;
; -3.645 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.095     ; 4.551      ;
; -3.645 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.095     ; 4.551      ;
; -3.645 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.095     ; 4.551      ;
; -3.645 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.095     ; 4.551      ;
; -3.639 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.095     ; 4.545      ;
; -3.639 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.095     ; 4.545      ;
; -3.639 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.095     ; 4.545      ;
; -3.636 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.557      ;
; -3.636 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.557      ;
; -3.636 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.557      ;
; -3.636 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.557      ;
; -3.636 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.557      ;
; -3.636 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.557      ;
; -3.636 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.557      ;
; -3.635 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[2][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.564      ;
; -3.635 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[2][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.564      ;
; -3.596 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][3]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.524      ;
; -3.596 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][0]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.524      ;
; -3.596 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][1]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.524      ;
; -3.596 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][2]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.524      ;
; -3.596 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][4]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.524      ;
; -3.596 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][6]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.524      ;
; -3.596 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][5]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.524      ;
; -3.573 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[2][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.502      ;
; -3.573 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[2][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.502      ;
; -3.572 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.493      ;
; -3.571 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.500      ;
; -3.571 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.500      ;
; -3.571 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.500      ;
; -3.571 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.500      ;
; -3.571 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.500      ;
; -3.571 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.500      ;
; -3.571 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.500      ;
; -3.571 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.500      ;
; -3.563 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][3]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.491      ;
; -3.563 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][0]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.491      ;
; -3.563 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][1]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.491      ;
; -3.563 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][2]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.491      ;
; -3.563 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][4]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.491      ;
; -3.563 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][6]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.491      ;
; -3.563 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][5]         ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.491      ;
; -3.549 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.094     ; 4.456      ;
; -3.546 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.474      ;
; -3.546 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.474      ;
; -3.546 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.474      ;
; -3.546 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.474      ;
; -3.546 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.474      ;
; -3.546 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.474      ;
; -3.546 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.474      ;
; -3.546 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.474      ;
; -3.526 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.092     ; 4.435      ;
; -3.519 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[5][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.075     ; 4.445      ;
; -3.519 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[5][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.075     ; 4.445      ;
; -3.519 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[5][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.075     ; 4.445      ;
; -3.519 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[5][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.075     ; 4.445      ;
; -3.519 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[5][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.075     ; 4.445      ;
; -3.519 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[5][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.075     ; 4.445      ;
; -3.519 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[5][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.075     ; 4.445      ;
; -3.519 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[5][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.075     ; 4.445      ;
; -3.506 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.427      ;
; -3.506 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.427      ;
; -3.506 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|r_Clk_Count[0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.427      ;
; -3.506 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.427      ;
; -3.506 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.427      ;
; -3.506 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.427      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_Clk'                                                                                                                                         ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.501 ; UART_RX:UART_RX_inst|MEM_UART[11][1]          ; UART_TX:UART_TX_inst|r_TX_Block[89]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; UART_RX:UART_RX_inst|MEM_UART[2][5]           ; UART_TX:UART_TX_inst|r_TX_Block[21]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; UART_RX:UART_RX_inst|r_RX_Data_R              ; UART_RX:UART_RX_inst|r_RX_Data                ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.794      ;
; 0.558 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.851      ;
; 0.659 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.951      ;
; 0.678 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.970      ;
; 0.701 ; UART_RX:UART_RX_inst|MEM_UART[2][0]           ; UART_TX:UART_TX_inst|r_TX_Block[16]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.994      ;
; 0.706 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte    ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.999      ;
; 0.709 ; UART_RX:UART_RX_inst|MEM_UART[3][7]           ; UART_TX:UART_TX_inst|r_TX_Block[31]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.003      ;
; 0.747 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.040      ;
; 0.756 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.048      ;
; 0.762 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.059      ;
; 0.773 ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.065      ;
; 0.775 ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.067      ;
; 0.780 ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.072      ;
; 0.782 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.074      ;
; 0.786 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.079      ;
; 0.792 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.084      ;
; 0.794 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.087      ;
; 0.795 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.088      ;
; 0.803 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.096      ;
; 0.805 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.098      ;
; 0.806 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.099      ;
; 0.808 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.101      ;
; 0.813 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.106      ;
; 0.819 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.111      ;
; 0.823 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.115      ;
; 0.829 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.121      ;
; 0.843 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.135      ;
; 0.852 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.144      ;
; 0.869 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.161      ;
; 0.886 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.096      ; 1.194      ;
; 0.886 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[1][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.096      ; 1.194      ;
; 0.889 ; UART_RX:UART_RX_inst|MEM_UART[14][5]          ; UART_TX:UART_TX_inst|r_TX_Block[117]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.183      ;
; 0.891 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.183      ;
; 0.899 ; UART_RX:UART_RX_inst|MEM_UART[13][7]          ; UART_TX:UART_TX_inst|r_TX_Block[111]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.084      ; 1.195      ;
; 0.901 ; UART_RX:UART_RX_inst|MEM_UART[6][5]           ; UART_TX:UART_TX_inst|r_TX_Block[53]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.195      ;
; 0.909 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.201      ;
; 0.926 ; UART_RX:UART_RX_inst|MEM_UART[14][2]          ; UART_TX:UART_TX_inst|r_TX_Block[114]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.085      ; 1.223      ;
; 0.928 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.220      ;
; 0.977 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte    ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.270      ;
; 0.983 ; UART_RX:UART_RX_inst|MEM_UART[13][3]          ; UART_TX:UART_TX_inst|r_TX_Block[107]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.085      ; 1.280      ;
; 0.985 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.278      ;
; 0.987 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.280      ;
; 0.993 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[5][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.095      ; 1.300      ;
; 0.996 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[2][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.095      ; 1.303      ;
; 0.996 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[4][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.099      ; 1.307      ;
; 0.997 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[12][6]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.099      ; 1.308      ;
; 1.003 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[5][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.095      ; 1.310      ;
; 1.007 ; UART_RX:UART_RX_inst|MEM_UART[14][3]          ; UART_TX:UART_TX_inst|r_TX_Block[115]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 1.311      ;
; 1.011 ; UART_RX:UART_RX_inst|MEM_UART[8][0]           ; UART_TX:UART_TX_inst|r_TX_Block[64]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.058      ; 1.281      ;
; 1.018 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.310      ;
; 1.019 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.311      ;
; 1.022 ; UART_RX:UART_RX_inst|MEM_UART[8][6]           ; UART_TX:UART_TX_inst|r_TX_Block[70]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.061      ; 1.295      ;
; 1.030 ; UART_RX:UART_RX_inst|MEM_UART[13][5]          ; UART_TX:UART_TX_inst|r_TX_Block[109]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.083      ; 1.325      ;
; 1.033 ; UART_RX:UART_RX_inst|MEM_UART[2][3]           ; UART_TX:UART_TX_inst|r_TX_Block[19]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.078      ; 1.323      ;
; 1.038 ; UART_RX:UART_RX_inst|MEM_UART[14][0]          ; UART_TX:UART_TX_inst|r_TX_Block[112]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 1.342      ;
; 1.039 ; UART_RX:UART_RX_inst|MEM_UART[5][2]           ; UART_TX:UART_TX_inst|r_TX_Block[42]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.067      ; 1.318      ;
; 1.042 ; UART_RX:UART_RX_inst|MEM_UART[12][6]          ; UART_TX:UART_TX_inst|r_TX_Block[102]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.076      ; 1.330      ;
; 1.045 ; UART_RX:UART_RX_inst|MEM_UART[8][4]           ; UART_TX:UART_TX_inst|r_TX_Block[68]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.061      ; 1.318      ;
; 1.048 ; UART_RX:UART_RX_inst|MEM_UART[10][6]          ; UART_TX:UART_TX_inst|r_TX_Block[86]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.063      ; 1.323      ;
; 1.048 ; UART_RX:UART_RX_inst|MEM_UART[11][5]          ; UART_TX:UART_TX_inst|r_TX_Block[93]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.066      ; 1.326      ;
; 1.054 ; UART_RX:UART_RX_inst|MEM_UART[3][3]           ; UART_TX:UART_TX_inst|r_TX_Block[27]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.077      ; 1.343      ;
; 1.059 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.351      ;
; 1.061 ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; UART_TX:UART_TX_inst|r_TX_Block[97]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.076      ; 1.349      ;
; 1.062 ; UART_RX:UART_RX_inst|MEM_UART[4][1]           ; UART_TX:UART_TX_inst|r_TX_Block[33]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.076      ; 1.350      ;
; 1.064 ; UART_RX:UART_RX_inst|MEM_UART[5][0]           ; UART_TX:UART_TX_inst|r_TX_Block[40]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.079      ; 1.355      ;
; 1.068 ; UART_RX:UART_RX_inst|MEM_UART[11][2]          ; UART_TX:UART_TX_inst|r_TX_Block[90]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.064      ; 1.344      ;
; 1.077 ; UART_RX:UART_RX_inst|MEM_UART[12][3]          ; UART_TX:UART_TX_inst|r_TX_Block[99]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.076      ; 1.365      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 206.95 MHz ; 206.95 MHz      ; i_Clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -3.832 ; -739.445          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.401 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -469.918                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_Clk'                                                                                                                                ;
+--------+----------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.832 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.772      ;
; -3.672 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.611      ;
; -3.672 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.611      ;
; -3.576 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.515      ;
; -3.576 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.515      ;
; -3.576 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.515      ;
; -3.576 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.515      ;
; -3.576 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.515      ;
; -3.576 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.515      ;
; -3.576 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.515      ;
; -3.553 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.493      ;
; -3.532 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.472      ;
; -3.466 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[10][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.406      ;
; -3.444 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.381      ;
; -3.444 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.381      ;
; -3.444 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.381      ;
; -3.444 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.381      ;
; -3.439 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.369      ;
; -3.439 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.369      ;
; -3.439 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.369      ;
; -3.439 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.369      ;
; -3.439 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.369      ;
; -3.439 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.369      ;
; -3.439 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.369      ;
; -3.397 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[10][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.334      ;
; -3.393 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.332      ;
; -3.393 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.332      ;
; -3.380 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.310      ;
; -3.380 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.310      ;
; -3.380 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.310      ;
; -3.380 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.310      ;
; -3.380 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.310      ;
; -3.380 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.310      ;
; -3.380 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.310      ;
; -3.372 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[2][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.311      ;
; -3.372 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[2][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.311      ;
; -3.360 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.300      ;
; -3.360 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.300      ;
; -3.360 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.300      ;
; -3.360 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.300      ;
; -3.360 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.300      ;
; -3.360 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.300      ;
; -3.360 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.300      ;
; -3.360 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.300      ;
; -3.325 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.085     ; 4.242      ;
; -3.325 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.085     ; 4.242      ;
; -3.325 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.085     ; 4.242      ;
; -3.325 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.085     ; 4.242      ;
; -3.320 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.085     ; 4.237      ;
; -3.320 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.085     ; 4.237      ;
; -3.320 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.085     ; 4.237      ;
; -3.306 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[2][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.245      ;
; -3.306 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[2][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.245      ;
; -3.297 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.236      ;
; -3.297 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.236      ;
; -3.297 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.236      ;
; -3.297 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.236      ;
; -3.297 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.236      ;
; -3.297 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.236      ;
; -3.297 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.236      ;
; -3.296 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.226      ;
; -3.276 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.215      ;
; -3.276 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.215      ;
; -3.276 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.215      ;
; -3.276 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.215      ;
; -3.276 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.215      ;
; -3.276 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.215      ;
; -3.276 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.063     ; 4.215      ;
; -3.271 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.191      ;
; -3.256 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.193      ;
; -3.256 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.193      ;
; -3.256 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.193      ;
; -3.256 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.193      ;
; -3.256 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.193      ;
; -3.256 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.193      ;
; -3.256 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.193      ;
; -3.256 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.193      ;
; -3.252 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 4.173      ;
; -3.249 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.189      ;
; -3.249 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.189      ;
; -3.249 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.189      ;
; -3.249 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.189      ;
; -3.249 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.189      ;
; -3.249 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.189      ;
; -3.249 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.189      ;
; -3.249 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.189      ;
; -3.248 ; UART_TX:UART_TX_inst|r_Byte_Index[2]         ; UART_TX:UART_TX_inst|r_TX_Data[7]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.079     ; 4.171      ;
; -3.248 ; UART_TX:UART_TX_inst|r_TX_Block[31]          ; UART_TX:UART_TX_inst|r_TX_Data[7]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.092     ; 4.158      ;
; -3.237 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[2][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.066     ; 4.173      ;
; -3.237 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[2][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.066     ; 4.173      ;
; -3.222 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[5][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.159      ;
; -3.222 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[5][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.159      ;
; -3.222 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[5][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.159      ;
; -3.222 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[5][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.065     ; 4.159      ;
+--------+----------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; UART_RX:UART_RX_inst|MEM_UART[11][1]          ; UART_TX:UART_TX_inst|r_TX_Block[89]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_RX:UART_RX_inst|r_RX_Data_R              ; UART_RX:UART_RX_inst|r_RX_Data                ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.472 ; UART_RX:UART_RX_inst|MEM_UART[2][5]           ; UART_TX:UART_TX_inst|r_TX_Block[21]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.739      ;
; 0.516 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.784      ;
; 0.609 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.876      ;
; 0.625 ; UART_RX:UART_RX_inst|MEM_UART[3][7]           ; UART_TX:UART_TX_inst|r_TX_Block[31]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.894      ;
; 0.626 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.893      ;
; 0.648 ; UART_RX:UART_RX_inst|MEM_UART[2][0]           ; UART_TX:UART_TX_inst|r_TX_Block[16]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.915      ;
; 0.660 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte    ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.927      ;
; 0.696 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.964      ;
; 0.704 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.971      ;
; 0.710 ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.982      ;
; 0.719 ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.986      ;
; 0.723 ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.990      ;
; 0.725 ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.992      ;
; 0.727 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.994      ;
; 0.732 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.999      ;
; 0.736 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.003      ;
; 0.739 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.006      ;
; 0.741 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.008      ;
; 0.748 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.016      ;
; 0.750 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.017      ;
; 0.752 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.019      ;
; 0.753 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.020      ;
; 0.753 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.021      ;
; 0.769 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.036      ;
; 0.774 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.041      ;
; 0.781 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.048      ;
; 0.781 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.048      ;
; 0.795 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.062      ;
; 0.801 ; UART_RX:UART_RX_inst|MEM_UART[13][7]          ; UART_TX:UART_TX_inst|r_TX_Block[111]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.075      ; 1.071      ;
; 0.814 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.081      ;
; 0.815 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[1][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.085      ; 1.095      ;
; 0.816 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.085      ; 1.096      ;
; 0.818 ; UART_RX:UART_RX_inst|MEM_UART[14][2]          ; UART_TX:UART_TX_inst|r_TX_Block[114]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.079      ; 1.092      ;
; 0.828 ; UART_RX:UART_RX_inst|MEM_UART[14][5]          ; UART_TX:UART_TX_inst|r_TX_Block[117]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.075      ; 1.098      ;
; 0.830 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.097      ;
; 0.831 ; UART_RX:UART_RX_inst|MEM_UART[6][5]           ; UART_TX:UART_TX_inst|r_TX_Block[53]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.075      ; 1.101      ;
; 0.853 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.120      ;
; 0.855 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.122      ;
; 0.872 ; UART_RX:UART_RX_inst|MEM_UART[13][3]          ; UART_TX:UART_TX_inst|r_TX_Block[107]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.076      ; 1.143      ;
; 0.878 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[5][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.086      ; 1.159      ;
; 0.880 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[2][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.086      ; 1.161      ;
; 0.883 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[4][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.087      ; 1.165      ;
; 0.884 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[12][6]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.087      ; 1.166      ;
; 0.892 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[5][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.085      ; 1.172      ;
; 0.896 ; UART_RX:UART_RX_inst|MEM_UART[14][3]          ; UART_TX:UART_TX_inst|r_TX_Block[115]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.084      ; 1.175      ;
; 0.899 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte    ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.166      ;
; 0.904 ; UART_RX:UART_RX_inst|MEM_UART[8][0]           ; UART_TX:UART_TX_inst|r_TX_Block[64]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.052      ; 1.151      ;
; 0.911 ; UART_RX:UART_RX_inst|MEM_UART[8][6]           ; UART_TX:UART_TX_inst|r_TX_Block[70]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.055      ; 1.161      ;
; 0.917 ; UART_RX:UART_RX_inst|MEM_UART[13][5]          ; UART_TX:UART_TX_inst|r_TX_Block[109]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.185      ;
; 0.918 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.185      ;
; 0.919 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.186      ;
; 0.923 ; UART_RX:UART_RX_inst|MEM_UART[14][0]          ; UART_TX:UART_TX_inst|r_TX_Block[112]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.084      ; 1.202      ;
; 0.924 ; UART_RX:UART_RX_inst|MEM_UART[2][3]           ; UART_TX:UART_TX_inst|r_TX_Block[19]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.069      ; 1.188      ;
; 0.926 ; UART_RX:UART_RX_inst|MEM_UART[5][2]           ; UART_TX:UART_TX_inst|r_TX_Block[42]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.060      ; 1.181      ;
; 0.930 ; UART_RX:UART_RX_inst|MEM_UART[8][4]           ; UART_TX:UART_TX_inst|r_TX_Block[68]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.055      ; 1.180      ;
; 0.931 ; UART_RX:UART_RX_inst|MEM_UART[12][6]          ; UART_TX:UART_TX_inst|r_TX_Block[102]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.070      ; 1.196      ;
; 0.932 ; UART_RX:UART_RX_inst|MEM_UART[11][5]          ; UART_TX:UART_TX_inst|r_TX_Block[93]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.061      ; 1.188      ;
; 0.934 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.201      ;
; 0.935 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.202      ;
; 0.936 ; UART_RX:UART_RX_inst|MEM_UART[10][6]          ; UART_TX:UART_TX_inst|r_TX_Block[86]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.056      ; 1.187      ;
; 0.941 ; UART_RX:UART_RX_inst|MEM_UART[3][3]           ; UART_TX:UART_TX_inst|r_TX_Block[27]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 1.207      ;
; 0.944 ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; UART_TX:UART_TX_inst|r_TX_Block[97]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.070      ; 1.209      ;
; 0.946 ; UART_RX:UART_RX_inst|MEM_UART[4][1]           ; UART_TX:UART_TX_inst|r_TX_Block[33]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.070      ; 1.211      ;
; 0.949 ; UART_RX:UART_RX_inst|MEM_UART[11][2]          ; UART_TX:UART_TX_inst|r_TX_Block[90]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.060      ; 1.204      ;
; 0.953 ; UART_RX:UART_RX_inst|MEM_UART[5][0]           ; UART_TX:UART_TX_inst|r_TX_Block[40]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.070      ; 1.218      ;
; 0.960 ; UART_RX:UART_RX_inst|MEM_UART[12][3]          ; UART_TX:UART_TX_inst|r_TX_Block[99]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.070      ; 1.225      ;
; 0.961 ; UART_RX:UART_RX_inst|MEM_UART[11][7]          ; UART_TX:UART_TX_inst|r_TX_Block[95]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.069      ; 1.225      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -1.332 ; -173.512          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -337.499                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_Clk'                                                                                                                                ;
+--------+----------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.332 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.290      ;
; -1.232 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.189      ;
; -1.232 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.189      ;
; -1.232 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.189      ;
; -1.232 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.189      ;
; -1.232 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.189      ;
; -1.232 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.189      ;
; -1.232 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[10][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.189      ;
; -1.191 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.148      ;
; -1.191 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.148      ;
; -1.191 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.149      ;
; -1.156 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.114      ;
; -1.152 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[10][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.110      ;
; -1.136 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[10][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.092      ;
; -1.091 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.048      ;
; -1.091 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.048      ;
; -1.091 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.048      ;
; -1.091 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.048      ;
; -1.091 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.048      ;
; -1.091 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.048      ;
; -1.091 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[10][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.048      ;
; -1.067 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.025      ;
; -1.067 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.025      ;
; -1.067 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.025      ;
; -1.067 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.025      ;
; -1.067 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.025      ;
; -1.067 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.025      ;
; -1.067 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.025      ;
; -1.067 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[8][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.025      ;
; -1.056 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.013      ;
; -1.056 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.013      ;
; -1.056 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.013      ;
; -1.056 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.013      ;
; -1.056 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.013      ;
; -1.056 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.013      ;
; -1.056 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[10][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.013      ;
; -1.052 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[10][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.009      ;
; -1.052 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[10][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.009      ;
; -1.052 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[10][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.009      ;
; -1.052 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[10][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.009      ;
; -1.052 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[10][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.009      ;
; -1.052 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[10][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.009      ;
; -1.052 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[10][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.009      ;
; -1.050 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.007      ;
; -1.050 ; UART_RX:UART_RX_inst|r_Clk_Count[5]          ; UART_RX:UART_RX_inst|MEM_UART[2][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.007      ;
; -1.045 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.003      ;
; -1.045 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.003      ;
; -1.045 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.003      ;
; -1.045 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.003      ;
; -1.045 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.003      ;
; -1.045 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.003      ;
; -1.045 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.003      ;
; -1.045 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[8][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 2.003      ;
; -1.040 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.043     ; 1.984      ;
; -1.040 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.043     ; 1.984      ;
; -1.040 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.043     ; 1.984      ;
; -1.040 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.043     ; 1.984      ;
; -1.036 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[10][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.032     ; 1.991      ;
; -1.036 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[10][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.032     ; 1.991      ;
; -1.036 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[10][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.032     ; 1.991      ;
; -1.036 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[10][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.032     ; 1.991      ;
; -1.036 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[10][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.032     ; 1.991      ;
; -1.036 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[10][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.032     ; 1.991      ;
; -1.036 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[10][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.032     ; 1.991      ;
; -1.035 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[10][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 1.993      ;
; -1.034 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.043     ; 1.978      ;
; -1.034 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.043     ; 1.978      ;
; -1.034 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[9][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.043     ; 1.978      ;
; -1.032 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.983      ;
; -1.032 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.983      ;
; -1.032 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.983      ;
; -1.032 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.983      ;
; -1.032 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.983      ;
; -1.032 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.983      ;
; -1.032 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.983      ;
; -1.031 ; UART_RX:UART_RX_inst|r_Clk_Count[1]          ; UART_RX:UART_RX_inst|MEM_UART[10][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.029     ; 1.989      ;
; -1.025 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 1.981      ;
; -1.025 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 1.981      ;
; -1.025 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 1.981      ;
; -1.025 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 1.981      ;
; -1.025 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 1.981      ;
; -1.025 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 1.981      ;
; -1.025 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 1.981      ;
; -1.025 ; UART_RX:UART_RX_inst|r_MEM_Index[1]          ; UART_RX:UART_RX_inst|MEM_UART[8][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 1.981      ;
; -1.015 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[2][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 1.972      ;
; -1.015 ; UART_RX:UART_RX_inst|r_Clk_Count[2]          ; UART_RX:UART_RX_inst|MEM_UART[2][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 1.972      ;
; -1.011 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[2][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 1.968      ;
; -1.011 ; UART_RX:UART_RX_inst|r_Clk_Count[4]          ; UART_RX:UART_RX_inst|MEM_UART[2][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 1.968      ;
; -1.009 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.028     ; 1.968      ;
; -1.009 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.028     ; 1.968      ;
; -1.009 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.028     ; 1.968      ;
; -1.009 ; UART_RX:UART_RX_inst|r_Clk_Count[3]          ; UART_RX:UART_RX_inst|MEM_UART[2][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.028     ; 1.968      ;
; -0.995 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[2][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.032     ; 1.950      ;
; -0.995 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_inst|MEM_UART[2][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.032     ; 1.950      ;
; -0.989 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 1.946      ;
; -0.989 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 1.946      ;
; -0.989 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 1.946      ;
; -0.989 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 1.946      ;
; -0.989 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 1.946      ;
; -0.989 ; UART_RX:UART_RX_inst|r_Clk_Count[6]          ; UART_RX:UART_RX_inst|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 1.946      ;
+--------+----------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[11][1]          ; UART_TX:UART_TX_inst|r_TX_Block[89]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|r_RX_Data_R              ; UART_RX:UART_RX_inst|r_RX_Data                ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; UART_RX:UART_RX_inst|MEM_UART[2][5]           ; UART_TX:UART_TX_inst|r_TX_Block[21]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.231 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.351      ;
; 0.266 ; UART_RX:UART_RX_inst|MEM_UART[3][7]           ; UART_TX:UART_TX_inst|r_TX_Block[31]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.038      ; 0.388      ;
; 0.267 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; UART_RX:UART_RX_inst|MEM_UART[2][0]           ; UART_TX:UART_TX_inst|r_TX_Block[16]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.389      ;
; 0.277 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.397      ;
; 0.288 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte    ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.408      ;
; 0.299 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.423      ;
; 0.307 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.316 ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.441      ;
; 0.323 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.444      ;
; 0.328 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.448      ;
; 0.330 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.450      ;
; 0.331 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; UART_RX:UART_RX_inst|MEM_UART[14][5]          ; UART_TX:UART_TX_inst|r_TX_Block[117]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.453      ;
; 0.332 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.452      ;
; 0.334 ; UART_RX:UART_RX_inst|MEM_UART[6][5]           ; UART_TX:UART_TX_inst|r_TX_Block[53]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.455      ;
; 0.337 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.457      ;
; 0.339 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.043      ; 0.466      ;
; 0.339 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[1][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.043      ; 0.466      ;
; 0.342 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.462      ;
; 0.346 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.466      ;
; 0.352 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.472      ;
; 0.355 ; UART_RX:UART_RX_inst|MEM_UART[13][7]          ; UART_TX:UART_TX_inst|r_TX_Block[111]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.039      ; 0.478      ;
; 0.357 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.477      ;
; 0.363 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.483      ;
; 0.364 ; UART_RX:UART_RX_inst|MEM_UART[14][2]          ; UART_TX:UART_TX_inst|r_TX_Block[114]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.042      ; 0.490      ;
; 0.367 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.487      ;
; 0.386 ; UART_RX:UART_RX_inst|MEM_UART[13][3]          ; UART_TX:UART_TX_inst|r_TX_Block[107]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.041      ; 0.511      ;
; 0.386 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[5][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.046      ; 0.516      ;
; 0.387 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.507      ;
; 0.389 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.509      ;
; 0.389 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[2][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.046      ; 0.519      ;
; 0.390 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[4][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.047      ; 0.521      ;
; 0.391 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.511      ;
; 0.391 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[12][6]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.047      ; 0.522      ;
; 0.399 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|MEM_UART[5][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.528      ;
; 0.400 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.520      ;
; 0.401 ; UART_RX:UART_RX_inst|MEM_UART[14][3]          ; UART_TX:UART_TX_inst|r_TX_Block[115]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.530      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Data                ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.521      ;
; 0.411 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte    ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.531      ;
; 0.412 ; UART_RX:UART_RX_inst|MEM_UART[13][5]          ; UART_TX:UART_TX_inst|r_TX_Block[109]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.532      ;
; 0.415 ; UART_RX:UART_RX_inst|MEM_UART[8][0]           ; UART_TX:UART_TX_inst|r_TX_Block[64]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.024      ; 0.523      ;
; 0.416 ; UART_RX:UART_RX_inst|MEM_UART[14][0]          ; UART_TX:UART_TX_inst|r_TX_Block[112]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.545      ;
; 0.416 ; UART_RX:UART_RX_inst|MEM_UART[11][5]          ; UART_TX:UART_TX_inst|r_TX_Block[93]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.030      ; 0.530      ;
; 0.417 ; UART_RX:UART_RX_inst|MEM_UART[2][3]           ; UART_TX:UART_TX_inst|r_TX_Block[19]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.537      ;
; 0.417 ; UART_RX:UART_RX_inst|MEM_UART[5][2]           ; UART_TX:UART_TX_inst|r_TX_Block[42]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.028      ; 0.529      ;
; 0.421 ; UART_RX:UART_RX_inst|MEM_UART[3][3]           ; UART_TX:UART_TX_inst|r_TX_Block[27]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.039      ; 0.544      ;
; 0.421 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|MEM_UART[11][6]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.550      ;
; 0.422 ; UART_RX:UART_RX_inst|MEM_UART[12][6]          ; UART_TX:UART_TX_inst|r_TX_Block[102]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.543      ;
; 0.424 ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; UART_TX:UART_TX_inst|r_TX_Block[97]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.545      ;
; 0.425 ; UART_RX:UART_RX_inst|MEM_UART[8][6]           ; UART_TX:UART_TX_inst|r_TX_Block[70]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.027      ; 0.536      ;
; 0.425 ; UART_RX:UART_RX_inst|MEM_UART[4][1]           ; UART_TX:UART_TX_inst|r_TX_Block[33]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.546      ;
; 0.428 ; UART_RX:UART_RX_inst|MEM_UART[11][2]          ; UART_TX:UART_TX_inst|r_TX_Block[90]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.027      ; 0.539      ;
; 0.429 ; UART_RX:UART_RX_inst|MEM_UART[12][3]          ; UART_TX:UART_TX_inst|r_TX_Block[99]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.550      ;
; 0.430 ; UART_RX:UART_RX_inst|MEM_UART[5][0]           ; UART_TX:UART_TX_inst|r_TX_Block[40]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.551      ;
; 0.431 ; UART_RX:UART_RX_inst|MEM_UART[9][6]           ; UART_TX:UART_TX_inst|r_TX_Block[78]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.041      ; 0.556      ;
; 0.432 ; UART_RX:UART_RX_inst|MEM_UART[13][1]          ; UART_TX:UART_TX_inst|r_TX_Block[105]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.042      ; 0.558      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.138   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  i_Clk           ; -4.138   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -812.538 ; 0.0   ; 0.0      ; 0.0     ; -469.918            ;
;  i_Clk           ; -812.538 ; 0.000 ; N/A      ; N/A     ; -469.918            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_TX_Serial   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_Clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_button                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RX_Serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 2989     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 2989     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 139   ; 139  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_Clk  ; i_Clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_button    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_button    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Jan  7 03:33:21 2025
Info: Command: quartus_sta UART -c TOP
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_Clk i_Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.138            -812.538 i_Clk 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -469.918 i_Clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.832
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.832            -739.445 i_Clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -469.918 i_Clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.332            -173.512 i_Clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -337.499 i_Clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4765 megabytes
    Info: Processing ended: Tue Jan  7 03:33:26 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


