# FPGA_Swiss_Timer Project

<b>Author:</b> Dustin Schnelle  
<b>Date:</b> Spring 2016  
<b>Note:</b> Project was uploaded to Github January 2019

### Objective:

Desing &amp; implement a swiss timing unit (stop watch) on a Basys 3 Artix-7 FPGA board.

### Method:

Push buttons on the Basys 3 board will be used to start/continue, pause, &amp; clear the stop watch. The 8-segment led displaty on the Basys 3 board will be used to display the time.

### Tools &amp; Equipment:

* Basys 3 Artix-7 FPGA trainer board.
* Vivado Studios 2015.4
