Classic Timing Analyzer report for MeasureLevel
Tue Oct 31 17:04:36 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Countclock'
  7. Clock Setup: 'Level'
  8. Clock Setup: 'reset'
  9. Clock Hold: 'reset'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------+--------------------------+------------+------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                     ; To                       ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------+--------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.211 ns                                       ; Level                    ; count[6]                 ; --         ; Countclock ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 10.891 ns                                      ; count[1]                 ; output[1]                ; Countclock ; --         ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.303 ns                                      ; Level                    ; count[0]                 ; --         ; Countclock ; 0            ;
; Clock Setup: 'Countclock'    ; N/A                                      ; None          ; 201.09 MHz ( period = 4.973 ns )               ; count[2]                 ; count[11]                ; Countclock ; Countclock ; 0            ;
; Clock Setup: 'reset'         ; N/A                                      ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; EdgeToLevel:ToUpLevel|St ; EdgeToLevel:ToUpLevel|So ; reset      ; reset      ; 0            ;
; Clock Setup: 'Level'         ; N/A                                      ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; EdgeToLevel:ToUpLevel|Si ; EdgeToLevel:ToUpLevel|Si ; Level      ; Level      ; 0            ;
; Clock Hold: 'reset'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; EdgeToLevel:ToUpLevel|St ; EdgeToLevel:ToUpLevel|So ; reset      ; reset      ; 1            ;
; Total number of failed paths ;                                          ;               ;                                                ;                          ;                          ;            ;            ; 1            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------+--------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Countclock      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Level           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Countclock'                                                                                                                                                                    ;
+-------+------------------------------------------------+-----------+-----------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 201.09 MHz ( period = 4.973 ns )               ; count[2]  ; count[7]  ; Countclock ; Countclock ; None                        ; None                      ; 4.264 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns )               ; count[2]  ; count[8]  ; Countclock ; Countclock ; None                        ; None                      ; 4.264 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns )               ; count[2]  ; count[9]  ; Countclock ; Countclock ; None                        ; None                      ; 4.264 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns )               ; count[2]  ; count[10] ; Countclock ; Countclock ; None                        ; None                      ; 4.264 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns )               ; count[2]  ; count[11] ; Countclock ; Countclock ; None                        ; None                      ; 4.264 ns                ;
; N/A   ; 201.61 MHz ( period = 4.960 ns )               ; count[2]  ; count[12] ; Countclock ; Countclock ; None                        ; None                      ; 4.251 ns                ;
; N/A   ; 201.61 MHz ( period = 4.960 ns )               ; count[2]  ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 4.251 ns                ;
; N/A   ; 206.14 MHz ( period = 4.851 ns )               ; count[3]  ; count[7]  ; Countclock ; Countclock ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 206.14 MHz ( period = 4.851 ns )               ; count[3]  ; count[8]  ; Countclock ; Countclock ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 206.14 MHz ( period = 4.851 ns )               ; count[3]  ; count[9]  ; Countclock ; Countclock ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 206.14 MHz ( period = 4.851 ns )               ; count[3]  ; count[10] ; Countclock ; Countclock ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 206.14 MHz ( period = 4.851 ns )               ; count[3]  ; count[11] ; Countclock ; Countclock ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns )               ; count[3]  ; count[12] ; Countclock ; Countclock ; None                        ; None                      ; 4.129 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns )               ; count[3]  ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 4.129 ns                ;
; N/A   ; 214.87 MHz ( period = 4.654 ns )               ; count[1]  ; count[7]  ; Countclock ; Countclock ; None                        ; None                      ; 3.945 ns                ;
; N/A   ; 214.87 MHz ( period = 4.654 ns )               ; count[1]  ; count[8]  ; Countclock ; Countclock ; None                        ; None                      ; 3.945 ns                ;
; N/A   ; 214.87 MHz ( period = 4.654 ns )               ; count[1]  ; count[9]  ; Countclock ; Countclock ; None                        ; None                      ; 3.945 ns                ;
; N/A   ; 214.87 MHz ( period = 4.654 ns )               ; count[1]  ; count[10] ; Countclock ; Countclock ; None                        ; None                      ; 3.945 ns                ;
; N/A   ; 214.87 MHz ( period = 4.654 ns )               ; count[1]  ; count[11] ; Countclock ; Countclock ; None                        ; None                      ; 3.945 ns                ;
; N/A   ; 215.47 MHz ( period = 4.641 ns )               ; count[1]  ; count[12] ; Countclock ; Countclock ; None                        ; None                      ; 3.932 ns                ;
; N/A   ; 215.47 MHz ( period = 4.641 ns )               ; count[1]  ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 3.932 ns                ;
; N/A   ; 218.05 MHz ( period = 4.586 ns )               ; count[5]  ; count[7]  ; Countclock ; Countclock ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 218.05 MHz ( period = 4.586 ns )               ; count[5]  ; count[8]  ; Countclock ; Countclock ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 218.05 MHz ( period = 4.586 ns )               ; count[5]  ; count[9]  ; Countclock ; Countclock ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 218.05 MHz ( period = 4.586 ns )               ; count[5]  ; count[10] ; Countclock ; Countclock ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 218.05 MHz ( period = 4.586 ns )               ; count[5]  ; count[11] ; Countclock ; Countclock ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 218.67 MHz ( period = 4.573 ns )               ; count[5]  ; count[12] ; Countclock ; Countclock ; None                        ; None                      ; 3.864 ns                ;
; N/A   ; 218.67 MHz ( period = 4.573 ns )               ; count[5]  ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 3.864 ns                ;
; N/A   ; 219.11 MHz ( period = 4.564 ns )               ; count[0]  ; count[7]  ; Countclock ; Countclock ; None                        ; None                      ; 3.855 ns                ;
; N/A   ; 219.11 MHz ( period = 4.564 ns )               ; count[0]  ; count[8]  ; Countclock ; Countclock ; None                        ; None                      ; 3.855 ns                ;
; N/A   ; 219.11 MHz ( period = 4.564 ns )               ; count[0]  ; count[9]  ; Countclock ; Countclock ; None                        ; None                      ; 3.855 ns                ;
; N/A   ; 219.11 MHz ( period = 4.564 ns )               ; count[0]  ; count[10] ; Countclock ; Countclock ; None                        ; None                      ; 3.855 ns                ;
; N/A   ; 219.11 MHz ( period = 4.564 ns )               ; count[0]  ; count[11] ; Countclock ; Countclock ; None                        ; None                      ; 3.855 ns                ;
; N/A   ; 219.73 MHz ( period = 4.551 ns )               ; count[0]  ; count[12] ; Countclock ; Countclock ; None                        ; None                      ; 3.842 ns                ;
; N/A   ; 219.73 MHz ( period = 4.551 ns )               ; count[0]  ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 3.842 ns                ;
; N/A   ; 221.53 MHz ( period = 4.514 ns )               ; count[4]  ; count[7]  ; Countclock ; Countclock ; None                        ; None                      ; 3.805 ns                ;
; N/A   ; 221.53 MHz ( period = 4.514 ns )               ; count[4]  ; count[8]  ; Countclock ; Countclock ; None                        ; None                      ; 3.805 ns                ;
; N/A   ; 221.53 MHz ( period = 4.514 ns )               ; count[4]  ; count[9]  ; Countclock ; Countclock ; None                        ; None                      ; 3.805 ns                ;
; N/A   ; 221.53 MHz ( period = 4.514 ns )               ; count[4]  ; count[10] ; Countclock ; Countclock ; None                        ; None                      ; 3.805 ns                ;
; N/A   ; 221.53 MHz ( period = 4.514 ns )               ; count[4]  ; count[11] ; Countclock ; Countclock ; None                        ; None                      ; 3.805 ns                ;
; N/A   ; 222.17 MHz ( period = 4.501 ns )               ; count[4]  ; count[12] ; Countclock ; Countclock ; None                        ; None                      ; 3.792 ns                ;
; N/A   ; 222.17 MHz ( period = 4.501 ns )               ; count[4]  ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 3.792 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns )               ; count[7]  ; count[12] ; Countclock ; Countclock ; None                        ; None                      ; 3.635 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns )               ; count[7]  ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 3.635 ns                ;
; N/A   ; 231.21 MHz ( period = 4.325 ns )               ; count[6]  ; count[7]  ; Countclock ; Countclock ; None                        ; None                      ; 3.616 ns                ;
; N/A   ; 231.21 MHz ( period = 4.325 ns )               ; count[6]  ; count[8]  ; Countclock ; Countclock ; None                        ; None                      ; 3.616 ns                ;
; N/A   ; 231.21 MHz ( period = 4.325 ns )               ; count[6]  ; count[9]  ; Countclock ; Countclock ; None                        ; None                      ; 3.616 ns                ;
; N/A   ; 231.21 MHz ( period = 4.325 ns )               ; count[6]  ; count[10] ; Countclock ; Countclock ; None                        ; None                      ; 3.616 ns                ;
; N/A   ; 231.21 MHz ( period = 4.325 ns )               ; count[6]  ; count[11] ; Countclock ; Countclock ; None                        ; None                      ; 3.616 ns                ;
; N/A   ; 231.91 MHz ( period = 4.312 ns )               ; count[6]  ; count[12] ; Countclock ; Countclock ; None                        ; None                      ; 3.603 ns                ;
; N/A   ; 231.91 MHz ( period = 4.312 ns )               ; count[6]  ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 3.603 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; count[8]  ; count[12] ; Countclock ; Countclock ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; count[8]  ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns )               ; count[10] ; count[12] ; Countclock ; Countclock ; None                        ; None                      ; 3.480 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns )               ; count[10] ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 3.480 ns                ;
; N/A   ; 243.37 MHz ( period = 4.109 ns )               ; count[2]  ; count[6]  ; Countclock ; Countclock ; None                        ; None                      ; 3.400 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; count[9]  ; count[12] ; Countclock ; Countclock ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; count[9]  ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; count[1]  ; count[2]  ; Countclock ; Countclock ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; count[1]  ; count[3]  ; Countclock ; Countclock ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; count[1]  ; count[4]  ; Countclock ; Countclock ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; count[1]  ; count[5]  ; Countclock ; Countclock ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; count[1]  ; count[6]  ; Countclock ; Countclock ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; count[11] ; count[12] ; Countclock ; Countclock ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; count[11] ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 250.82 MHz ( period = 3.987 ns )               ; count[3]  ; count[6]  ; Countclock ; Countclock ; None                        ; None                      ; 3.278 ns                ;
; N/A   ; 250.88 MHz ( period = 3.986 ns )               ; count[2]  ; count[5]  ; Countclock ; Countclock ; None                        ; None                      ; 3.277 ns                ;
; N/A   ; 252.78 MHz ( period = 3.956 ns )               ; count[0]  ; count[2]  ; Countclock ; Countclock ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 252.78 MHz ( period = 3.956 ns )               ; count[0]  ; count[3]  ; Countclock ; Countclock ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 252.78 MHz ( period = 3.956 ns )               ; count[0]  ; count[4]  ; Countclock ; Countclock ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 252.78 MHz ( period = 3.956 ns )               ; count[0]  ; count[5]  ; Countclock ; Countclock ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 252.78 MHz ( period = 3.956 ns )               ; count[0]  ; count[6]  ; Countclock ; Countclock ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; 257.93 MHz ( period = 3.877 ns )               ; count[7]  ; count[11] ; Countclock ; Countclock ; None                        ; None                      ; 3.168 ns                ;
; N/A   ; 258.80 MHz ( period = 3.864 ns )               ; count[3]  ; count[5]  ; Countclock ; Countclock ; None                        ; None                      ; 3.155 ns                ;
; N/A   ; 258.87 MHz ( period = 3.863 ns )               ; count[2]  ; count[4]  ; Countclock ; Countclock ; None                        ; None                      ; 3.154 ns                ;
; N/A   ; 265.67 MHz ( period = 3.764 ns )               ; count[8]  ; count[11] ; Countclock ; Countclock ; None                        ; None                      ; 3.055 ns                ;
; N/A   ; 266.38 MHz ( period = 3.754 ns )               ; count[7]  ; count[10] ; Countclock ; Countclock ; None                        ; None                      ; 3.045 ns                ;
; N/A   ; 267.31 MHz ( period = 3.741 ns )               ; count[3]  ; count[4]  ; Countclock ; Countclock ; None                        ; None                      ; 3.032 ns                ;
; N/A   ; 267.38 MHz ( period = 3.740 ns )               ; count[2]  ; count[3]  ; Countclock ; Countclock ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; 267.38 MHz ( period = 3.740 ns )               ; count[12] ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; 268.67 MHz ( period = 3.722 ns )               ; count[5]  ; count[6]  ; Countclock ; Countclock ; None                        ; None                      ; 3.013 ns                ;
; N/A   ; 268.67 MHz ( period = 3.722 ns )               ; count[10] ; count[11] ; Countclock ; Countclock ; None                        ; None                      ; 3.013 ns                ;
; N/A   ; 273.97 MHz ( period = 3.650 ns )               ; count[4]  ; count[6]  ; Countclock ; Countclock ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; count[8]  ; count[10] ; Countclock ; Countclock ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; count[9]  ; count[11] ; Countclock ; Countclock ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 275.41 MHz ( period = 3.631 ns )               ; count[7]  ; count[9]  ; Countclock ; Countclock ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 283.53 MHz ( period = 3.527 ns )               ; count[4]  ; count[5]  ; Countclock ; Countclock ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; count[8]  ; count[9]  ; Countclock ; Countclock ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; count[9]  ; count[10] ; Countclock ; Countclock ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 285.06 MHz ( period = 3.508 ns )               ; count[7]  ; count[8]  ; Countclock ; Countclock ; None                        ; None                      ; 2.799 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[1]  ; count[1]  ; Countclock ; Countclock ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[3]  ; count[3]  ; Countclock ; Countclock ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[11] ; count[11] ; Countclock ; Countclock ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[13] ; count[13] ; Countclock ; Countclock ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[2]  ; count[2]  ; Countclock ; Countclock ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[12] ; count[12] ; Countclock ; Countclock ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[5]  ; count[5]  ; Countclock ; Countclock ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[10] ; count[10] ; Countclock ; Countclock ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[0]  ; count[1]  ; Countclock ; Countclock ; None                        ; None                      ; 1.987 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[4]  ; count[4]  ; Countclock ; Countclock ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[8]  ; count[8]  ; Countclock ; Countclock ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[9]  ; count[9]  ; Countclock ; Countclock ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[6]  ; count[6]  ; Countclock ; Countclock ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[7]  ; count[7]  ; Countclock ; Countclock ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[0]  ; count[0]  ; Countclock ; Countclock ; None                        ; None                      ; 1.770 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Level'                                                                                                                                                                                                     ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; EdgeToLevel:ToUpLevel|Si ; EdgeToLevel:ToUpLevel|Si ; Level      ; Level    ; None                        ; None                      ; 1.485 ns                ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'reset'                                                                                                                                                                                                     ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; EdgeToLevel:ToUpLevel|St ; EdgeToLevel:ToUpLevel|So ; reset      ; reset    ; None                        ; None                      ; 0.505 ns                ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'reset'                                                                                                                                                                                         ;
+------------------------------------------+--------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                     ; To                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; EdgeToLevel:ToUpLevel|St ; EdgeToLevel:ToUpLevel|So ; reset      ; reset    ; None                       ; None                       ; 0.505 ns                 ;
+------------------------------------------+--------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-----------+------------+
; Slack ; Required tsu ; Actual tsu ; From  ; To        ; To Clock   ;
+-------+--------------+------------+-------+-----------+------------+
; N/A   ; None         ; 3.211 ns   ; Level ; count[1]  ; Countclock ;
; N/A   ; None         ; 3.211 ns   ; Level ; count[2]  ; Countclock ;
; N/A   ; None         ; 3.211 ns   ; Level ; count[3]  ; Countclock ;
; N/A   ; None         ; 3.211 ns   ; Level ; count[4]  ; Countclock ;
; N/A   ; None         ; 3.211 ns   ; Level ; count[5]  ; Countclock ;
; N/A   ; None         ; 3.211 ns   ; Level ; count[6]  ; Countclock ;
; N/A   ; None         ; 2.769 ns   ; Level ; count[7]  ; Countclock ;
; N/A   ; None         ; 2.769 ns   ; Level ; count[8]  ; Countclock ;
; N/A   ; None         ; 2.769 ns   ; Level ; count[9]  ; Countclock ;
; N/A   ; None         ; 2.769 ns   ; Level ; count[10] ; Countclock ;
; N/A   ; None         ; 2.769 ns   ; Level ; count[11] ; Countclock ;
; N/A   ; None         ; 2.769 ns   ; Level ; count[12] ; Countclock ;
; N/A   ; None         ; 2.769 ns   ; Level ; count[13] ; Countclock ;
; N/A   ; None         ; 1.857 ns   ; Level ; count[0]  ; Countclock ;
+-------+--------------+------------+-------+-----------+------------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+-----------+------------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To         ; From Clock ;
+-------+--------------+------------+-----------+------------+------------+
; N/A   ; None         ; 10.891 ns  ; count[1]  ; output[1]  ; Countclock ;
; N/A   ; None         ; 10.450 ns  ; count[3]  ; output[3]  ; Countclock ;
; N/A   ; None         ; 9.800 ns   ; count[6]  ; output[6]  ; Countclock ;
; N/A   ; None         ; 9.690 ns   ; count[4]  ; output[4]  ; Countclock ;
; N/A   ; None         ; 9.258 ns   ; count[0]  ; output[0]  ; Countclock ;
; N/A   ; None         ; 9.224 ns   ; count[10] ; output[10] ; Countclock ;
; N/A   ; None         ; 9.081 ns   ; count[8]  ; output[8]  ; Countclock ;
; N/A   ; None         ; 9.044 ns   ; count[11] ; output[11] ; Countclock ;
; N/A   ; None         ; 8.779 ns   ; count[2]  ; output[2]  ; Countclock ;
; N/A   ; None         ; 8.638 ns   ; count[5]  ; output[5]  ; Countclock ;
; N/A   ; None         ; 8.567 ns   ; count[12] ; output[12] ; Countclock ;
; N/A   ; None         ; 8.553 ns   ; count[7]  ; output[7]  ; Countclock ;
; N/A   ; None         ; 8.410 ns   ; count[13] ; output[13] ; Countclock ;
; N/A   ; None         ; 8.403 ns   ; count[9]  ; output[9]  ; Countclock ;
+-------+--------------+------------+-----------+------------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-----------+------------+
; Minimum Slack ; Required th ; Actual th ; From  ; To        ; To Clock   ;
+---------------+-------------+-----------+-------+-----------+------------+
; N/A           ; None        ; -1.303 ns ; Level ; count[0]  ; Countclock ;
; N/A           ; None        ; -2.215 ns ; Level ; count[7]  ; Countclock ;
; N/A           ; None        ; -2.215 ns ; Level ; count[8]  ; Countclock ;
; N/A           ; None        ; -2.215 ns ; Level ; count[9]  ; Countclock ;
; N/A           ; None        ; -2.215 ns ; Level ; count[10] ; Countclock ;
; N/A           ; None        ; -2.215 ns ; Level ; count[11] ; Countclock ;
; N/A           ; None        ; -2.215 ns ; Level ; count[12] ; Countclock ;
; N/A           ; None        ; -2.215 ns ; Level ; count[13] ; Countclock ;
; N/A           ; None        ; -2.657 ns ; Level ; count[1]  ; Countclock ;
; N/A           ; None        ; -2.657 ns ; Level ; count[2]  ; Countclock ;
; N/A           ; None        ; -2.657 ns ; Level ; count[3]  ; Countclock ;
; N/A           ; None        ; -2.657 ns ; Level ; count[4]  ; Countclock ;
; N/A           ; None        ; -2.657 ns ; Level ; count[5]  ; Countclock ;
; N/A           ; None        ; -2.657 ns ; Level ; count[6]  ; Countclock ;
+---------------+-------------+-----------+-------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 31 17:04:36 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MeasureLevel -c MeasureLevel
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "EdgeToLevel:ToUpLevel|So" is a latch
    Warning: Node "EdgeToLevel:ToUpLevel|St" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Countclock" is an undefined clock
    Info: Assuming node "Level" is an undefined clock
    Info: Assuming node "reset" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: Clock "Countclock" has Internal fmax of 201.09 MHz between source register "count[2]" and destination register "count[7]" (period= 4.973 ns)
    Info: + Longest register to register delay is 4.264 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y6_N5; Fanout = 4; REG Node = 'count[2]'
        Info: 2: + IC(0.892 ns) + CELL(0.978 ns) = 1.870 ns; Loc. = LC_X1_Y6_N5; Fanout = 2; COMB Node = 'count[2]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.993 ns; Loc. = LC_X1_Y6_N6; Fanout = 2; COMB Node = 'count[3]~5'
        Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.116 ns; Loc. = LC_X1_Y6_N7; Fanout = 2; COMB Node = 'count[4]~7'
        Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.239 ns; Loc. = LC_X1_Y6_N8; Fanout = 2; COMB Node = 'count[5]~9'
        Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 2.638 ns; Loc. = LC_X1_Y6_N9; Fanout = 6; COMB Node = 'count[6]~11'
        Info: 7: + IC(0.000 ns) + CELL(1.626 ns) = 4.264 ns; Loc. = LC_X2_Y6_N0; Fanout = 4; REG Node = 'count[7]'
        Info: Total cell delay = 3.372 ns ( 79.08 % )
        Info: Total interconnect delay = 0.892 ns ( 20.92 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "Countclock" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'Countclock'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y6_N0; Fanout = 4; REG Node = 'count[7]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "Countclock" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'Countclock'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y6_N5; Fanout = 4; REG Node = 'count[2]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "Level" Internal fmax is restricted to 304.04 MHz between source register "EdgeToLevel:ToUpLevel|Si" and destination register "EdgeToLevel:ToUpLevel|Si"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.485 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y5_N2; Fanout = 3; REG Node = 'EdgeToLevel:ToUpLevel|Si'
            Info: 2: + IC(0.894 ns) + CELL(0.591 ns) = 1.485 ns; Loc. = LC_X2_Y5_N2; Fanout = 3; REG Node = 'EdgeToLevel:ToUpLevel|Si'
            Info: Total cell delay = 0.591 ns ( 39.80 % )
            Info: Total interconnect delay = 0.894 ns ( 60.20 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Level" to destination register is 4.463 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_22; Fanout = 15; CLK Node = 'Level'
                Info: 2: + IC(2.413 ns) + CELL(0.918 ns) = 4.463 ns; Loc. = LC_X2_Y5_N2; Fanout = 3; REG Node = 'EdgeToLevel:ToUpLevel|Si'
                Info: Total cell delay = 2.050 ns ( 45.93 % )
                Info: Total interconnect delay = 2.413 ns ( 54.07 % )
            Info: - Longest clock path from clock "Level" to source register is 4.463 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_22; Fanout = 15; CLK Node = 'Level'
                Info: 2: + IC(2.413 ns) + CELL(0.918 ns) = 4.463 ns; Loc. = LC_X2_Y5_N2; Fanout = 3; REG Node = 'EdgeToLevel:ToUpLevel|Si'
                Info: Total cell delay = 2.050 ns ( 45.93 % )
                Info: Total interconnect delay = 2.413 ns ( 54.07 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "reset" Internal fmax is restricted to 304.04 MHz between source register "EdgeToLevel:ToUpLevel|St" and destination register "EdgeToLevel:ToUpLevel|So"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.505 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y5_N5; Fanout = 1; REG Node = 'EdgeToLevel:ToUpLevel|St'
            Info: 2: + IC(0.305 ns) + CELL(0.200 ns) = 0.505 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; REG Node = 'EdgeToLevel:ToUpLevel|So'
            Info: Total cell delay = 0.200 ns ( 39.60 % )
            Info: Total interconnect delay = 0.305 ns ( 60.40 % )
        Info: - Smallest clock skew is 0.528 ns
            Info: + Shortest clock path from clock "reset" to destination register is 4.451 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 4; CLK Node = 'reset'
                Info: 2: + IC(2.548 ns) + CELL(0.740 ns) = 4.451 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; REG Node = 'EdgeToLevel:ToUpLevel|So'
                Info: Total cell delay = 1.903 ns ( 42.75 % )
                Info: Total interconnect delay = 2.548 ns ( 57.25 % )
            Info: - Longest clock path from clock "reset" to source register is 3.923 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 4; CLK Node = 'reset'
                Info: 2: + IC(2.560 ns) + CELL(0.200 ns) = 3.923 ns; Loc. = LC_X2_Y5_N5; Fanout = 1; REG Node = 'EdgeToLevel:ToUpLevel|St'
                Info: Total cell delay = 1.363 ns ( 34.74 % )
                Info: Total interconnect delay = 2.560 ns ( 65.26 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 2.015 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "reset" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "EdgeToLevel:ToUpLevel|St" and destination pin or register "EdgeToLevel:ToUpLevel|So" for clock "reset" (Hold time is 23 ps)
    Info: + Largest clock skew is 0.528 ns
        Info: + Longest clock path from clock "reset" to destination register is 4.451 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 4; CLK Node = 'reset'
            Info: 2: + IC(2.548 ns) + CELL(0.740 ns) = 4.451 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; REG Node = 'EdgeToLevel:ToUpLevel|So'
            Info: Total cell delay = 1.903 ns ( 42.75 % )
            Info: Total interconnect delay = 2.548 ns ( 57.25 % )
        Info: - Shortest clock path from clock "reset" to source register is 3.923 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 4; CLK Node = 'reset'
            Info: 2: + IC(2.560 ns) + CELL(0.200 ns) = 3.923 ns; Loc. = LC_X2_Y5_N5; Fanout = 1; REG Node = 'EdgeToLevel:ToUpLevel|St'
            Info: Total cell delay = 1.363 ns ( 34.74 % )
            Info: Total interconnect delay = 2.560 ns ( 65.26 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.505 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y5_N5; Fanout = 1; REG Node = 'EdgeToLevel:ToUpLevel|St'
        Info: 2: + IC(0.305 ns) + CELL(0.200 ns) = 0.505 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; REG Node = 'EdgeToLevel:ToUpLevel|So'
        Info: Total cell delay = 0.200 ns ( 39.60 % )
        Info: Total interconnect delay = 0.305 ns ( 60.40 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "count[1]" (data pin = "Level", clock pin = "Countclock") is 3.211 ns
    Info: + Longest pin to register delay is 6.697 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_22; Fanout = 15; CLK Node = 'Level'
        Info: 2: + IC(4.322 ns) + CELL(1.243 ns) = 6.697 ns; Loc. = LC_X1_Y6_N4; Fanout = 3; REG Node = 'count[1]'
        Info: Total cell delay = 2.375 ns ( 35.46 % )
        Info: Total interconnect delay = 4.322 ns ( 64.54 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "Countclock" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'Countclock'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y6_N4; Fanout = 3; REG Node = 'count[1]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "Countclock" to destination pin "output[1]" through register "count[1]" is 10.891 ns
    Info: + Longest clock path from clock "Countclock" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'Countclock'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y6_N4; Fanout = 3; REG Node = 'count[1]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 6.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y6_N4; Fanout = 3; REG Node = 'count[1]'
        Info: 2: + IC(4.374 ns) + CELL(2.322 ns) = 6.696 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'output[1]'
        Info: Total cell delay = 2.322 ns ( 34.68 % )
        Info: Total interconnect delay = 4.374 ns ( 65.32 % )
Info: th for register "count[0]" (data pin = "Level", clock pin = "Countclock") is -1.303 ns
    Info: + Longest clock path from clock "Countclock" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'Countclock'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y6_N0; Fanout = 4; REG Node = 'count[0]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.343 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_22; Fanout = 15; CLK Node = 'Level'
        Info: 2: + IC(3.620 ns) + CELL(0.591 ns) = 5.343 ns; Loc. = LC_X1_Y6_N0; Fanout = 4; REG Node = 'count[0]'
        Info: Total cell delay = 1.723 ns ( 32.25 % )
        Info: Total interconnect delay = 3.620 ns ( 67.75 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 229 megabytes
    Info: Processing ended: Tue Oct 31 17:04:36 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


