#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 26 10:36:17 2022
# Process ID: 56012
# Current directory: C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9268 C:\Users\dilsh\LAB10_New_New\LAB10_Dilshan_New\LAB10\LAB10.xpr
# Log file: C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/vivado.log
# Journal file: C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/dilsh/TB_Processor_behav.wcfg', nor could it be found using path 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/TB_Processor_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 854.121 ; gain = 129.570
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 26 11:27:23 2022...
ehavioral simulation in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/sim_1/AddSubUnitBit_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddSubUnitBit_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/AdderBit_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AdderBit_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Mux_2_to_1_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2way_3bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Mux_2way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2way_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Mux_8way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8way_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Register_bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/quad_tri_state_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quad_tri_state_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Processor/new/TB_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_3bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_4bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_tri_state_buffer [quad_tri_state_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8way_4bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSubUnitBit_4 [addsubunitbit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.AdderBit_3 [adderbit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:TB_Processor:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 896.934 ; gain = 15.586
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TB_Processor/UUT/Slow_Clk0/Clk_in}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TB_Processor/UUT/Slow_Clk0/Clk_out}} 
save_wave_config {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg}
add_files -fileset TB_Processor -norecurse C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg
set_property xsim.view {C:/Users/dilsh/TB_Processor_behav.wcfg C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg} [get_filesets TB_Processor]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Processor
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:TB_Processor:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Processor
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Processor/new/TB_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_3bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_4bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_tri_state_buffer [quad_tri_state_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8way_4bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSubUnitBit_4 [addsubunitbit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.AdderBit_3 [adderbit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:TB_Processor:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {TB_Processor_behav.wcfg}
TB_Processor_behav.wcfg
add_wave {{/TB_Processor/UUT/Instruction_Decoder0/Instruction_Bus}} 
save_wave_config {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Processor
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:TB_Processor:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {TB_Processor_behav.wcfg}
TB_Processor_behav.wcfg
add_wave {{/TB_Processor/UUT/Program_counter0/MemorySelect}} 
save_wave_config {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Processor
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:TB_Processor:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Processor
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_3bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_4bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_tri_state_buffer [quad_tri_state_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8way_4bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSubUnitBit_4 [addsubunitbit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.AdderBit_3 [adderbit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:TB_Processor:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 935.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Processor
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Processor/new/TB_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Processor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_3bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_4bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_tri_state_buffer [quad_tri_state_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8way_4bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSubUnitBit_4 [addsubunitbit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.AdderBit_3 [adderbit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:TB_Processor:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {TB_Processor_behav.wcfg}
TB_Processor_behav.wcfg
add_wave {{/TB_Processor/UUT/Register_bank0/R0}} 
current_wave_config {TB_Processor_behav.wcfg}
TB_Processor_behav.wcfg
add_wave {{/TB_Processor/UUT/Register_bank0/R1}} 
current_wave_config {TB_Processor_behav.wcfg}
TB_Processor_behav.wcfg
add_wave {{/TB_Processor/UUT/Register_bank0/R2}} 
current_wave_config {TB_Processor_behav.wcfg}
TB_Processor_behav.wcfg
add_wave {{/TB_Processor/UUT/Register_bank0/R3}} 
current_wave_config {TB_Processor_behav.wcfg}
TB_Processor_behav.wcfg
add_wave {{/TB_Processor/UUT/Register_bank0/R4}} 
current_wave_config {TB_Processor_behav.wcfg}
TB_Processor_behav.wcfg
add_wave {{/TB_Processor/UUT/Register_bank0/R5}} 
current_wave_config {TB_Processor_behav.wcfg}
TB_Processor_behav.wcfg
add_wave {{/TB_Processor/UUT/Register_bank0/R6}} 
current_wave_config {TB_Processor_behav.wcfg}
TB_Processor_behav.wcfg
add_wave {{/TB_Processor/UUT/Register_bank0/R7}} 
save_wave_config {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Processor
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:TB_Processor:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Processor
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_3bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_4bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_tri_state_buffer [quad_tri_state_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8way_4bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSubUnitBit_4 [addsubunitbit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.AdderBit_3 [adderbit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:TB_Processor:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {TB_Processor_behav.wcfg}
TB_Processor_behav.wcfg
add_wave {{/TB_Processor/UUT/AddSubUnitBit_40/A}} 
current_wave_config {TB_Processor_behav.wcfg}
TB_Processor_behav.wcfg
add_wave {{/TB_Processor/UUT/AddSubUnitBit_40/B}} 
save_wave_config {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Processor
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/dilsh/TB_Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:TB_Processor:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/dilsh/LAB10_New_New/LAB10_Dilshan_New/LAB10/TB_Processor_behav.wcfg
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 26 11:25:57 2022...
