Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jan 19 22:48:41 2022
| Host         : PC411-00 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file u2plus_timing_summary_routed.rpt -pb u2plus_timing_summary_routed.pb -rpx u2plus_timing_summary_routed.rpx -warn_on_violation
| Design       : u2plus
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                        1           
DPIR-1     Warning           Asynchronous driver check                                          49          
HPDR-1     Warning           Port pin direction inconsistency                                   1           
LUTAR-1    Warning           LUT drives async reset alert                                       1           
TIMING-9   Warning           Unknown CDC Logic                                                  1           
TIMING-18  Warning           Missing input or output delay                                      201         
TIMING-20  Warning           Non-clocked latch                                                  1           
TIMING-24  Warning           Overridden Max delay datapath only                                 6           
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint               7           
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (92)
6. checking no_output_delay (141)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u2p_c/sr_phy/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u2p_c/wb_rst_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 13 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (92)
-------------------------------
 There are 92 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (141)
---------------------------------
 There are 141 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.057        0.000                      0                53394        0.051        0.000                      0                53364        2.000        0.000                       0                 23139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
ADC_clkout_p        {0.000 5.000}        10.000          100.000         
CLK_FPGA_P          {0.000 5.000}        10.000          100.000         
  clk_div           {0.000 10.000}       20.000          50.000          
  dcm_out           {0.000 5.000}        10.000          100.000         
CLK_TO_MAC          {0.000 4.000}        8.000           125.000         
  CLK_TO_MAC_fbout  {0.000 4.000}        8.000           125.000         
  CLK_TO_RAM        {6.000 10.000}       8.000           125.000         
GMII_RX_CLK         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_clkout_p                                                                                                                                                          8.592        0.000                       0                    17  
CLK_FPGA_P                9.325        0.000                      0                   10        0.154        0.000                      0                   10        3.000        0.000                       0                    14  
  clk_div                11.673        0.000                      0                 6099        0.056        0.000                      0                 6099        9.232        0.000                       0                  2534  
  dcm_out                 3.057        0.000                      0                37536        0.051        0.000                      0                37536        4.232        0.000                       0                 19489  
CLK_TO_MAC                                                                                                                                                            2.000        0.000                       0                     1  
  CLK_TO_MAC_fbout        3.678        0.000                      0                 1071        0.089        0.000                      0                 1071        3.358        0.000                       0                   666  
  CLK_TO_RAM                                                                                                                                                          6.591        0.000                       0                     3  
GMII_RX_CLK               4.146        0.000                      0                  832        0.082        0.000                      0                  832        3.358        0.000                       0                   415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dcm_out       clk_div             6.360        0.000                      0                   36        0.103        0.000                      0                   32  
clk_div       dcm_out             3.202        0.000                      0                10408        0.132        0.000                      0                10404  
GMII_RX_CLK   dcm_out             7.331        0.000                      0                   11                                                                        
dcm_out       GMII_RX_CLK         9.188        0.000                      0                   11                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_TO_MAC_fbout   CLK_TO_MAC_fbout         5.561        0.000                      0                  130        0.306        0.000                      0                  130  
**async_default**  GMII_RX_CLK        GMII_RX_CLK              6.859        0.000                      0                   44        0.306        0.000                      0                   44  
**async_default**  clk_div            clk_div                 16.816        0.000                      0                  251        0.349        0.000                      0                  251  
**async_default**  dcm_out            dcm_out                  7.955        0.000                      0                  272        0.149        0.000                      0                  272  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_clkout_p
  To Clock:  ADC_clkout_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_clkout_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC_clkout_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2  gen_lvds_pins[0].IDDR_inst_i_1/I
Min Period  n/a     IDDR/C   n/a            1.070         10.000      8.930      ILOGIC_X1Y108  capture_ddrlvds/gen_lvds_pins[0].IDDR_inst/C
Min Period  n/a     IDDR/C   n/a            1.070         10.000      8.930      ILOGIC_X1Y144  capture_ddrlvds/gen_lvds_pins[10].IDDR_inst/C
Min Period  n/a     IDDR/C   n/a            1.070         10.000      8.930      ILOGIC_X1Y146  capture_ddrlvds/gen_lvds_pins[11].IDDR_inst/C
Min Period  n/a     IDDR/C   n/a            1.070         10.000      8.930      ILOGIC_X1Y148  capture_ddrlvds/gen_lvds_pins[12].IDDR_inst/C
Min Period  n/a     IDDR/C   n/a            1.070         10.000      8.930      ILOGIC_X1Y132  capture_ddrlvds/gen_lvds_pins[13].IDDR_inst/C
Min Period  n/a     IDDR/C   n/a            1.070         10.000      8.930      ILOGIC_X1Y138  capture_ddrlvds/gen_lvds_pins[14].IDDR_inst/C
Min Period  n/a     IDDR/C   n/a            1.070         10.000      8.930      ILOGIC_X1Y142  capture_ddrlvds/gen_lvds_pins[15].IDDR_inst/C
Min Period  n/a     IDDR/C   n/a            1.070         10.000      8.930      ILOGIC_X1Y122  capture_ddrlvds/gen_lvds_pins[1].IDDR_inst/C
Min Period  n/a     IDDR/C   n/a            1.070         10.000      8.930      ILOGIC_X1Y112  capture_ddrlvds/gen_lvds_pins[2].IDDR_inst/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_FPGA_P
  To Clock:  CLK_FPGA_P

Setup :            0  Failing Endpoints,  Worst Slack        9.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.325ns  (required time - arrival time)
  Source:                 clock_ready_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_ready_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_FPGA_P rise@10.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.223ns (35.903%)  route 0.398ns (64.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 13.780 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.215     4.137    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.223     4.360 r  clock_ready_d_reg[2]/Q
                         net (fo=2, routed)           0.398     4.758    p_0_in__0[3]
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                     10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.086    13.780    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[3]/C
                         clock pessimism              0.357    14.137    
                         clock uncertainty           -0.035    14.102    
    SLICE_X60Y133        FDRE (Setup_fdre_C_D)       -0.019    14.083    clock_ready_d_reg[3]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                  9.325    

Slack (MET) :             9.325ns  (required time - arrival time)
  Source:                 phy_ready_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phy_ready_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_FPGA_P rise@10.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.223ns (35.903%)  route 0.398ns (64.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 13.781 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.216     4.138    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.223     4.361 r  phy_ready_d_reg[2]/Q
                         net (fo=2, routed)           0.398     4.759    p_0_in__0__0[3]
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                     10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.087    13.781    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[3]/C
                         clock pessimism              0.357    14.138    
                         clock uncertainty           -0.035    14.103    
    SLICE_X60Y134        FDRE (Setup_fdre_C_D)       -0.019    14.084    phy_ready_d_reg[3]
  -------------------------------------------------------------------
                         required time                         14.084    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  9.325    

Slack (MET) :             9.410ns  (required time - arrival time)
  Source:                 clock_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_FPGA_P rise@10.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.223ns (41.655%)  route 0.312ns (58.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 13.780 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.215     4.137    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.223     4.360 r  clock_ready_d_reg[1]/Q
                         net (fo=2, routed)           0.312     4.672    p_0_in__0[2]
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                     10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.086    13.780    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[2]/C
                         clock pessimism              0.357    14.137    
                         clock uncertainty           -0.035    14.102    
    SLICE_X60Y133        FDRE (Setup_fdre_C_D)       -0.019    14.083    clock_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                  9.410    

Slack (MET) :             9.412ns  (required time - arrival time)
  Source:                 phy_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phy_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_FPGA_P rise@10.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.223ns (41.797%)  route 0.311ns (58.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 13.781 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.216     4.138    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.223     4.361 r  phy_ready_d_reg[1]/Q
                         net (fo=2, routed)           0.311     4.671    p_0_in__0__0[2]
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                     10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.087    13.781    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[2]/C
                         clock pessimism              0.357    14.138    
                         clock uncertainty           -0.035    14.103    
    SLICE_X60Y134        FDRE (Setup_fdre_C_D)       -0.019    14.084    phy_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         14.084    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  9.412    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 phy_ready_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phy_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_FPGA_P rise@10.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.223ns (42.069%)  route 0.307ns (57.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 13.781 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.216     4.138    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.223     4.361 r  phy_ready_d_reg[0]/Q
                         net (fo=2, routed)           0.307     4.668    p_0_in__0__0[1]
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                     10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.087    13.781    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[1]/C
                         clock pessimism              0.357    14.138    
                         clock uncertainty           -0.035    14.103    
    SLICE_X60Y134        FDRE (Setup_fdre_C_D)       -0.010    14.093    phy_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         14.093    
                         arrival time                          -4.668    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 clock_ready_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_FPGA_P rise@10.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.223ns (42.306%)  route 0.304ns (57.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 13.780 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.215     4.137    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.223     4.360 r  clock_ready_d_reg[0]/Q
                         net (fo=2, routed)           0.304     4.664    p_0_in__0[1]
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                     10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.086    13.780    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[1]/C
                         clock pessimism              0.357    14.137    
                         clock uncertainty           -0.035    14.102    
    SLICE_X60Y133        FDRE (Setup_fdre_C_D)       -0.010    14.092    clock_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         14.092    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.430ns  (required time - arrival time)
  Source:                 clock_ready_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_ready_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_FPGA_P rise@10.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.204ns (47.111%)  route 0.229ns (52.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 13.780 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.215     4.137    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.204     4.341 r  clock_ready_d_reg[4]/Q
                         net (fo=2, routed)           0.229     4.570    p_0_in__0[5]
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                     10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.086    13.780    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[5]/C
                         clock pessimism              0.357    14.137    
                         clock uncertainty           -0.035    14.102    
    SLICE_X60Y133        FDRE (Setup_fdre_C_D)       -0.102    14.000    clock_ready_d_reg[5]
  -------------------------------------------------------------------
                         required time                         14.000    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  9.430    

Slack (MET) :             9.430ns  (required time - arrival time)
  Source:                 phy_ready_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phy_ready_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_FPGA_P rise@10.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.204ns (47.178%)  route 0.228ns (52.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 13.781 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.216     4.138    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.204     4.342 r  phy_ready_d_reg[4]/Q
                         net (fo=2, routed)           0.228     4.570    p_0_in__0__0[5]
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                     10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.087    13.781    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[5]/C
                         clock pessimism              0.357    14.138    
                         clock uncertainty           -0.035    14.103    
    SLICE_X60Y134        FDRE (Setup_fdre_C_D)       -0.102    14.001    phy_ready_d_reg[5]
  -------------------------------------------------------------------
                         required time                         14.001    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  9.430    

Slack (MET) :             9.523ns  (required time - arrival time)
  Source:                 phy_ready_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phy_ready_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_FPGA_P rise@10.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.223ns (51.720%)  route 0.208ns (48.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 13.781 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.216     4.138    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.223     4.361 r  phy_ready_d_reg[3]/Q
                         net (fo=2, routed)           0.208     4.569    p_0_in__0__0[4]
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                     10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.087    13.781    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[4]/C
                         clock pessimism              0.357    14.138    
                         clock uncertainty           -0.035    14.103    
    SLICE_X60Y134        FDRE (Setup_fdre_C_D)       -0.010    14.093    phy_ready_d_reg[4]
  -------------------------------------------------------------------
                         required time                         14.093    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  9.523    

Slack (MET) :             9.533ns  (required time - arrival time)
  Source:                 clock_ready_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_ready_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_FPGA_P rise@10.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.223ns (52.889%)  route 0.199ns (47.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 13.780 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.215     4.137    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.223     4.360 r  clock_ready_d_reg[3]/Q
                         net (fo=2, routed)           0.199     4.559    p_0_in__0[4]
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                     10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.086    13.780    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[4]/C
                         clock pessimism              0.357    14.137    
                         clock uncertainty           -0.035    14.102    
    SLICE_X60Y133        FDRE (Setup_fdre_C_D)       -0.010    14.092    clock_ready_d_reg[4]
  -------------------------------------------------------------------
                         required time                         14.092    
                         arrival time                          -4.559    
  -------------------------------------------------------------------
                         slack                                  9.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clock_ready_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_ready_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_FPGA_P rise@0.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.841%)  route 0.101ns (50.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.537     1.818    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.100     1.918 r  clock_ready_d_reg[3]/Q
                         net (fo=2, routed)           0.101     2.019    p_0_in__0[4]
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.734     2.167    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[4]/C
                         clock pessimism             -0.349     1.818    
    SLICE_X60Y133        FDRE (Hold_fdre_C_D)         0.047     1.865    clock_ready_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 phy_ready_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phy_ready_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_FPGA_P rise@0.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.581%)  route 0.110ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.538     1.819    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.100     1.919 r  phy_ready_d_reg[3]/Q
                         net (fo=2, routed)           0.110     2.029    p_0_in__0__0[4]
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.735     2.168    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[4]/C
                         clock pessimism             -0.349     1.819    
    SLICE_X60Y134        FDRE (Hold_fdre_C_D)         0.047     1.866    phy_ready_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 phy_ready_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phy_ready_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_FPGA_P rise@0.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.303%)  route 0.114ns (55.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.538     1.819    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.091     1.910 r  phy_ready_d_reg[4]/Q
                         net (fo=2, routed)           0.114     2.024    p_0_in__0__0[5]
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.735     2.168    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[5]/C
                         clock pessimism             -0.349     1.819    
    SLICE_X60Y134        FDRE (Hold_fdre_C_D)         0.006     1.825    phy_ready_d_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_ready_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_ready_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_FPGA_P rise@0.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.091ns (44.171%)  route 0.115ns (55.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.537     1.818    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.091     1.909 r  clock_ready_d_reg[4]/Q
                         net (fo=2, routed)           0.115     2.024    p_0_in__0[5]
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.734     2.167    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[5]/C
                         clock pessimism             -0.349     1.818    
    SLICE_X60Y133        FDRE (Hold_fdre_C_D)         0.006     1.824    clock_ready_d_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 phy_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phy_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_FPGA_P rise@0.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.982%)  route 0.157ns (61.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.538     1.819    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.100     1.919 r  phy_ready_d_reg[1]/Q
                         net (fo=2, routed)           0.157     2.076    p_0_in__0__0[2]
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.735     2.168    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[2]/C
                         clock pessimism             -0.349     1.819    
    SLICE_X60Y134        FDRE (Hold_fdre_C_D)         0.041     1.860    phy_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 clock_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_FPGA_P rise@0.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.707%)  route 0.158ns (61.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.537     1.818    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.100     1.918 r  clock_ready_d_reg[1]/Q
                         net (fo=2, routed)           0.158     2.076    p_0_in__0[2]
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.734     2.167    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[2]/C
                         clock pessimism             -0.349     1.818    
    SLICE_X60Y133        FDRE (Hold_fdre_C_D)         0.041     1.859    clock_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clock_ready_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_FPGA_P rise@0.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.894%)  route 0.157ns (61.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.537     1.818    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.100     1.918 r  clock_ready_d_reg[0]/Q
                         net (fo=2, routed)           0.157     2.075    p_0_in__0[1]
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.734     2.167    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[1]/C
                         clock pessimism             -0.349     1.818    
    SLICE_X60Y133        FDRE (Hold_fdre_C_D)         0.032     1.850    clock_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 phy_ready_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phy_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_FPGA_P rise@0.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.449%)  route 0.160ns (61.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.538     1.819    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.100     1.919 r  phy_ready_d_reg[0]/Q
                         net (fo=2, routed)           0.160     2.079    p_0_in__0__0[1]
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.735     2.168    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[1]/C
                         clock pessimism             -0.349     1.819    
    SLICE_X60Y134        FDRE (Hold_fdre_C_D)         0.032     1.851    phy_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 phy_ready_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phy_ready_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_FPGA_P rise@0.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.246%)  route 0.210ns (67.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.538     1.819    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.100     1.919 r  phy_ready_d_reg[2]/Q
                         net (fo=2, routed)           0.210     2.129    p_0_in__0__0[3]
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.735     2.168    clk_fpga_BUFG
    SLICE_X60Y134        FDRE                                         r  phy_ready_d_reg[3]/C
                         clock pessimism             -0.349     1.819    
    SLICE_X60Y134        FDRE (Hold_fdre_C_D)         0.043     1.862    phy_ready_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_ready_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_ready_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_FPGA_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_FPGA_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_FPGA_P rise@0.000ns - CLK_FPGA_P rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.246%)  route 0.210ns (67.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.537     1.818    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.100     1.918 r  clock_ready_d_reg[2]/Q
                         net (fo=2, routed)           0.210     2.128    p_0_in__0[3]
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_FPGA_P rise edge)
                                                      0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.734     2.167    clk_fpga_BUFG
    SLICE_X60Y133        FDRE                                         r  clock_ready_d_reg[3]/C
                         clock pessimism             -0.349     1.818    
    SLICE_X60Y133        FDRE (Hold_fdre_C_D)         0.043     1.861    clock_ready_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_FPGA_P
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_FPGA_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.408         10.000      8.591      BUFGCTRL_X0Y7   clk_fpga_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y0  PLLE2_ADV_INST1/CLKIN1
Min Period        n/a     FDRE/C            n/a            0.750         10.000      9.250      SLICE_X60Y133   clock_ready_d_reg[4]/C
Min Period        n/a     FDRE/C            n/a            0.750         10.000      9.250      SLICE_X60Y133   clock_ready_d_reg[5]/C
Min Period        n/a     FDRE/C            n/a            0.750         10.000      9.250      SLICE_X60Y134   phy_ready_d_reg[4]/C
Min Period        n/a     FDRE/C            n/a            0.750         10.000      9.250      SLICE_X60Y134   phy_ready_d_reg[5]/C
Min Period        n/a     FDRE/C            n/a            0.700         10.000      9.300      SLICE_X60Y133   clock_ready_d_reg[0]/C
Min Period        n/a     FDRE/C            n/a            0.700         10.000      9.300      SLICE_X60Y133   clock_ready_d_reg[1]/C
Min Period        n/a     FDRE/C            n/a            0.700         10.000      9.300      SLICE_X60Y133   clock_ready_d_reg[2]/C
Min Period        n/a     FDRE/C            n/a            0.700         10.000      9.300      SLICE_X60Y133   clock_ready_d_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV_INST1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV_INST1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV_INST1/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.400         5.000       4.600      SLICE_X60Y133   clock_ready_d_reg[4]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.400         5.000       4.600      SLICE_X60Y133   clock_ready_d_reg[4]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.400         5.000       4.600      SLICE_X60Y133   clock_ready_d_reg[5]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.400         5.000       4.600      SLICE_X60Y133   clock_ready_d_reg[5]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.400         5.000       4.600      SLICE_X60Y134   phy_ready_d_reg[4]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.400         5.000       4.600      SLICE_X60Y134   phy_ready_d_reg[4]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.400         5.000       4.600      SLICE_X60Y134   phy_ready_d_reg[5]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.400         5.000       4.600      SLICE_X60Y134   phy_ready_d_reg[5]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV_INST1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV_INST1/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.350         5.000       4.650      SLICE_X60Y133   clock_ready_d_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.350         5.000       4.650      SLICE_X60Y133   clock_ready_d_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.350         5.000       4.650      SLICE_X60Y133   clock_ready_d_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.350         5.000       4.650      SLICE_X60Y133   clock_ready_d_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.350         5.000       4.650      SLICE_X60Y133   clock_ready_d_reg[2]/C
High Pulse Width  Fast    FDRE/C            n/a            0.350         5.000       4.650      SLICE_X60Y133   clock_ready_d_reg[2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.350         5.000       4.650      SLICE_X60Y133   clock_ready_d_reg[3]/C
High Pulse Width  Fast    FDRE/C            n/a            0.350         5.000       4.650      SLICE_X60Y133   clock_ready_d_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack       11.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.673ns  (required time - arrival time)
  Source:                 u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/flash_spi/shift/data_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 0.642ns (7.953%)  route 7.430ns (92.047%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 23.798 - 20.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.330     4.252    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X3Y155         FDCE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y155         FDCE (Prop_fdce_C_Q)         0.223     4.475 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/Q
                         net (fo=61, routed)          1.397     5.872    u2p_c/zpu_top0/zpu_system0/my_zpu_core/cpu_adr[15]
    SLICE_X20Y164        LUT4 (Prop_lut4_I2_O)        0.053     5.925 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_ack_o_i_2/O
                         net (fo=36, routed)          1.546     7.471    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_ack_o_i_2_n_0
    SLICE_X38Y161        LUT5 (Prop_lut5_I4_O)        0.138     7.609 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/data[127]_i_5/O
                         net (fo=136, routed)         1.974     9.582    u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[4]_2
    SLICE_X18Y164        LUT4 (Prop_lut4_I3_O)        0.051     9.633 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/data[95]_i_5/O
                         net (fo=32, routed)          2.159    11.792    u2p_c/flash_spi/shift/data_reg[79]_0
    SLICE_X36Y149        LUT6 (Prop_lut6_I5_O)        0.134    11.926 r  u2p_c/flash_spi/shift/data[85]_i_2/O
                         net (fo=1, routed)           0.355    12.281    u2p_c/flash_spi/shift/data[85]_i_2_n_0
    SLICE_X36Y149        LUT5 (Prop_lut5_I3_O)        0.043    12.324 r  u2p_c/flash_spi/shift/data[85]_i_1/O
                         net (fo=1, routed)           0.000    12.324    u2p_c/flash_spi/shift/data[85]_i_1_n_0
    SLICE_X36Y149        FDRE                                         r  u2p_c/flash_spi/shift/data_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.104    23.798    u2p_c/flash_spi/shift/wb_clk
    SLICE_X36Y149        FDRE                                         r  u2p_c/flash_spi/shift/data_reg[85]/C
                         clock pessimism              0.228    24.026    
                         clock uncertainty           -0.061    23.964    
    SLICE_X36Y149        FDRE (Setup_fdre_C_D)        0.033    23.997    u2p_c/flash_spi/shift/data_reg[85]
  -------------------------------------------------------------------
                         required time                         23.997    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                 11.673    

Slack (MET) :             11.737ns  (required time - arrival time)
  Source:                 u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/flash_spi/shift/data_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 0.642ns (7.939%)  route 7.444ns (92.061%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 23.782 - 20.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.330     4.252    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X3Y155         FDCE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y155         FDCE (Prop_fdce_C_Q)         0.223     4.475 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/Q
                         net (fo=61, routed)          1.397     5.872    u2p_c/zpu_top0/zpu_system0/my_zpu_core/cpu_adr[15]
    SLICE_X20Y164        LUT4 (Prop_lut4_I2_O)        0.053     5.925 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_ack_o_i_2/O
                         net (fo=36, routed)          1.546     7.471    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_ack_o_i_2_n_0
    SLICE_X38Y161        LUT5 (Prop_lut5_I4_O)        0.138     7.609 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/data[127]_i_5/O
                         net (fo=136, routed)         1.974     9.582    u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[4]_2
    SLICE_X18Y164        LUT4 (Prop_lut4_I3_O)        0.051     9.633 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/data[95]_i_5/O
                         net (fo=32, routed)          2.288    11.921    u2p_c/flash_spi/shift/data_reg[79]_0
    SLICE_X37Y155        LUT6 (Prop_lut6_I5_O)        0.134    12.055 r  u2p_c/flash_spi/shift/data[95]_i_3/O
                         net (fo=1, routed)           0.240    12.295    u2p_c/flash_spi/shift/data[95]_i_3_n_0
    SLICE_X37Y155        LUT5 (Prop_lut5_I3_O)        0.043    12.338 r  u2p_c/flash_spi/shift/data[95]_i_1/O
                         net (fo=1, routed)           0.000    12.338    u2p_c/flash_spi/shift/data[95]_i_1_n_0
    SLICE_X37Y155        FDRE                                         r  u2p_c/flash_spi/shift/data_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.088    23.782    u2p_c/flash_spi/shift/wb_clk
    SLICE_X37Y155        FDRE                                         r  u2p_c/flash_spi/shift/data_reg[95]/C
                         clock pessimism              0.321    24.103    
                         clock uncertainty           -0.061    24.041    
    SLICE_X37Y155        FDRE (Setup_fdre_C_D)        0.034    24.075    u2p_c/flash_spi/shift/data_reg[95]
  -------------------------------------------------------------------
                         required time                         24.075    
                         arrival time                         -12.338    
  -------------------------------------------------------------------
                         slack                                 11.737    

Slack (MET) :             11.763ns  (required time - arrival time)
  Source:                 u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/flash_spi/shift/data_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 0.642ns (7.966%)  route 7.418ns (92.034%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 23.782 - 20.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.330     4.252    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X3Y155         FDCE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y155         FDCE (Prop_fdce_C_Q)         0.223     4.475 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/Q
                         net (fo=61, routed)          1.397     5.872    u2p_c/zpu_top0/zpu_system0/my_zpu_core/cpu_adr[15]
    SLICE_X20Y164        LUT4 (Prop_lut4_I2_O)        0.053     5.925 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_ack_o_i_2/O
                         net (fo=36, routed)          1.546     7.471    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_ack_o_i_2_n_0
    SLICE_X38Y161        LUT5 (Prop_lut5_I4_O)        0.138     7.609 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/data[127]_i_5/O
                         net (fo=136, routed)         1.974     9.582    u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[4]_2
    SLICE_X18Y164        LUT4 (Prop_lut4_I3_O)        0.051     9.633 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/data[95]_i_5/O
                         net (fo=32, routed)          2.147    11.780    u2p_c/flash_spi/shift/data_reg[79]_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I5_O)        0.134    11.914 r  u2p_c/flash_spi/shift/data[94]_i_2/O
                         net (fo=1, routed)           0.355    12.269    u2p_c/flash_spi/shift/data[94]_i_2_n_0
    SLICE_X37Y151        LUT5 (Prop_lut5_I3_O)        0.043    12.312 r  u2p_c/flash_spi/shift/data[94]_i_1/O
                         net (fo=1, routed)           0.000    12.312    u2p_c/flash_spi/shift/data[94]_i_1_n_0
    SLICE_X37Y151        FDRE                                         r  u2p_c/flash_spi/shift/data_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.088    23.782    u2p_c/flash_spi/shift/wb_clk
    SLICE_X37Y151        FDRE                                         r  u2p_c/flash_spi/shift/data_reg[94]/C
                         clock pessimism              0.321    24.103    
                         clock uncertainty           -0.061    24.041    
    SLICE_X37Y151        FDRE (Setup_fdre_C_D)        0.033    24.074    u2p_c/flash_spi/shift/data_reg[94]
  -------------------------------------------------------------------
                         required time                         24.074    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                 11.763    

Slack (MET) :             11.809ns  (required time - arrival time)
  Source:                 u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/flash_spi/shift/data_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        8.015ns  (logic 0.642ns (8.010%)  route 7.373ns (91.990%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 23.782 - 20.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.330     4.252    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X3Y155         FDCE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y155         FDCE (Prop_fdce_C_Q)         0.223     4.475 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/Q
                         net (fo=61, routed)          1.397     5.872    u2p_c/zpu_top0/zpu_system0/my_zpu_core/cpu_adr[15]
    SLICE_X20Y164        LUT4 (Prop_lut4_I2_O)        0.053     5.925 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_ack_o_i_2/O
                         net (fo=36, routed)          1.546     7.471    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_ack_o_i_2_n_0
    SLICE_X38Y161        LUT5 (Prop_lut5_I4_O)        0.138     7.609 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/data[127]_i_5/O
                         net (fo=136, routed)         1.974     9.582    u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[4]_2
    SLICE_X18Y164        LUT4 (Prop_lut4_I3_O)        0.051     9.633 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/data[95]_i_5/O
                         net (fo=32, routed)          2.352    11.985    u2p_c/flash_spi/shift/data_reg[79]_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I5_O)        0.134    12.119 r  u2p_c/flash_spi/shift/data[93]_i_2/O
                         net (fo=1, routed)           0.105    12.224    u2p_c/flash_spi/shift/data[93]_i_2_n_0
    SLICE_X36Y152        LUT5 (Prop_lut5_I3_O)        0.043    12.267 r  u2p_c/flash_spi/shift/data[93]_i_1/O
                         net (fo=1, routed)           0.000    12.267    u2p_c/flash_spi/shift/data[93]_i_1_n_0
    SLICE_X36Y152        FDRE                                         r  u2p_c/flash_spi/shift/data_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.088    23.782    u2p_c/flash_spi/shift/wb_clk
    SLICE_X36Y152        FDRE                                         r  u2p_c/flash_spi/shift/data_reg[93]/C
                         clock pessimism              0.321    24.103    
                         clock uncertainty           -0.061    24.041    
    SLICE_X36Y152        FDRE (Setup_fdre_C_D)        0.034    24.075    u2p_c/flash_spi/shift/data_reg[93]
  -------------------------------------------------------------------
                         required time                         24.075    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                 11.809    

Slack (MET) :             11.838ns  (required time - arrival time)
  Source:                 u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/flash_spi/shift/data_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 0.642ns (8.118%)  route 7.266ns (91.882%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 23.798 - 20.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.330     4.252    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X3Y155         FDCE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y155         FDCE (Prop_fdce_C_Q)         0.223     4.475 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/Q
                         net (fo=61, routed)          1.397     5.872    u2p_c/zpu_top0/zpu_system0/my_zpu_core/cpu_adr[15]
    SLICE_X20Y164        LUT4 (Prop_lut4_I2_O)        0.053     5.925 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_ack_o_i_2/O
                         net (fo=36, routed)          1.546     7.471    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_ack_o_i_2_n_0
    SLICE_X38Y161        LUT5 (Prop_lut5_I4_O)        0.138     7.609 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/data[127]_i_5/O
                         net (fo=136, routed)         1.974     9.582    u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[4]_2
    SLICE_X18Y164        LUT4 (Prop_lut4_I3_O)        0.051     9.633 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/data[95]_i_5/O
                         net (fo=32, routed)          2.245    11.878    u2p_c/flash_spi/shift/data_reg[79]_0
    SLICE_X36Y149        LUT6 (Prop_lut6_I5_O)        0.134    12.012 r  u2p_c/flash_spi/shift/data[84]_i_2/O
                         net (fo=1, routed)           0.105    12.117    u2p_c/flash_spi/shift/data[84]_i_2_n_0
    SLICE_X36Y149        LUT5 (Prop_lut5_I3_O)        0.043    12.160 r  u2p_c/flash_spi/shift/data[84]_i_1/O
                         net (fo=1, routed)           0.000    12.160    u2p_c/flash_spi/shift/data[84]_i_1_n_0
    SLICE_X36Y149        FDRE                                         r  u2p_c/flash_spi/shift/data_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.104    23.798    u2p_c/flash_spi/shift/wb_clk
    SLICE_X36Y149        FDRE                                         r  u2p_c/flash_spi/shift/data_reg[84]/C
                         clock pessimism              0.228    24.026    
                         clock uncertainty           -0.061    23.964    
    SLICE_X36Y149        FDRE (Setup_fdre_C_D)        0.034    23.998    u2p_c/flash_spi/shift/data_reg[84]
  -------------------------------------------------------------------
                         required time                         23.998    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                 11.838    

Slack (MET) :             12.016ns  (required time - arrival time)
  Source:                 u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/flash_spi/shift/data_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 0.642ns (8.223%)  route 7.166ns (91.777%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 23.782 - 20.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.330     4.252    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X3Y155         FDCE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y155         FDCE (Prop_fdce_C_Q)         0.223     4.475 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[15]/Q
                         net (fo=61, routed)          1.397     5.872    u2p_c/zpu_top0/zpu_system0/my_zpu_core/cpu_adr[15]
    SLICE_X20Y164        LUT4 (Prop_lut4_I2_O)        0.053     5.925 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_ack_o_i_2/O
                         net (fo=36, routed)          1.546     7.471    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_ack_o_i_2_n_0
    SLICE_X38Y161        LUT5 (Prop_lut5_I4_O)        0.138     7.609 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/data[127]_i_5/O
                         net (fo=136, routed)         1.974     9.582    u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[4]_2
    SLICE_X18Y164        LUT4 (Prop_lut4_I3_O)        0.051     9.633 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/data[95]_i_5/O
                         net (fo=32, routed)          2.149    11.782    u2p_c/flash_spi/shift/data_reg[79]_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I5_O)        0.134    11.916 r  u2p_c/flash_spi/shift/data[92]_i_2/O
                         net (fo=1, routed)           0.101    12.017    u2p_c/flash_spi/shift/data[92]_i_2_n_0
    SLICE_X37Y151        LUT5 (Prop_lut5_I3_O)        0.043    12.060 r  u2p_c/flash_spi/shift/data[92]_i_1/O
                         net (fo=1, routed)           0.000    12.060    u2p_c/flash_spi/shift/data[92]_i_1_n_0
    SLICE_X37Y151        FDRE                                         r  u2p_c/flash_spi/shift/data_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.088    23.782    u2p_c/flash_spi/shift/wb_clk
    SLICE_X37Y151        FDRE                                         r  u2p_c/flash_spi/shift/data_reg[92]/C
                         clock pessimism              0.321    24.103    
                         clock uncertainty           -0.061    24.041    
    SLICE_X37Y151        FDRE (Setup_fdre_C_D)        0.034    24.075    u2p_c/flash_spi/shift/data_reg[92]
  -------------------------------------------------------------------
                         required time                         24.075    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                 12.016    

Slack (MET) :             12.154ns  (required time - arrival time)
  Source:                 u2p_c/cpu_bldr_ctrl_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 1.264ns (16.162%)  route 6.557ns (83.838%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 23.829 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/cpu_bldr_ctrl_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/cpu_bldr_ctrl_state_reg/Q
                         net (fo=41, routed)          1.463     5.833    u2p_c/zpu_top0/zpu_system0/my_zpu_core/cpu_bldr_ctrl_state
    SLICE_X19Y155        LUT3 (Prop_lut3_I2_O)        0.051     5.884 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_12/O
                         net (fo=7, routed)           0.936     6.821    u2p_c/zpu_top0/zpu_system0/my_zpu_core/ssel_dec_0
    SLICE_X20Y164        LUT5 (Prop_lut5_I1_O)        0.141     6.962 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_15/O
                         net (fo=1, routed)           0.372     7.334    u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_15_n_0
    SLICE_X20Y164        LUT6 (Prop_lut6_I0_O)        0.043     7.377 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_9/O
                         net (fo=33, routed)          1.104     8.481    u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_9_n_0
    SLICE_X18Y150        LUT4 (Prop_lut4_I0_O)        0.051     8.532 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_5/O
                         net (fo=32, routed)          0.757     9.289    u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_5_n_0
    SLICE_X17Y159        LUT6 (Prop_lut6_I0_O)        0.134     9.423 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[8]_i_1/O
                         net (fo=7, routed)           0.462     9.885    u2p_c/zpu_top0/zpu_system0/my_zpu_core/m0_dat_o[8]
    SLICE_X11Y155        LUT2 (Prop_lut2_I1_O)        0.043     9.928 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[11]_i_22/O
                         net (fo=1, routed)           0.000     9.928    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[11]_i_22_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.187 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.187    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[11]_i_10_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.298 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.521    10.819    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[15]_i_5_n_5
    SLICE_X4Y158         LUT6 (Prop_lut6_I5_O)        0.122    10.941 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[14]_i_3/O
                         net (fo=1, routed)           0.581    11.522    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[14]_i_3_n_0
    SLICE_X17Y158        LUT5 (Prop_lut5_I2_O)        0.043    11.565 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[14]_i_2/O
                         net (fo=1, routed)           0.360    11.925    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[14]_i_2_n_0
    SLICE_X17Y155        LUT5 (Prop_lut5_I4_O)        0.043    11.968 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[14]_i_1/O
                         net (fo=1, routed)           0.000    11.968    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[14]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.135    23.829    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X17Y155        FDRE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[14]/C
                         clock pessimism              0.321    24.150    
                         clock uncertainty           -0.061    24.088    
    SLICE_X17Y155        FDRE (Setup_fdre_C_D)        0.033    24.121    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[14]
  -------------------------------------------------------------------
                         required time                         24.121    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                 12.154    

Slack (MET) :             12.181ns  (required time - arrival time)
  Source:                 u2p_c/cpu_bldr_ctrl_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 1.266ns (16.243%)  route 6.528ns (83.757%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 23.830 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/cpu_bldr_ctrl_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/cpu_bldr_ctrl_state_reg/Q
                         net (fo=41, routed)          1.463     5.833    u2p_c/zpu_top0/zpu_system0/my_zpu_core/cpu_bldr_ctrl_state
    SLICE_X19Y155        LUT3 (Prop_lut3_I2_O)        0.051     5.884 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_12/O
                         net (fo=7, routed)           0.936     6.821    u2p_c/zpu_top0/zpu_system0/my_zpu_core/ssel_dec_0
    SLICE_X20Y164        LUT5 (Prop_lut5_I1_O)        0.141     6.962 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_15/O
                         net (fo=1, routed)           0.372     7.334    u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_15_n_0
    SLICE_X20Y164        LUT6 (Prop_lut6_I0_O)        0.043     7.377 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_9/O
                         net (fo=33, routed)          1.104     8.481    u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_9_n_0
    SLICE_X18Y150        LUT4 (Prop_lut4_I0_O)        0.051     8.532 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_5/O
                         net (fo=32, routed)          0.757     9.289    u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_5_n_0
    SLICE_X17Y159        LUT6 (Prop_lut6_I0_O)        0.134     9.423 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[8]_i_1/O
                         net (fo=7, routed)           0.462     9.885    u2p_c/zpu_top0/zpu_system0/my_zpu_core/m0_dat_o[8]
    SLICE_X11Y155        LUT2 (Prop_lut2_I1_O)        0.043     9.928 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[11]_i_22/O
                         net (fo=1, routed)           0.000     9.928    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[11]_i_22_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.187 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.187    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[11]_i_10_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.298 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.585    10.883    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[15]_i_5_n_7
    SLICE_X7Y156         LUT6 (Prop_lut6_I5_O)        0.124    11.007 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[12]_i_3/O
                         net (fo=1, routed)           0.440    11.447    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[12]_i_3_n_0
    SLICE_X13Y154        LUT5 (Prop_lut5_I2_O)        0.043    11.490 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[12]_i_2/O
                         net (fo=1, routed)           0.408    11.898    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[12]_i_2_n_0
    SLICE_X15Y154        LUT5 (Prop_lut5_I4_O)        0.043    11.941 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[12]_i_1/O
                         net (fo=1, routed)           0.000    11.941    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[12]_i_1_n_0
    SLICE_X15Y154        FDRE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.136    23.830    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X15Y154        FDRE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[12]/C
                         clock pessimism              0.321    24.151    
                         clock uncertainty           -0.061    24.089    
    SLICE_X15Y154        FDRE (Setup_fdre_C_D)        0.033    24.122    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[12]
  -------------------------------------------------------------------
                         required time                         24.122    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                 12.181    

Slack (MET) :             12.243ns  (required time - arrival time)
  Source:                 u2p_c/cpu_bldr_ctrl_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 1.414ns (18.290%)  route 6.317ns (81.710%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 23.828 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/cpu_bldr_ctrl_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/cpu_bldr_ctrl_state_reg/Q
                         net (fo=41, routed)          1.463     5.833    u2p_c/zpu_top0/zpu_system0/my_zpu_core/cpu_bldr_ctrl_state
    SLICE_X19Y155        LUT3 (Prop_lut3_I2_O)        0.051     5.884 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_12/O
                         net (fo=7, routed)           0.936     6.821    u2p_c/zpu_top0/zpu_system0/my_zpu_core/ssel_dec_0
    SLICE_X20Y164        LUT5 (Prop_lut5_I1_O)        0.141     6.962 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_15/O
                         net (fo=1, routed)           0.372     7.334    u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_15_n_0
    SLICE_X20Y164        LUT6 (Prop_lut6_I0_O)        0.043     7.377 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_9/O
                         net (fo=33, routed)          1.104     8.481    u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_9_n_0
    SLICE_X18Y150        LUT4 (Prop_lut4_I0_O)        0.051     8.532 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_5/O
                         net (fo=32, routed)          0.726     9.257    u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_5_n_0
    SLICE_X16Y160        LUT6 (Prop_lut6_I0_O)        0.134     9.391 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[13]_i_1/O
                         net (fo=7, routed)           0.560     9.951    u2p_c/zpu_top0/zpu_system0/my_zpu_core/m0_dat_o[13]
    SLICE_X11Y156        LUT2 (Prop_lut2_I1_O)        0.043     9.994 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[15]_i_12/O
                         net (fo=1, routed)           0.000     9.994    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[15]_i_12_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.261 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.261    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[15]_i_5_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.314 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.314    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[19]_i_5_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.367 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.367    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[23]_i_5_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.516 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[27]_i_5/O[3]
                         net (fo=1, routed)           0.349    10.865    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[27]_i_5_n_4
    SLICE_X6Y159         LUT5 (Prop_lut5_I2_O)        0.120    10.985 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[27]_i_3/O
                         net (fo=1, routed)           0.244    11.229    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[27]_i_3_n_0
    SLICE_X6Y159         LUT5 (Prop_lut5_I2_O)        0.043    11.272 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[27]_i_2/O
                         net (fo=1, routed)           0.563    11.835    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[27]_i_2_n_0
    SLICE_X15Y158        LUT5 (Prop_lut5_I4_O)        0.043    11.878 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[27]_i_1/O
                         net (fo=1, routed)           0.000    11.878    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[27]_i_1_n_0
    SLICE_X15Y158        FDRE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.134    23.828    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X15Y158        FDRE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[27]/C
                         clock pessimism              0.321    24.149    
                         clock uncertainty           -0.061    24.087    
    SLICE_X15Y158        FDRE (Setup_fdre_C_D)        0.034    24.121    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[27]
  -------------------------------------------------------------------
                         required time                         24.121    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                 12.243    

Slack (MET) :             12.246ns  (required time - arrival time)
  Source:                 u2p_c/cpu_bldr_ctrl_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        7.727ns  (logic 1.693ns (21.910%)  route 6.034ns (78.090%))
  Logic Levels:           14  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 23.826 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/cpu_bldr_ctrl_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/cpu_bldr_ctrl_state_reg/Q
                         net (fo=41, routed)          1.463     5.833    u2p_c/zpu_top0/zpu_system0/my_zpu_core/cpu_bldr_ctrl_state
    SLICE_X19Y155        LUT3 (Prop_lut3_I2_O)        0.051     5.884 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_12/O
                         net (fo=7, routed)           0.936     6.821    u2p_c/zpu_top0/zpu_system0/my_zpu_core/ssel_dec_0
    SLICE_X20Y164        LUT5 (Prop_lut5_I1_O)        0.141     6.962 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_15/O
                         net (fo=1, routed)           0.372     7.334    u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_15_n_0
    SLICE_X20Y164        LUT6 (Prop_lut6_I0_O)        0.043     7.377 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_9/O
                         net (fo=33, routed)          1.104     8.481    u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_9_n_0
    SLICE_X18Y150        LUT4 (Prop_lut4_I0_O)        0.051     8.532 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_5/O
                         net (fo=32, routed)          0.726     9.257    u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[31]_i_5_n_0
    SLICE_X16Y160        LUT6 (Prop_lut6_I0_O)        0.134     9.391 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord[13]_i_1/O
                         net (fo=7, routed)           0.560     9.951    u2p_c/zpu_top0/zpu_system0/my_zpu_core/m0_dat_o[13]
    SLICE_X11Y156        LUT2 (Prop_lut2_I1_O)        0.043     9.994 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[15]_i_12/O
                         net (fo=1, routed)           0.000     9.994    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[15]_i_12_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.261 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.261    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[15]_i_5_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.314 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.314    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[19]_i_5_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.367 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.367    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[23]_i_5_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.420 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.420    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[27]_i_5_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.586 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[31]_i_11/O[1]
                         net (fo=1, routed)           0.372    10.958    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[31]_i_11_n_6
    SLICE_X11Y161        LUT5 (Prop_lut5_I2_O)        0.131    11.089 f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[29]_i_3/O
                         net (fo=1, routed)           0.350    11.439    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[29]_i_3_n_0
    SLICE_X11Y161        LUT5 (Prop_lut5_I2_O)        0.147    11.586 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[29]_i_2/O
                         net (fo=1, routed)           0.151    11.737    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[29]_i_2_n_0
    SLICE_X11Y161        LUT5 (Prop_lut5_I4_O)        0.137    11.874 r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[29]_i_1/O
                         net (fo=1, routed)           0.000    11.874    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[29]_i_1_n_0
    SLICE_X11Y161        FDRE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.132    23.826    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X11Y161        FDRE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[29]/C
                         clock pessimism              0.321    24.147    
                         clock uncertainty           -0.061    24.085    
    SLICE_X11Y161        FDRE (Setup_fdre_C_D)        0.034    24.119    u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_reg[29]
  -------------------------------------------------------------------
                         required time                         24.119    
                         arrival time                         -11.874    
  -------------------------------------------------------------------
                         slack                                 12.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u2p_c/uart/gen_uarts[0].simple_uart_rx/sr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/gen_srl16[7].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.534     1.815    u2p_c/uart/gen_uarts[0].simple_uart_rx/wb_clk
    SLICE_X47Y159        FDRE                                         r  u2p_c/uart/gen_uarts[0].simple_uart_rx/sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDRE (Prop_fdre_C_Q)         0.091     1.906 r  u2p_c/uart/gen_uarts[0].simple_uart_rx/sr_reg[7]/Q
                         net (fo=2, routed)           0.094     2.000    u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/Q[7]
    SLICE_X46Y159        SRL16E                                       r  u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/gen_srl16[7].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.737     2.170    u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/wb_clk
    SLICE_X46Y159        SRL16E                                       r  u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/gen_srl16[7].srl16e/CLK
                         clock pessimism             -0.344     1.826    
    SLICE_X46Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.944    u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/gen_srl16[7].srl16e
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac_wb/MIIRX_DATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_dat_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.215%)  route 0.153ns (58.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.582     1.863    u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_clk
    SLICE_X16Y149        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac_wb/MIIRX_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_fdre_C_Q)         0.107     1.970 r  u2p_c/simple_gemac_wrapper/simple_gemac_wb/MIIRX_DATA_reg[9]/Q
                         net (fo=1, routed)           0.153     2.123    u2p_c/simple_gemac_wrapper/simple_gemac_wb/MIIRX_DATA[9]
    SLICE_X17Y150        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_dat_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.772     2.205    u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_clk
    SLICE_X17Y150        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_dat_o_reg[9]/C
                         clock pessimism             -0.152     2.053    
    SLICE_X17Y150        FDRE (Hold_fdre_C_D)         0.000     2.053    u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_dat_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.538     1.819    u2p_c/settings_bus/wb_clk
    SLICE_X54Y137        FDRE                                         r  u2p_c/settings_bus/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDRE (Prop_fdre_C_Q)         0.118     1.937 r  u2p_c/settings_bus/data_reg[12]/Q
                         net (fo=1, routed)           0.095     2.032    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIA0
    SLICE_X54Y136        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.735     2.168    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X54Y136        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.337     1.831    
    SLICE_X54Y136        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.962    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.461%)  route 0.181ns (66.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.537     1.818    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y136        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDCE (Prop_fdce_C_Q)         0.091     1.909 r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.181     2.090    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD3
    SLICE_X54Y135        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.735     2.168    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X54Y135        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.337     1.831    
    SLICE_X54Y135        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.020    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.461%)  route 0.181ns (66.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.537     1.818    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y136        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDCE (Prop_fdce_C_Q)         0.091     1.909 r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.181     2.090    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD3
    SLICE_X54Y135        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.735     2.168    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X54Y135        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.337     1.831    
    SLICE_X54Y135        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.020    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.461%)  route 0.181ns (66.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.537     1.818    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y136        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDCE (Prop_fdce_C_Q)         0.091     1.909 r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.181     2.090    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD3
    SLICE_X54Y135        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.735     2.168    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X54Y135        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.337     1.831    
    SLICE_X54Y135        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.020    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.461%)  route 0.181ns (66.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.537     1.818    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y136        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDCE (Prop_fdce_C_Q)         0.091     1.909 r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.181     2.090    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD3
    SLICE_X54Y135        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.735     2.168    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X54Y135        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.337     1.831    
    SLICE_X54Y135        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.020    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.461%)  route 0.181ns (66.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.537     1.818    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y136        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDCE (Prop_fdce_C_Q)         0.091     1.909 r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.181     2.090    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD3
    SLICE_X54Y135        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.735     2.168    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X54Y135        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.337     1.831    
    SLICE_X54Y135        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.020    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.461%)  route 0.181ns (66.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.537     1.818    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y136        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDCE (Prop_fdce_C_Q)         0.091     1.909 r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.181     2.090    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD3
    SLICE_X54Y135        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.735     2.168    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X54Y135        RAMD32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism             -0.337     1.831    
    SLICE_X54Y135        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.020    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.461%)  route 0.181ns (66.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.537     1.818    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y136        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDCE (Prop_fdce_C_Q)         0.091     1.909 r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.181     2.090    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD3
    SLICE_X54Y135        RAMS32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.735     2.168    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X54Y135        RAMS32                                       r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/CLK
                         clock pessimism             -0.337     1.831    
    SLICE_X54Y135        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.189     2.020    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_ADV_INST1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        20.000      10.000     ICAP_X0Y1       u2p_c/wbicapetwo/reconfig/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB36_X0Y30    u2p_c/sys_ram/ram0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB36_X0Y32    u2p_c/sys_ram/ram1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB36_X0Y29    u2p_c/sys_ram/ram2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB36_X0Y31    u2p_c/sys_ram/ram3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y30    u2p_c/bootram/RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y30    u2p_c/bootram/RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y29    u2p_c/bootram/RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y29    u2p_c/bootram/RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y28    u2p_c/bootram/RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLLE2_ADV_INST1/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y133   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dcm_out
  To Clock:  dcm_out

Setup :            0  Failing Endpoints,  Worst Slack        3.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 u2p_c/time_64bit/pps_reg_p_regpps_reg_n_reg/C
                            (falling edge-triggered cell IDDR clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/time_64bit/pps_del_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (dcm_out rise@10.000ns - dcm_out fall@5.000ns)
  Data Path Delay:        1.725ns  (logic 0.478ns (27.718%)  route 1.247ns (72.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 14.070 - 10.000 ) 
    Source Clock Delay      (SCD):    4.538ns = ( 9.538 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out fall edge)    5.000     5.000 f  
    W9                                                0.000     5.000 f  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     5.885 f  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     7.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.922 f  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     9.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     5.717 f  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     7.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.922 f  dspclk_BUFG/O
                         net (fo=19518, routed)       1.616     9.538    u2p_c/time_64bit/dsp_clk
    ILOGIC_X0Y76         IDDR                                         f  u2p_c/time_64bit/pps_reg_p_regpps_reg_n_reg/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y76         IDDR (Prop_iddr_C_Q2)        0.392     9.930 r  u2p_c/time_64bit/pps_reg_p_regpps_reg_n_reg/Q2
                         net (fo=1, routed)           0.968    10.898    u2p_c/time_64bit/sr_pps_polsrc/pps_reg_n
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.086    10.984 r  u2p_c/time_64bit/sr_pps_polsrc/pps_del[0]_i_1/O
                         net (fo=1, routed)           0.278    11.262    u2p_c/time_64bit/p_1_out[0]
    SLICE_X3Y92          FDRE                                         r  u2p_c/time_64bit/pps_del_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.376    14.070    u2p_c/time_64bit/dsp_clk
    SLICE_X3Y92          FDRE                                         r  u2p_c/time_64bit/pps_del_reg[0]/C
                         clock pessimism              0.316    14.386    
                         clock uncertainty           -0.044    14.342    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)       -0.022    14.320    u2p_c/time_64bit/pps_del_reg[0]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -11.262    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 transmit_ddrlvds/dacb_reg_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ddrlvds/gen_ddr_word[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (dcm_out rise@10.000ns - dcm_out fall@5.000ns)
  Data Path Delay:        1.443ns  (logic 0.228ns (15.798%)  route 1.215ns (84.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.130ns = ( 14.130 - 10.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 9.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out fall edge)    5.000     5.000 f  
    W9                                                0.000     5.000 f  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     5.885 f  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     7.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.922 f  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     9.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     5.717 f  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     7.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.922 f  dspclk_BUFG/O
                         net (fo=19518, routed)       1.440     9.362    transmit_ddrlvds/dsp_clk
    SLICE_X84Y80         FDRE                                         r  transmit_ddrlvds/dacb_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.228     9.590 r  transmit_ddrlvds/dacb_reg_reg[1]/Q
                         net (fo=1, routed)           1.215    10.805    transmit_ddrlvds/dacb_reg[1]
    OLOGIC_X1Y64         ODDR                                         r  transmit_ddrlvds/gen_ddr_word[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.436    14.130    transmit_ddrlvds/dsp_clk
    OLOGIC_X1Y64         ODDR                                         r  transmit_ddrlvds/gen_ddr_word[1].ODDR_inst/C
                         clock pessimism              0.316    14.446    
                         clock uncertainty           -0.044    14.402    
    OLOGIC_X1Y64         ODDR (Setup_oddr_C_D2)      -0.473    13.929    transmit_ddrlvds/gen_ddr_word[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 transmit_ddrlvds/dacb_reg_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ddrlvds/gen_ddr_word[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (dcm_out rise@10.000ns - dcm_out fall@5.000ns)
  Data Path Delay:        1.443ns  (logic 0.228ns (15.796%)  route 1.215ns (84.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.132ns = ( 14.132 - 10.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 9.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out fall edge)    5.000     5.000 f  
    W9                                                0.000     5.000 f  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     5.885 f  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     7.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.922 f  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     9.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     5.717 f  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     7.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.922 f  dspclk_BUFG/O
                         net (fo=19518, routed)       1.440     9.362    transmit_ddrlvds/dsp_clk
    SLICE_X84Y80         FDRE                                         r  transmit_ddrlvds/dacb_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.228     9.590 r  transmit_ddrlvds/dacb_reg_reg[15]/Q
                         net (fo=1, routed)           1.215    10.805    transmit_ddrlvds/dacb_reg[15]
    OLOGIC_X1Y62         ODDR                                         r  transmit_ddrlvds/gen_ddr_word[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.438    14.132    transmit_ddrlvds/dsp_clk
    OLOGIC_X1Y62         ODDR                                         r  transmit_ddrlvds/gen_ddr_word[15].ODDR_inst/C
                         clock pessimism              0.316    14.448    
                         clock uncertainty           -0.044    14.404    
    OLOGIC_X1Y62         ODDR (Setup_oddr_C_D2)      -0.473    13.931    transmit_ddrlvds/gen_ddr_word[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 u2p_c/sfc/strobe_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/gpio_atr/reg_ddr/out_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 0.410ns (5.983%)  route 6.443ns (94.017%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.230     4.152    u2p_c/sfc/dsp_clk
    SLICE_X39Y136        FDRE                                         r  u2p_c/sfc/strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.223     4.375 r  u2p_c/sfc/strobe_reg_reg/Q
                         net (fo=119, routed)         1.274     5.649    u2p_c/sfc/set_stb_dsp1
    SLICE_X48Y131        LUT3 (Prop_lut3_I1_O)        0.051     5.700 f  u2p_c/sfc/out[15]_i_1__11/O
                         net (fo=40, routed)          5.170    10.869    u2p_c/sfc/command_data_reg_reg[31]_0[15]
    SLICE_X3Y147         LUT1 (Prop_lut1_I0_O)        0.136    11.005 r  u2p_c/sfc/reg_ddr/out[15]_i_1/O
                         net (fo=1, routed)           0.000    11.005    u2p_c/gpio_atr/reg_ddr/out_reg[15]_0
    SLICE_X3Y147         FDSE                                         r  u2p_c/gpio_atr/reg_ddr/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.206    13.900    u2p_c/gpio_atr/reg_ddr/dsp_clk
    SLICE_X3Y147         FDSE                                         r  u2p_c/gpio_atr/reg_ddr/out_reg[15]/C
                         clock pessimism              0.314    14.214    
                         clock uncertainty           -0.044    14.170    
    SLICE_X3Y147         FDSE (Setup_fdse_C_D)        0.034    14.204    u2p_c/gpio_atr/reg_ddr/out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 u2p_c/sfc/strobe_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.274ns (4.137%)  route 6.349ns (95.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.831ns = ( 13.831 - 10.000 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.230     4.152    u2p_c/sfc/dsp_clk
    SLICE_X39Y136        FDRE                                         r  u2p_c/sfc/strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.223     4.375 r  u2p_c/sfc/strobe_reg_reg/Q
                         net (fo=119, routed)         1.274     5.649    u2p_c/sfc/set_stb_dsp1
    SLICE_X48Y131        LUT3 (Prop_lut3_I1_O)        0.051     5.700 r  u2p_c/sfc/out[15]_i_1__11/O
                         net (fo=40, routed)          5.076    10.775    u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_reg[31]_0[15]
    SLICE_X15Y124        FDRE                                         r  u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.137    13.831    u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/dsp_clk
    SLICE_X15Y124        FDRE                                         r  u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_reg[15]/C
                         clock pessimism              0.314    14.145    
                         clock uncertainty           -0.044    14.101    
    SLICE_X15Y124        FDRE (Setup_fdre_C_D)       -0.098    14.003    u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 transmit_ddrlvds/dacb_reg_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ddrlvds/gen_ddr_word[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (dcm_out rise@10.000ns - dcm_out fall@5.000ns)
  Data Path Delay:        1.321ns  (logic 0.228ns (17.254%)  route 1.093ns (82.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.130ns = ( 14.130 - 10.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 9.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out fall edge)    5.000     5.000 f  
    W9                                                0.000     5.000 f  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     5.885 f  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     7.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.922 f  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     9.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     5.717 f  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     7.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.922 f  dspclk_BUFG/O
                         net (fo=19518, routed)       1.440     9.362    transmit_ddrlvds/dsp_clk
    SLICE_X85Y80         FDRE                                         r  transmit_ddrlvds/dacb_reg_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.228     9.590 r  transmit_ddrlvds/dacb_reg_reg[12]/Q
                         net (fo=1, routed)           1.093    10.683    transmit_ddrlvds/dacb_reg[12]
    OLOGIC_X1Y66         ODDR                                         r  transmit_ddrlvds/gen_ddr_word[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.436    14.130    transmit_ddrlvds/dsp_clk
    OLOGIC_X1Y66         ODDR                                         r  transmit_ddrlvds/gen_ddr_word[12].ODDR_inst/C
                         clock pessimism              0.316    14.446    
                         clock uncertainty           -0.044    14.402    
    OLOGIC_X1Y66         ODDR (Setup_oddr_C_D2)      -0.473    13.929    transmit_ddrlvds/gen_ddr_word[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 u2p_c/sfc/strobe_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/gpio_atr/reg_idle/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 0.266ns (3.918%)  route 6.522ns (96.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 13.899 - 10.000 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.230     4.152    u2p_c/sfc/dsp_clk
    SLICE_X39Y136        FDRE                                         r  u2p_c/sfc/strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.223     4.375 r  u2p_c/sfc/strobe_reg_reg/Q
                         net (fo=119, routed)         1.524     5.899    u2p_c/sfc/set_stb_dsp1
    SLICE_X55Y129        LUT3 (Prop_lut3_I1_O)        0.043     5.942 r  u2p_c/sfc/out[13]_i_1__9/O
                         net (fo=40, routed)          4.998    10.940    u2p_c/gpio_atr/reg_idle/out_reg[31]_0[13]
    SLICE_X6Y146         FDRE                                         r  u2p_c/gpio_atr/reg_idle/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.205    13.899    u2p_c/gpio_atr/reg_idle/dsp_clk
    SLICE_X6Y146         FDRE                                         r  u2p_c/gpio_atr/reg_idle/out_reg[13]/C
                         clock pessimism              0.314    14.213    
                         clock uncertainty           -0.044    14.169    
    SLICE_X6Y146         FDRE (Setup_fdre_C_D)        0.025    14.194    u2p_c/gpio_atr/reg_idle/out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 transmit_ddrlvds/dacb_reg_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ddrlvds/gen_ddr_word[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (dcm_out rise@10.000ns - dcm_out fall@5.000ns)
  Data Path Delay:        1.312ns  (logic 0.263ns (20.040%)  route 1.049ns (79.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.132ns = ( 14.132 - 10.000 ) 
    Source Clock Delay      (SCD):    4.359ns = ( 9.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out fall edge)    5.000     5.000 f  
    W9                                                0.000     5.000 f  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     5.885 f  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     7.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.922 f  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     9.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     5.717 f  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     7.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.922 f  dspclk_BUFG/O
                         net (fo=19518, routed)       1.437     9.359    transmit_ddrlvds/dsp_clk
    SLICE_X88Y76         FDRE                                         r  transmit_ddrlvds/dacb_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.263     9.622 r  transmit_ddrlvds/dacb_reg_reg[10]/Q
                         net (fo=1, routed)           1.049    10.671    transmit_ddrlvds/dacb_reg[10]
    OLOGIC_X1Y60         ODDR                                         r  transmit_ddrlvds/gen_ddr_word[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.438    14.132    transmit_ddrlvds/dsp_clk
    OLOGIC_X1Y60         ODDR                                         r  transmit_ddrlvds/gen_ddr_word[10].ODDR_inst/C
                         clock pessimism              0.316    14.448    
                         clock uncertainty           -0.044    14.404    
    OLOGIC_X1Y60         ODDR (Setup_oddr_C_D2)      -0.473    13.931    transmit_ddrlvds/gen_ddr_word[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 transmit_ddrlvds/dacb_reg_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ddrlvds/gen_ddr_word[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (dcm_out rise@10.000ns - dcm_out fall@5.000ns)
  Data Path Delay:        1.287ns  (logic 0.228ns (17.721%)  route 1.059ns (82.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 14.127 - 10.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 9.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out fall edge)    5.000     5.000 f  
    W9                                                0.000     5.000 f  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     5.885 f  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     7.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.922 f  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     9.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     5.717 f  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     7.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.922 f  dspclk_BUFG/O
                         net (fo=19518, routed)       1.440     9.362    transmit_ddrlvds/dsp_clk
    SLICE_X85Y80         FDRE                                         r  transmit_ddrlvds/dacb_reg_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.228     9.590 r  transmit_ddrlvds/dacb_reg_reg[13]/Q
                         net (fo=1, routed)           1.059    10.649    transmit_ddrlvds/dacb_reg[13]
    OLOGIC_X1Y68         ODDR                                         r  transmit_ddrlvds/gen_ddr_word[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.433    14.127    transmit_ddrlvds/dsp_clk
    OLOGIC_X1Y68         ODDR                                         r  transmit_ddrlvds/gen_ddr_word[13].ODDR_inst/C
                         clock pessimism              0.316    14.443    
                         clock uncertainty           -0.044    14.399    
    OLOGIC_X1Y68         ODDR (Setup_oddr_C_D2)      -0.473    13.926    transmit_ddrlvds/gen_ddr_word[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 u2p_c/sfc/strobe_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/gpio_atr/reg_rx/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 0.274ns (4.124%)  route 6.369ns (95.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 13.899 - 10.000 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.230     4.152    u2p_c/sfc/dsp_clk
    SLICE_X39Y136        FDRE                                         r  u2p_c/sfc/strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.223     4.375 r  u2p_c/sfc/strobe_reg_reg/Q
                         net (fo=119, routed)         1.274     5.649    u2p_c/sfc/set_stb_dsp1
    SLICE_X48Y131        LUT3 (Prop_lut3_I1_O)        0.051     5.700 r  u2p_c/sfc/out[15]_i_1__11/O
                         net (fo=40, routed)          5.096    10.795    u2p_c/gpio_atr/reg_rx/out_reg[31]_1[15]
    SLICE_X6Y147         FDRE                                         r  u2p_c/gpio_atr/reg_rx/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.205    13.899    u2p_c/gpio_atr/reg_rx/dsp_clk
    SLICE_X6Y147         FDRE                                         r  u2p_c/gpio_atr/reg_rx/out_reg[15]/C
                         clock pessimism              0.314    14.213    
                         clock uncertainty           -0.044    14.169    
    SLICE_X6Y147         FDRE (Setup_fdre_C_D)       -0.093    14.076    u2p_c/gpio_atr/reg_rx/out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  3.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u2p_c/ddc_chain0/cordic/cordic_stage10/yo_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/ddc_chain0/cordic/cordic_stage11/yo_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.237ns (61.555%)  route 0.148ns (38.445%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.544     1.825    u2p_c/ddc_chain0/cordic/cordic_stage10/dsp_clk
    SLICE_X50Y100        FDRE                                         r  u2p_c/ddc_chain0/cordic/cordic_stage10/yo_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.118     1.943 r  u2p_c/ddc_chain0/cordic/cordic_stage10/yo_reg[25]/Q
                         net (fo=3, routed)           0.148     2.091    u2p_c/ddc_chain0/cordic/cordic_stage10/yo_reg_n_0_[25]
    SLICE_X51Y99         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.210 r  u2p_c/ddc_chain0/cordic/cordic_stage10/yo_reg[26]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     2.210    u2p_c/ddc_chain0/cordic/cordic_stage11/yo_reg[26]_0[26]
    SLICE_X51Y99         FDRE                                         r  u2p_c/ddc_chain0/cordic/cordic_stage11/yo_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.815     2.248    u2p_c/ddc_chain0/cordic/cordic_stage11/dsp_clk
    SLICE_X51Y99         FDRE                                         r  u2p_c/ddc_chain0/cordic/cordic_stage11/yo_reg[26]/C
                         clock pessimism             -0.160     2.088    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.071     2.159    u2p_c/ddc_chain0/cordic/cordic_stage11/yo_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u2p_c/sfc/in_hdr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/sfc/command_fifo/gen_srl16[47].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.549     1.830    u2p_c/sfc/dsp_clk
    SLICE_X39Y139        FDRE                                         r  u2p_c/sfc/in_hdr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDRE (Prop_fdre_C_Q)         0.091     1.921 r  u2p_c/sfc/in_hdr_reg_reg[14]/Q
                         net (fo=1, routed)           0.094     2.015    u2p_c/sfc/command_fifo/gen_srl16[64].srl16e_0[14]
    SLICE_X40Y139        SRL16E                                       r  u2p_c/sfc/command_fifo/gen_srl16[47].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.748     2.181    u2p_c/sfc/command_fifo/dsp_clk
    SLICE_X40Y139        SRL16E                                       r  u2p_c/sfc/command_fifo/gen_srl16[47].srl16e/CLK
                         clock pessimism             -0.337     1.844    
    SLICE_X40Y139        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.960    u2p_c/sfc/command_fifo/gen_srl16[47].srl16e
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u2p_c/sfc/in_ticks_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/sfc/command_fifo/gen_srl16[111].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.546     1.827    u2p_c/sfc/dsp_clk
    SLICE_X41Y133        FDRE                                         r  u2p_c/sfc/in_ticks_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.091     1.918 r  u2p_c/sfc/in_ticks_reg_reg[46]/Q
                         net (fo=1, routed)           0.094     2.012    u2p_c/sfc/command_fifo/gen_srl16[128].srl16e_0[46]
    SLICE_X40Y133        SRL16E                                       r  u2p_c/sfc/command_fifo/gen_srl16[111].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.743     2.176    u2p_c/sfc/command_fifo/dsp_clk
    SLICE_X40Y133        SRL16E                                       r  u2p_c/sfc/command_fifo/gen_srl16[111].srl16e/CLK
                         clock pessimism             -0.338     1.838    
    SLICE_X40Y133        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.956    u2p_c/sfc/command_fifo/gen_srl16[111].srl16e
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u2p_c/sfc/in_ticks_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/sfc/command_fifo/gen_srl16[71].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.542     1.823    u2p_c/sfc/dsp_clk
    SLICE_X43Y130        FDRE                                         r  u2p_c/sfc/in_ticks_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_fdre_C_Q)         0.091     1.914 r  u2p_c/sfc/in_ticks_reg_reg[6]/Q
                         net (fo=1, routed)           0.094     2.008    u2p_c/sfc/command_fifo/gen_srl16[128].srl16e_0[6]
    SLICE_X42Y130        SRL16E                                       r  u2p_c/sfc/command_fifo/gen_srl16[71].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.739     2.172    u2p_c/sfc/command_fifo/dsp_clk
    SLICE_X42Y130        SRL16E                                       r  u2p_c/sfc/command_fifo/gen_srl16[71].srl16e/CLK
                         clock pessimism             -0.338     1.834    
    SLICE_X42Y130        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.952    u2p_c/sfc/command_fifo/gen_srl16[71].srl16e
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[23].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.570     1.851    u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/dsp_clk
    SLICE_X17Y127        FDRE                                         r  u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.091     1.942 r  u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_reg[23]/Q
                         net (fo=1, routed)           0.094     2.036    u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/Q[23]
    SLICE_X16Y127        SRL16E                                       r  u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[23].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.767     2.200    u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/dsp_clk
    SLICE_X16Y127        SRL16E                                       r  u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[23].srl16e/CLK
                         clock pessimism             -0.338     1.862    
    SLICE_X16Y127        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.980    u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[23].srl16e
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u2p_c/sfc/in_ticks_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/sfc/command_fifo/gen_srl16[127].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.547     1.828    u2p_c/sfc/dsp_clk
    SLICE_X41Y136        FDRE                                         r  u2p_c/sfc/in_ticks_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.091     1.919 r  u2p_c/sfc/in_ticks_reg_reg[62]/Q
                         net (fo=1, routed)           0.094     2.013    u2p_c/sfc/command_fifo/gen_srl16[128].srl16e_0[62]
    SLICE_X40Y136        SRL16E                                       r  u2p_c/sfc/command_fifo/gen_srl16[127].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.745     2.178    u2p_c/sfc/command_fifo/dsp_clk
    SLICE_X40Y136        SRL16E                                       r  u2p_c/sfc/command_fifo/gen_srl16[127].srl16e/CLK
                         clock pessimism             -0.339     1.839    
    SLICE_X40Y136        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.957    u2p_c/sfc/command_fifo/gen_srl16[127].srl16e
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u2p_c/vita_rx_chain0/vita_rx_control/sr_time_h/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/gen_srl16[63].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.573     1.854    u2p_c/vita_rx_chain0/vita_rx_control/sr_time_h/dsp_clk
    SLICE_X23Y118        FDRE                                         r  u2p_c/vita_rx_chain0/vita_rx_control/sr_time_h/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE (Prop_fdre_C_Q)         0.091     1.945 r  u2p_c/vita_rx_chain0/vita_rx_control/sr_time_h/out_reg[31]/Q
                         net (fo=1, routed)           0.094     2.039    u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/gen_srl16[63].srl16e_0[31]
    SLICE_X22Y118        SRL16E                                       r  u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/gen_srl16[63].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.770     2.203    u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/dsp_clk
    SLICE_X22Y118        SRL16E                                       r  u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/gen_srl16[63].srl16e/CLK
                         clock pessimism             -0.338     1.865    
    SLICE_X22Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.983    u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/gen_srl16[63].srl16e
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[31].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.572     1.853    u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/dsp_clk
    SLICE_X17Y129        FDRE                                         r  u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y129        FDRE (Prop_fdre_C_Q)         0.091     1.944 r  u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_reg[31]/Q
                         net (fo=1, routed)           0.094     2.038    u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/Q[31]
    SLICE_X16Y129        SRL16E                                       r  u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[31].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.769     2.202    u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/dsp_clk
    SLICE_X16Y129        SRL16E                                       r  u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[31].srl16e/CLK
                         clock pessimism             -0.338     1.864    
    SLICE_X16Y129        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.982    u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[31].srl16e
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u2p_c/vita_rx_chain1/vita_rx_control/sr_time_h/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[63].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.987%)  route 0.095ns (51.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.575     1.856    u2p_c/vita_rx_chain1/vita_rx_control/sr_time_h/dsp_clk
    SLICE_X19Y132        FDRE                                         r  u2p_c/vita_rx_chain1/vita_rx_control/sr_time_h/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y132        FDRE (Prop_fdre_C_Q)         0.091     1.947 r  u2p_c/vita_rx_chain1/vita_rx_control/sr_time_h/out_reg[31]/Q
                         net (fo=1, routed)           0.095     2.042    u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[63].srl16e_0[31]
    SLICE_X16Y131        SRL16E                                       r  u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[63].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.771     2.204    u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/dsp_clk
    SLICE_X16Y131        SRL16E                                       r  u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[63].srl16e/CLK
                         clock pessimism             -0.337     1.867    
    SLICE_X16Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.985    u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[63].srl16e
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u2p_c/ddc_chain1/cordic/cordic_stage10/xo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/ddc_chain1/cordic/cordic_stage11/xo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.218ns (68.037%)  route 0.102ns (31.963%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.535     1.816    u2p_c/ddc_chain1/cordic/cordic_stage10/dsp_clk
    SLICE_X55Y117        FDRE                                         r  u2p_c/ddc_chain1/cordic/cordic_stage10/xo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_fdre_C_Q)         0.100     1.916 r  u2p_c/ddc_chain1/cordic/cordic_stage10/xo_reg[0]/Q
                         net (fo=1, routed)           0.102     2.018    u2p_c/ddc_chain1/cordic/cordic_stage10/xo_reg_n_0_[0]
    SLICE_X57Y117        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.118     2.136 r  u2p_c/ddc_chain1/cordic/cordic_stage10/xo_reg[3]_i_1__30/O[0]
                         net (fo=1, routed)           0.000     2.136    u2p_c/ddc_chain1/cordic/cordic_stage11/D[0]
    SLICE_X57Y117        FDRE                                         r  u2p_c/ddc_chain1/cordic/cordic_stage11/xo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.732     2.165    u2p_c/ddc_chain1/cordic/cordic_stage11/dsp_clk
    SLICE_X57Y117        FDRE                                         r  u2p_c/ddc_chain1/cordic/cordic_stage11/xo_reg[0]/C
                         clock pessimism             -0.160     2.005    
    SLICE_X57Y117        FDRE (Hold_fdre_C_D)         0.071     2.076    u2p_c/ddc_chain1/cordic/cordic_stage11/xo_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dcm_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV_INST1/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X2Y58    u2p_c/packet_router/cpu_out_fifo/middle_fifo/ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X2Y58    u2p_c/packet_router/cpu_out_fifo/middle_fifo/ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y59    u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y59    u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y24    u2p_c/vita_rx_chain0/db/buffer0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y24    u2p_c/vita_rx_chain0/db/buffer0/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y23    u2p_c/vita_rx_chain0/db/buffer1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y23    u2p_c/vita_rx_chain0/db/buffer1/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y26    u2p_c/vita_rx_chain1/db/buffer0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y26    u2p_c/vita_rx_chain1/db/buffer0/ram_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV_INST1/CLKFBIN
Max Period        n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV_INST1/CLKFBOUT
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y145   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y145   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y146   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y145   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y145   u2p_c/packet_router/packet_dispatcher/pd_dregs_reg_0_15_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_TO_MAC
  To Clock:  CLK_TO_MAC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_TO_MAC
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_TO_MAC }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y2  PLLE2_ADV_INST_RAM/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y2  PLLE2_ADV_INST_RAM/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y2  PLLE2_ADV_INST_RAM/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y2  PLLE2_ADV_INST_RAM/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y2  PLLE2_ADV_INST_RAM/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y2  PLLE2_ADV_INST_RAM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_TO_MAC_fbout
  To Clock:  CLK_TO_MAC_fbout

Setup :            0  Failing Endpoints,  Worst Slack        3.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.455ns (11.517%)  route 3.496ns (88.483%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 6.516 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.226    -1.817    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y140        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y140        FDPE (Prop_fdpe_C_Q)         0.223    -1.594 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=28, routed)          1.278    -0.317    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/empty
    SLICE_X6Y145         LUT2 (Prop_lut2_I1_O)        0.051    -0.266 r  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1_i_3/O
                         net (fo=33, routed)          1.470     1.205    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y143        LUT5 (Prop_lut5_I1_O)        0.138     1.343 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.360     1.702    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    SLICE_X52Y143        LUT2 (Prop_lut2_I1_O)        0.043     1.745 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.388     2.133    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_11
    RAMB18_X2Y57         RAMB18E1                                     r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.122     6.516    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y57         RAMB18E1                                     r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.331     6.185    
                         clock uncertainty           -0.045     6.140    
    RAMB18_X2Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     5.812    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.812    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.465ns (12.260%)  route 3.328ns (87.740%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 6.516 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.226    -1.817    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y140        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y140        FDPE (Prop_fdpe_C_Q)         0.223    -1.594 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=28, routed)          1.278    -0.317    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/empty
    SLICE_X6Y145         LUT2 (Prop_lut2_I1_O)        0.051    -0.266 f  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1_i_3/O
                         net (fo=33, routed)          1.303     1.038    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y142        LUT4 (Prop_lut4_I0_O)        0.138     1.176 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1/O
                         net (fo=3, routed)           0.441     1.616    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.053     1.669 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.306     1.976    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_15
    RAMB18_X2Y57         RAMB18E1                                     r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.122     6.516    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y57         RAMB18E1                                     r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.331     6.185    
                         clock uncertainty           -0.045     6.140    
    RAMB18_X2Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.335     5.805    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.805    
                         arrival time                          -1.976    
  -------------------------------------------------------------------
                         slack                                  3.829    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.412ns (11.838%)  route 3.068ns (88.162%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 6.485 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.226    -1.817    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y140        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y140        FDPE (Prop_fdpe_C_Q)         0.223    -1.594 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=28, routed)          1.278    -0.317    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/empty
    SLICE_X6Y145         LUT2 (Prop_lut2_I1_O)        0.051    -0.266 r  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1_i_3/O
                         net (fo=33, routed)          1.288     1.023    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y144        LUT4 (Prop_lut4_I1_O)        0.138     1.161 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.502     1.663    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X55Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.091     6.485    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.351     6.134    
                         clock uncertainty           -0.045     6.088    
    SLICE_X55Y139        FDCE (Setup_fdce_C_CE)      -0.201     5.887    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.887    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.412ns (11.838%)  route 3.068ns (88.162%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 6.485 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.226    -1.817    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y140        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y140        FDPE (Prop_fdpe_C_Q)         0.223    -1.594 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=28, routed)          1.278    -0.317    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/empty
    SLICE_X6Y145         LUT2 (Prop_lut2_I1_O)        0.051    -0.266 r  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1_i_3/O
                         net (fo=33, routed)          1.288     1.023    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y144        LUT4 (Prop_lut4_I1_O)        0.138     1.161 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.502     1.663    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X55Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.091     6.485    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.351     6.134    
                         clock uncertainty           -0.045     6.088    
    SLICE_X55Y139        FDCE (Setup_fdce_C_CE)      -0.201     5.887    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.887    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.412ns (11.838%)  route 3.068ns (88.162%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 6.485 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.226    -1.817    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y140        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y140        FDPE (Prop_fdpe_C_Q)         0.223    -1.594 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=28, routed)          1.278    -0.317    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/empty
    SLICE_X6Y145         LUT2 (Prop_lut2_I1_O)        0.051    -0.266 r  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1_i_3/O
                         net (fo=33, routed)          1.288     1.023    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y144        LUT4 (Prop_lut4_I1_O)        0.138     1.161 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.502     1.663    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X55Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.091     6.485    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.351     6.134    
                         clock uncertainty           -0.045     6.088    
    SLICE_X55Y139        FDCE (Setup_fdce_C_CE)      -0.201     5.887    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.887    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.412ns (11.838%)  route 3.068ns (88.162%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 6.485 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.226    -1.817    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y140        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y140        FDPE (Prop_fdpe_C_Q)         0.223    -1.594 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=28, routed)          1.278    -0.317    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/empty
    SLICE_X6Y145         LUT2 (Prop_lut2_I1_O)        0.051    -0.266 r  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1_i_3/O
                         net (fo=33, routed)          1.288     1.023    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y144        LUT4 (Prop_lut4_I1_O)        0.138     1.161 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.502     1.663    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X55Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.091     6.485    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.351     6.134    
                         clock uncertainty           -0.045     6.088    
    SLICE_X55Y139        FDCE (Setup_fdce_C_CE)      -0.201     5.887    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.887    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.412ns (12.007%)  route 3.019ns (87.993%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 6.486 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.226    -1.817    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y140        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y140        FDPE (Prop_fdpe_C_Q)         0.223    -1.594 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=28, routed)          1.278    -0.317    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/empty
    SLICE_X6Y145         LUT2 (Prop_lut2_I1_O)        0.051    -0.266 r  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1_i_3/O
                         net (fo=33, routed)          1.288     1.023    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y144        LUT4 (Prop_lut4_I1_O)        0.138     1.161 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.453     1.614    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X53Y139        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.092     6.486    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y139        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.351     6.135    
                         clock uncertainty           -0.045     6.089    
    SLICE_X53Y139        FDPE (Setup_fdpe_C_CE)      -0.201     5.888    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.412ns (12.007%)  route 3.019ns (87.993%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 6.486 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.226    -1.817    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y140        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y140        FDPE (Prop_fdpe_C_Q)         0.223    -1.594 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=28, routed)          1.278    -0.317    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/empty
    SLICE_X6Y145         LUT2 (Prop_lut2_I1_O)        0.051    -0.266 r  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1_i_3/O
                         net (fo=33, routed)          1.288     1.023    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y144        LUT4 (Prop_lut4_I1_O)        0.138     1.161 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.453     1.614    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X53Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.092     6.486    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.351     6.135    
                         clock uncertainty           -0.045     6.089    
    SLICE_X53Y139        FDCE (Setup_fdce_C_CE)      -0.201     5.888    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.412ns (12.007%)  route 3.019ns (87.993%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 6.486 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.226    -1.817    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y140        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y140        FDPE (Prop_fdpe_C_Q)         0.223    -1.594 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=28, routed)          1.278    -0.317    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/empty
    SLICE_X6Y145         LUT2 (Prop_lut2_I1_O)        0.051    -0.266 r  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1_i_3/O
                         net (fo=33, routed)          1.288     1.023    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y144        LUT4 (Prop_lut4_I1_O)        0.138     1.161 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.453     1.614    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X53Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.092     6.486    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.351     6.135    
                         clock uncertainty           -0.045     6.089    
    SLICE_X53Y139        FDCE (Setup_fdce_C_CE)      -0.201     5.888    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.412ns (12.007%)  route 3.019ns (87.993%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 6.486 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.226    -1.817    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y140        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y140        FDPE (Prop_fdpe_C_Q)         0.223    -1.594 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=28, routed)          1.278    -0.317    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/empty
    SLICE_X6Y145         LUT2 (Prop_lut2_I1_O)        0.051    -0.266 r  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1_i_3/O
                         net (fo=33, routed)          1.288     1.023    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y144        LUT4 (Prop_lut4_I1_O)        0.138     1.161 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.453     1.614    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X53Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.092     6.486    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y139        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.351     6.135    
                         clock uncertainty           -0.045     6.089    
    SLICE_X53Y139        FDCE (Setup_fdce_C_CE)      -0.201     5.888    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  4.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.157ns (45.405%)  route 0.189ns (54.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.525    -0.409    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_reg_reg[0]
    SLICE_X55Y160        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDRE (Prop_fdre_C_Q)         0.091    -0.318 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[7]/Q
                         net (fo=13, routed)          0.189    -0.129    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/GMII_TXD_reg[7][7]
    SLICE_X59Y160        LUT3 (Prop_lut3_I2_O)        0.066    -0.063 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/NextCRC_return[22]
    SLICE_X59Y160        FDSE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.729    -0.467    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[0]_0
    SLICE_X59Y160        FDSE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[22]/C
                         clock pessimism              0.254    -0.213    
    SLICE_X59Y160        FDSE (Hold_fdse_C_D)         0.061    -0.152    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.920%)  route 0.219ns (63.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.525    -0.409    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_reg_reg[0]
    SLICE_X55Y160        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDRE (Prop_fdre_C_Q)         0.100    -0.309 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[1]/Q
                         net (fo=9, routed)           0.219    -0.090    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/GMII_TXD_reg[7][1]
    SLICE_X59Y160        LUT6 (Prop_lut6_I5_O)        0.028    -0.062 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/NextCRC_return[5]
    SLICE_X59Y160        FDSE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.729    -0.467    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[0]_0
    SLICE_X59Y160        FDSE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[5]/C
                         clock pessimism              0.254    -0.213    
    SLICE_X59Y160        FDSE (Hold_fdse_C_D)         0.060    -0.153    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.537%)  route 0.222ns (63.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.526    -0.408    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_reg_reg[0]
    SLICE_X55Y159        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y159        FDRE (Prop_fdre_C_Q)         0.100    -0.308 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[0]/Q
                         net (fo=12, routed)          0.222    -0.086    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/GMII_TXD_reg[7][0]
    SLICE_X57Y160        LUT3 (Prop_lut3_I0_O)        0.028    -0.058 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/GMII_TXD[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_n_9
    SLICE_X57Y160        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.729    -0.467    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_reg_reg[0]
    SLICE_X57Y160        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[0]/C
                         clock pessimism              0.254    -0.213    
    SLICE_X57Y160        FDRE (Hold_fdre_C_D)         0.060    -0.153    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.131ns (35.668%)  route 0.236ns (64.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.525    -0.409    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_reg_reg[0]
    SLICE_X55Y160        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDRE (Prop_fdre_C_Q)         0.100    -0.309 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[1]/Q
                         net (fo=9, routed)           0.236    -0.073    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/GMII_TXD_reg[7][1]
    SLICE_X57Y160        LUT3 (Prop_lut3_I0_O)        0.031    -0.042 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/GMII_TXD[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.042    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_n_8
    SLICE_X57Y160        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.729    -0.467    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_reg_reg[0]
    SLICE_X57Y160        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[1]/C
                         clock pessimism              0.254    -0.213    
    SLICE_X57Y160        FDRE (Hold_fdre_C_D)         0.075    -0.138    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.499%)  route 0.233ns (64.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.525    -0.409    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_reg_reg[0]
    SLICE_X55Y160        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDRE (Prop_fdre_C_Q)         0.100    -0.309 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[1]/Q
                         net (fo=9, routed)           0.233    -0.076    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/GMII_TXD_reg[7][1]
    SLICE_X59Y159        LUT6 (Prop_lut6_I1_O)        0.028    -0.048 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/NextCRC_return[13]
    SLICE_X59Y159        FDSE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.730    -0.466    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[0]_0
    SLICE_X59Y159        FDSE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[13]/C
                         clock pessimism              0.254    -0.212    
    SLICE_X59Y159        FDSE (Hold_fdse_C_D)         0.060    -0.152    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/ethtx_realign/held_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[26].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.520%)  route 0.102ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.529    -0.405    u2p_c/simple_gemac_wrapper/ethtx_realign/held_reg[15]_0
    SLICE_X50Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/ethtx_realign/held_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154        FDRE (Prop_fdre_C_Q)         0.118    -0.287 r  u2p_c/simple_gemac_wrapper/ethtx_realign/held_reg[10]/Q
                         net (fo=1, routed)           0.102    -0.184    u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/Q[10]
    SLICE_X54Y154        SRL16E                                       r  u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[26].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.731    -0.465    u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/a_reg[0]_0
    SLICE_X54Y154        SRL16E                                       r  u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[26].srl16e/CLK
                         clock pessimism              0.089    -0.376    
    SLICE_X54Y154        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086    -0.290    u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[26].srl16e
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.159ns (42.222%)  route 0.218ns (57.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.525    -0.409    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_reg_reg[0]
    SLICE_X55Y160        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDRE (Prop_fdre_C_Q)         0.091    -0.318 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[7]/Q
                         net (fo=13, routed)          0.218    -0.100    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/GMII_TXD_reg[7][7]
    SLICE_X56Y160        LUT3 (Prop_lut3_I0_O)        0.068    -0.032 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/GMII_TXD[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_n_2
    SLICE_X56Y160        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.729    -0.467    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_reg_reg[0]
    SLICE_X56Y160        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[7]/C
                         clock pessimism              0.254    -0.213    
    SLICE_X56Y160        FDRE (Hold_fdre_C_D)         0.075    -0.138    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.372%)  route 0.234ns (64.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.526    -0.408    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_reg_reg[0]
    SLICE_X55Y158        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y158        FDRE (Prop_fdre_C_Q)         0.100    -0.308 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre_reg[2]/Q
                         net (fo=9, routed)           0.234    -0.074    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/GMII_TXD_reg[7][2]
    SLICE_X56Y159        LUT3 (Prop_lut3_I0_O)        0.028    -0.046 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/GMII_TXD[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_n_7
    SLICE_X56Y159        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.730    -0.466    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc_reg_reg[0]
    SLICE_X56Y159        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[2]/C
                         clock pessimism              0.254    -0.212    
    SLICE_X56Y159        FDRE (Hold_fdre_C_D)         0.060    -0.152    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.545    -0.389    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_in_valid_reg_0
    SLICE_X49Y144        FDRE                                         r  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.289 r  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.234    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2[6]
    SLICE_X49Y144        FDRE                                         r  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.744    -0.452    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_in_valid_reg_0
    SLICE_X49Y144        FDRE                                         r  u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[6]/C
                         clock pessimism              0.063    -0.389    
    SLICE_X49Y144        FDRE (Hold_fdre_C_D)         0.049    -0.340    u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/ethtx_realign/held_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[17].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_TO_MAC_fbout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.764%)  route 0.101ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.529    -0.405    u2p_c/simple_gemac_wrapper/ethtx_realign/held_reg[15]_0
    SLICE_X50Y155        FDRE                                         r  u2p_c/simple_gemac_wrapper/ethtx_realign/held_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.287 r  u2p_c/simple_gemac_wrapper/ethtx_realign/held_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.185    u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/Q[1]
    SLICE_X50Y153        SRL16E                                       r  u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[17].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.733    -0.463    u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/a_reg[0]_0
    SLICE_X50Y153        SRL16E                                       r  u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[17].srl16e/CLK
                         clock pessimism              0.072    -0.391    
    SLICE_X50Y153        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.293    u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[17].srl16e
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_TO_MAC_fbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV_INST_RAM/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y36    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X2Y57    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X2Y60    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         8.000       6.591      BUFGCTRL_X0Y1   phyclk_fb/I
Min Period        n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y2  PLLE2_ADV_INST_RAM/CLKFBOUT
Min Period        n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y2  PLLE2_ADV_INST_RAM/CLKFBIN
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y124   ODDR_gmii_inst/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X56Y161   GMII_TX_EN_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X4Y88     u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X4Y88     u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Max Period        n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y2  PLLE2_ADV_INST_RAM/CLKFBIN
Max Period        n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y2  PLLE2_ADV_INST_RAM/CLKFBOUT
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y153   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[0].srl16e/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y153   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[0].srl16e/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[10].srl16e/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[10].srl16e/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[11].srl16e/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[11].srl16e/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[12].srl16e/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[12].srl16e/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[13].srl16e/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[13].srl16e/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y153   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[0].srl16e/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y153   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[0].srl16e/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[10].srl16e/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[10].srl16e/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[11].srl16e/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[11].srl16e/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[12].srl16e/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[12].srl16e/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[13].srl16e/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y155   u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[13].srl16e/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_TO_RAM
  To Clock:  CLK_TO_RAM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_TO_RAM
Waveform(ns):       { 6.000 10.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV_INST_RAM/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.408         8.000       6.591      BUFGCTRL_X0Y3   ramclk/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y2  PLLE2_ADV_INST_RAM/CLKOUT0
Min Period  n/a     ODDR/C             n/a            1.070         8.000       6.930      OLOGIC_X0Y176   RAM_CLK_i1/C
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y2  PLLE2_ADV_INST_RAM/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.431ns (12.363%)  route 3.055ns (87.637%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.015ns = ( 12.015 - 8.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.222     4.409    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X46Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y156        FDRE (Prop_fdre_C_Q)         0.259     4.668 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/Q
                         net (fo=31, routed)          2.080     6.747    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[7]_0[4]
    SLICE_X67Y166        LUT4 (Prop_lut4_I1_O)        0.043     6.790 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15/O
                         net (fo=3, routed)           0.115     6.905    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15_n_0
    SLICE_X67Y166        LUT5 (Prop_lut5_I0_O)        0.043     6.948 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_11/O
                         net (fo=1, routed)           0.182     7.130    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state_reg[1]_7
    SLICE_X67Y165        LUT6 (Prop_lut6_I1_O)        0.043     7.173 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_4/O
                         net (fo=1, routed)           0.277     7.451    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_4_n_0
    SLICE_X69Y165        LUT6 (Prop_lut6_I0_O)        0.043     7.494 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_2/O
                         net (fo=8, routed)           0.402     7.895    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause_n_2
    SLICE_X69Y162        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.078    12.015    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X69Y162        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[5]/C
                         clock pessimism              0.263    12.278    
                         clock uncertainty           -0.035    12.243    
    SLICE_X69Y162        FDRE (Setup_fdre_C_CE)      -0.201    12.042    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.431ns (12.363%)  route 3.055ns (87.637%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.015ns = ( 12.015 - 8.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.222     4.409    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X46Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y156        FDRE (Prop_fdre_C_Q)         0.259     4.668 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/Q
                         net (fo=31, routed)          2.080     6.747    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[7]_0[4]
    SLICE_X67Y166        LUT4 (Prop_lut4_I1_O)        0.043     6.790 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15/O
                         net (fo=3, routed)           0.115     6.905    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15_n_0
    SLICE_X67Y166        LUT5 (Prop_lut5_I0_O)        0.043     6.948 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_11/O
                         net (fo=1, routed)           0.182     7.130    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state_reg[1]_7
    SLICE_X67Y165        LUT6 (Prop_lut6_I1_O)        0.043     7.173 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_4/O
                         net (fo=1, routed)           0.277     7.451    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_4_n_0
    SLICE_X69Y165        LUT6 (Prop_lut6_I0_O)        0.043     7.494 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_2/O
                         net (fo=8, routed)           0.402     7.895    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause_n_2
    SLICE_X69Y162        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.078    12.015    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X69Y162        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[6]/C
                         clock pessimism              0.263    12.278    
                         clock uncertainty           -0.035    12.243    
    SLICE_X69Y162        FDRE (Setup_fdre_C_CE)      -0.201    12.042    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[6]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.431ns (12.363%)  route 3.055ns (87.637%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.015ns = ( 12.015 - 8.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.222     4.409    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X46Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y156        FDRE (Prop_fdre_C_Q)         0.259     4.668 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/Q
                         net (fo=31, routed)          2.080     6.747    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[7]_0[4]
    SLICE_X67Y166        LUT4 (Prop_lut4_I1_O)        0.043     6.790 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15/O
                         net (fo=3, routed)           0.115     6.905    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15_n_0
    SLICE_X67Y166        LUT5 (Prop_lut5_I0_O)        0.043     6.948 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_11/O
                         net (fo=1, routed)           0.182     7.130    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state_reg[1]_7
    SLICE_X67Y165        LUT6 (Prop_lut6_I1_O)        0.043     7.173 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_4/O
                         net (fo=1, routed)           0.277     7.451    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_4_n_0
    SLICE_X69Y165        LUT6 (Prop_lut6_I0_O)        0.043     7.494 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_2/O
                         net (fo=8, routed)           0.402     7.895    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause_n_2
    SLICE_X69Y162        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.078    12.015    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X69Y162        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[7]/C
                         clock pessimism              0.263    12.278    
                         clock uncertainty           -0.035    12.243    
    SLICE_X69Y162        FDRE (Setup_fdre_C_CE)      -0.201    12.042    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[7]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/af_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.498ns (13.630%)  route 3.156ns (86.370%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 12.013 - 8.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.221     4.408    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X47Y158        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y158        FDRE (Prop_fdre_C_Q)         0.223     4.631 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[0]/Q
                         net (fo=37, routed)          2.147     6.778    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[4]_i_4[0]
    SLICE_X66Y162        LUT3 (Prop_lut3_I2_O)        0.051     6.829 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/af_state[2]_i_7__1/O
                         net (fo=3, routed)           0.283     7.112    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rxd_d1_reg[4]
    SLICE_X67Y162        LUT6 (Prop_lut6_I1_O)        0.138     7.250 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/af_state[2]_i_5/O
                         net (fo=2, routed)           0.356     7.606    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/af_state[2]_i_5_n_0
    SLICE_X67Y164        LUT6 (Prop_lut6_I1_O)        0.043     7.649 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/af_state[0]_i_2/O
                         net (fo=1, routed)           0.150     7.799    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/af_state[0]
    SLICE_X67Y164        LUT5 (Prop_lut5_I0_O)        0.043     7.842 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/af_state[0]_i_1/O
                         net (fo=1, routed)           0.219     8.062    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/af_state[0]_i_1_n_0
    SLICE_X67Y164        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/af_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.076    12.013    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/CLK
    SLICE_X67Y164        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/af_state_reg[0]/C
                         clock pessimism              0.263    12.276    
                         clock uncertainty           -0.035    12.241    
    SLICE_X67Y164        FDRE (Setup_fdre_C_D)       -0.031    12.210    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/af_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.431ns (12.706%)  route 2.961ns (87.294%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 12.014 - 8.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.222     4.409    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X46Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y156        FDRE (Prop_fdre_C_Q)         0.259     4.668 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/Q
                         net (fo=31, routed)          2.080     6.747    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[7]_0[4]
    SLICE_X67Y166        LUT4 (Prop_lut4_I1_O)        0.043     6.790 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15/O
                         net (fo=3, routed)           0.115     6.905    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15_n_0
    SLICE_X67Y166        LUT5 (Prop_lut5_I0_O)        0.043     6.948 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_11/O
                         net (fo=1, routed)           0.182     7.130    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state_reg[1]_7
    SLICE_X67Y165        LUT6 (Prop_lut6_I1_O)        0.043     7.173 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_4/O
                         net (fo=1, routed)           0.277     7.451    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_4_n_0
    SLICE_X69Y165        LUT6 (Prop_lut6_I0_O)        0.043     7.494 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_2/O
                         net (fo=8, routed)           0.308     7.801    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause_n_2
    SLICE_X69Y164        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.077    12.014    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X69Y164        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[1]/C
                         clock pessimism              0.263    12.277    
                         clock uncertainty           -0.035    12.242    
    SLICE_X69Y164        FDRE (Setup_fdre_C_CE)      -0.201    12.041    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.431ns (12.706%)  route 2.961ns (87.294%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 12.014 - 8.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.222     4.409    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X46Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y156        FDRE (Prop_fdre_C_Q)         0.259     4.668 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/Q
                         net (fo=31, routed)          2.080     6.747    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[7]_0[4]
    SLICE_X67Y166        LUT4 (Prop_lut4_I1_O)        0.043     6.790 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15/O
                         net (fo=3, routed)           0.115     6.905    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15_n_0
    SLICE_X67Y166        LUT5 (Prop_lut5_I0_O)        0.043     6.948 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_11/O
                         net (fo=1, routed)           0.182     7.130    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state_reg[1]_7
    SLICE_X67Y165        LUT6 (Prop_lut6_I1_O)        0.043     7.173 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_4/O
                         net (fo=1, routed)           0.277     7.451    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_4_n_0
    SLICE_X69Y165        LUT6 (Prop_lut6_I0_O)        0.043     7.494 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_2/O
                         net (fo=8, routed)           0.308     7.801    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause_n_2
    SLICE_X69Y164        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.077    12.014    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X69Y164        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[4]/C
                         clock pessimism              0.263    12.277    
                         clock uncertainty           -0.035    12.242    
    SLICE_X69Y164        FDRE (Setup_fdre_C_CE)      -0.201    12.041    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.529ns (14.592%)  route 3.096ns (85.408%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 12.014 - 8.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.221     4.408    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X47Y158        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y158        FDRE (Prop_fdre_C_Q)         0.223     4.631 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[2]/Q
                         net (fo=38, routed)          1.974     6.605    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_bcast/Q[2]
    SLICE_X66Y162        LUT4 (Prop_lut4_I2_O)        0.043     6.648 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_bcast/go_filt_i_5/O
                         net (fo=2, routed)           0.274     6.922    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_bcast_n_0
    SLICE_X66Y162        LUT5 (Prop_lut5_I0_O)        0.045     6.967 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/go_filt_i_3/O
                         net (fo=2, routed)           0.361     7.328    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/go_filt_i_3_n_0
    SLICE_X66Y165        LUT6 (Prop_lut6_I0_O)        0.132     7.460 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[1]_i_9/O
                         net (fo=1, routed)           0.164     7.623    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/crc_check/rx_state_reg[1]_6
    SLICE_X66Y165        LUT6 (Prop_lut6_I5_O)        0.043     7.666 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/crc_check/rx_state[1]_i_2/O
                         net (fo=1, routed)           0.324     7.990    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/crc_check/rx_state[1]_i_2_n_0
    SLICE_X69Y164        LUT6 (Prop_lut6_I0_O)        0.043     8.033 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/crc_check/rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.033    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/p_2_in[1]
    SLICE_X69Y164        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.077    12.014    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X69Y164        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[1]/C
                         clock pessimism              0.263    12.277    
                         clock uncertainty           -0.035    12.242    
    SLICE_X69Y164        FDRE (Setup_fdre_C_D)        0.034    12.276    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.474ns (13.310%)  route 3.087ns (86.690%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 12.013 - 8.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.222     4.409    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X46Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y156        FDRE (Prop_fdre_C_Q)         0.259     4.668 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/Q
                         net (fo=31, routed)          2.080     6.747    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[7]_0[4]
    SLICE_X67Y166        LUT4 (Prop_lut4_I1_O)        0.043     6.790 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15/O
                         net (fo=3, routed)           0.370     7.160    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15_n_0
    SLICE_X66Y166        LUT6 (Prop_lut6_I4_O)        0.043     7.203 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[2]_i_10/O
                         net (fo=1, routed)           0.106     7.309    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/crc_check/rx_state[2]_i_2_1
    SLICE_X66Y166        LUT6 (Prop_lut6_I5_O)        0.043     7.352 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/crc_check/rx_state[2]_i_5/O
                         net (fo=1, routed)           0.425     7.777    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/crc_check/rx_state[2]_i_5_n_0
    SLICE_X70Y165        LUT6 (Prop_lut6_I2_O)        0.043     7.820 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/crc_check/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.108     7.927    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/crc_check_n_1
    SLICE_X70Y165        LUT6 (Prop_lut6_I0_O)        0.043     7.970 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.970    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[2]_i_1_n_0
    SLICE_X70Y165        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.076    12.013    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X70Y165        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[2]/C
                         clock pessimism              0.263    12.276    
                         clock uncertainty           -0.035    12.241    
    SLICE_X70Y165        FDRE (Setup_fdre_C_D)        0.064    12.305    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.455ns (12.921%)  route 3.066ns (87.079%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 12.014 - 8.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.221     4.408    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X47Y158        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y158        FDRE (Prop_fdre_C_Q)         0.223     4.631 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[0]/Q
                         net (fo=37, routed)          2.147     6.778    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[4]_i_4[0]
    SLICE_X66Y162        LUT3 (Prop_lut3_I2_O)        0.051     6.829 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/af_state[2]_i_7__1/O
                         net (fo=3, routed)           0.377     7.206    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause_n_7
    SLICE_X67Y161        LUT6 (Prop_lut6_I4_O)        0.138     7.344 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[4]_i_4/O
                         net (fo=1, routed)           0.542     7.886    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state_reg[4]_0
    SLICE_X69Y164        LUT6 (Prop_lut6_I2_O)        0.043     7.929 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[4]_i_1/O
                         net (fo=1, routed)           0.000     7.929    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/p_2_in[4]
    SLICE_X69Y164        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.077    12.014    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X69Y164        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[4]/C
                         clock pessimism              0.263    12.277    
                         clock uncertainty           -0.035    12.242    
    SLICE_X69Y164        FDRE (Setup_fdre_C_D)        0.034    12.276    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.431ns (13.112%)  route 2.856ns (86.888%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 12.014 - 8.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.222     4.409    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X46Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y156        FDRE (Prop_fdre_C_Q)         0.259     4.668 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[4]/Q
                         net (fo=31, routed)          2.080     6.747    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_reg[7]_0[4]
    SLICE_X67Y166        LUT4 (Prop_lut4_I1_O)        0.043     6.790 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15/O
                         net (fo=3, routed)           0.115     6.905    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_15_n_0
    SLICE_X67Y166        LUT5 (Prop_lut5_I0_O)        0.043     6.948 f  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state[7]_i_11/O
                         net (fo=1, routed)           0.182     7.130    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state_reg[1]_7
    SLICE_X67Y165        LUT6 (Prop_lut6_I1_O)        0.043     7.173 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_4/O
                         net (fo=1, routed)           0.277     7.451    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_4_n_0
    SLICE_X69Y165        LUT6 (Prop_lut6_I0_O)        0.043     7.494 r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/rx_state[7]_i_2/O
                         net (fo=8, routed)           0.202     7.696    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause_n_2
    SLICE_X70Y164        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.077    12.014    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/CLK
    SLICE_X70Y164        FDRE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[3]/C
                         clock pessimism              0.263    12.277    
                         clock uncertainty           -0.035    12.242    
    SLICE_X70Y164        FDRE (Setup_fdre_C_CE)      -0.178    12.064    u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                  4.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[17].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.526     1.664    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/CLK
    SLICE_X59Y157        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.100     1.764 r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat0_reg[1]/Q
                         net (fo=1, routed)           0.095     1.859    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/f36_data_int[17]
    SLICE_X58Y156        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[17].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.731     2.134    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/CLK
    SLICE_X58Y156        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[17].srl16e/CLK
                         clock pessimism             -0.455     1.679    
    SLICE_X58Y156        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.777    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[17].srl16e
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[1].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.526     1.664    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/CLK
    SLICE_X59Y158        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y158        FDRE (Prop_fdre_C_Q)         0.100     1.764 r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat1_reg[1]/Q
                         net (fo=1, routed)           0.096     1.860    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/f36_data_int[1]
    SLICE_X58Y159        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[1].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.730     2.133    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/CLK
    SLICE_X58Y159        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[1].srl16e/CLK
                         clock pessimism             -0.455     1.678    
    SLICE_X58Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.776    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[1].srl16e
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/ll8_to_fifo19/hold_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/gen_srl16[9].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.531     1.669    u2p_c/simple_gemac_wrapper/ll8_to_fifo19/CLK
    SLICE_X65Y158        FDRE                                         r  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/hold_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y158        FDRE (Prop_fdre_C_Q)         0.100     1.769 r  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/hold_reg_reg[1]/Q
                         net (fo=1, routed)           0.096     1.865    u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/Q[1]
    SLICE_X64Y159        SRL16E                                       r  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/gen_srl16[9].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.734     2.137    u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/CLK
    SLICE_X64Y159        SRL16E                                       r  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/gen_srl16[9].srl16e/CLK
                         clock pessimism             -0.454     1.683    
    SLICE_X64Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.781    u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/gen_srl16[9].srl16e
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[19].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.526     1.664    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/CLK
    SLICE_X59Y157        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.100     1.764 r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat0_reg[3]/Q
                         net (fo=1, routed)           0.095     1.859    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/f36_data_int[19]
    SLICE_X58Y156        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[19].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.731     2.134    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/CLK
    SLICE_X58Y156        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[19].srl16e/CLK
                         clock pessimism             -0.455     1.679    
    SLICE_X58Y156        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.774    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[19].srl16e
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[11].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.531     1.669    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/CLK
    SLICE_X63Y158        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y158        FDRE (Prop_fdre_C_Q)         0.100     1.769 r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat1_reg[11]/Q
                         net (fo=1, routed)           0.096     1.865    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/f36_data_int[11]
    SLICE_X62Y157        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[11].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.734     2.137    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/CLK
    SLICE_X62Y157        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[11].srl16e/CLK
                         clock pessimism             -0.454     1.683    
    SLICE_X62Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.778    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[11].srl16e
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[3].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.526     1.664    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/CLK
    SLICE_X59Y158        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y158        FDRE (Prop_fdre_C_Q)         0.100     1.764 r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat1_reg[3]/Q
                         net (fo=1, routed)           0.097     1.861    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/f36_data_int[3]
    SLICE_X58Y159        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[3].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.730     2.133    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/CLK
    SLICE_X58Y159        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[3].srl16e/CLK
                         clock pessimism             -0.455     1.678    
    SLICE_X58Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.773    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[3].srl16e
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/ll8_to_fifo19/hold_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/gen_srl16[11].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.531     1.669    u2p_c/simple_gemac_wrapper/ll8_to_fifo19/CLK
    SLICE_X65Y158        FDRE                                         r  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/hold_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y158        FDRE (Prop_fdre_C_Q)         0.100     1.769 r  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/hold_reg_reg[3]/Q
                         net (fo=1, routed)           0.097     1.866    u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/Q[3]
    SLICE_X64Y159        SRL16E                                       r  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/gen_srl16[11].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.734     2.137    u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/CLK
    SLICE_X64Y159        SRL16E                                       r  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/gen_srl16[11].srl16e/CLK
                         clock pessimism             -0.454     1.683    
    SLICE_X64Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.778    u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/gen_srl16[11].srl16e
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[16].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.526     1.664    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/CLK
    SLICE_X59Y157        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.100     1.764 r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat0_reg[0]/Q
                         net (fo=1, routed)           0.095     1.859    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/f36_data_int[16]
    SLICE_X58Y156        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[16].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.731     2.134    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/CLK
    SLICE_X58Y156        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[16].srl16e/CLK
                         clock pessimism             -0.455     1.679    
    SLICE_X58Y156        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.771    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[16].srl16e
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[0].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.526     1.664    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/CLK
    SLICE_X59Y158        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y158        FDRE (Prop_fdre_C_Q)         0.100     1.764 r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/dat1_reg[0]/Q
                         net (fo=1, routed)           0.096     1.860    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/f36_data_int[0]
    SLICE_X58Y159        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[0].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.730     2.133    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/CLK
    SLICE_X58Y159        SRL16E                                       r  u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[0].srl16e/CLK
                         clock pessimism             -0.455     1.678    
    SLICE_X58Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.770    u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/gen_srl16[0].srl16e
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/ll8_to_fifo19/hold_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/gen_srl16[8].srl16e/D
                            (rising edge-triggered cell SRL16E clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.531     1.669    u2p_c/simple_gemac_wrapper/ll8_to_fifo19/CLK
    SLICE_X65Y158        FDRE                                         r  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/hold_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y158        FDRE (Prop_fdre_C_Q)         0.100     1.769 r  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/hold_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     1.865    u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/Q[0]
    SLICE_X64Y159        SRL16E                                       r  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/gen_srl16[8].srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.734     2.137    u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/CLK
    SLICE_X64Y159        SRL16E                                       r  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/gen_srl16[8].srl16e/CLK
                         clock pessimism             -0.454     1.683    
    SLICE_X64Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.775    u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/gen_srl16[8].srl16e
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y31   u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y30   u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         8.000       6.591      BUFGCTRL_X0Y6  GMII_RX_CLK_buf_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X67Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X65Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/hold_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X65Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/hold_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X65Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/hold_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X65Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/hold_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X67Y157  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/a_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X67Y157  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/a_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[0].srl16e/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[0].srl16e/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[1].srl16e/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[1].srl16e/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[2].srl16e/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[2].srl16e/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[3].srl16e/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[3].srl16e/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[4].srl16e/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[4].srl16e/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[0].srl16e/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[0].srl16e/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[1].srl16e/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[1].srl16e/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[2].srl16e/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[2].srl16e/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[3].srl16e/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[3].srl16e/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[4].srl16e/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X64Y158  u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[4].srl16e/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dcm_out
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack        6.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 u2p_c/time_64bit/vita_time_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@20.000ns - dcm_out rise@10.000ns)
  Data Path Delay:        3.178ns  (logic 0.345ns (10.856%)  route 2.833ns (89.144%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 23.845 - 20.000 ) 
    Source Clock Delay      (SCD):    4.254ns = ( 14.254 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944    12.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    12.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770    14.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975    10.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112    12.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.332    14.254    u2p_c/time_64bit/dsp_clk
    SLICE_X6Y113         FDRE                                         r  u2p_c/time_64bit/vita_time_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.259    14.513 r  u2p_c/time_64bit/vita_time_reg[21]/Q
                         net (fo=17, routed)          2.359    16.871    u2p_c/buff_pool_status/vita_time[20]
    SLICE_X19Y145        LUT5 (Prop_lut5_I1_O)        0.043    16.914 r  u2p_c/buff_pool_status/wb_dat_o[21]_i_2/O
                         net (fo=1, routed)           0.475    17.389    u2p_c/buff_pool_status/wb_dat_o[21]_i_2_n_0
    SLICE_X19Y145        LUT6 (Prop_lut6_I0_O)        0.043    17.432 r  u2p_c/buff_pool_status/wb_dat_o[21]_i_1/O
                         net (fo=1, routed)           0.000    17.432    u2p_c/buff_pool_status/wb_dat_o[21]_i_1_n_0
    SLICE_X19Y145        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.151    23.845    u2p_c/buff_pool_status/wb_clk
    SLICE_X19Y145        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[21]/C
                         clock pessimism              0.095    23.940    
                         clock uncertainty           -0.181    23.758    
    SLICE_X19Y145        FDRE (Setup_fdre_C_D)        0.034    23.792    u2p_c/buff_pool_status/wb_dat_o_reg[21]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -17.432    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 u2p_c/time_64bit/vita_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@20.000ns - dcm_out rise@10.000ns)
  Data Path Delay:        3.071ns  (logic 0.345ns (11.233%)  route 2.726ns (88.767%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 23.844 - 20.000 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 14.257 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944    12.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    12.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770    14.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975    10.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112    12.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.335    14.257    u2p_c/time_64bit/dsp_clk
    SLICE_X6Y109         FDRE                                         r  u2p_c/time_64bit/vita_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.259    14.516 r  u2p_c/time_64bit/vita_time_reg[4]/Q
                         net (fo=17, routed)          1.822    16.338    u2p_c/buff_pool_status/vita_time[4]
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043    16.381 r  u2p_c/buff_pool_status/wb_dat_o[4]_i_2/O
                         net (fo=1, routed)           0.904    17.285    u2p_c/buff_pool_status/wb_dat_o[4]_i_2_n_0
    SLICE_X21Y143        LUT6 (Prop_lut6_I0_O)        0.043    17.328 r  u2p_c/buff_pool_status/wb_dat_o[4]_i_1/O
                         net (fo=1, routed)           0.000    17.328    u2p_c/buff_pool_status/wb_dat_o[4]_i_1_n_0
    SLICE_X21Y143        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.150    23.844    u2p_c/buff_pool_status/wb_clk
    SLICE_X21Y143        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[4]/C
                         clock pessimism              0.095    23.939    
                         clock uncertainty           -0.181    23.757    
    SLICE_X21Y143        FDRE (Setup_fdre_C_D)        0.033    23.790    u2p_c/buff_pool_status/wb_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                         23.790    
                         arrival time                         -17.328    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 u2p_c/time_64bit/vita_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@20.000ns - dcm_out rise@10.000ns)
  Data Path Delay:        2.893ns  (logic 0.345ns (11.927%)  route 2.548ns (88.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 23.843 - 20.000 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 14.257 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944    12.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    12.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770    14.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975    10.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112    12.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.335    14.257    u2p_c/time_64bit/dsp_clk
    SLICE_X6Y109         FDRE                                         r  u2p_c/time_64bit/vita_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.259    14.516 r  u2p_c/time_64bit/vita_time_reg[6]/Q
                         net (fo=17, routed)          1.698    16.214    u2p_c/buff_pool_status/vita_time[6]
    SLICE_X21Y127        LUT6 (Prop_lut6_I0_O)        0.043    16.257 r  u2p_c/buff_pool_status/wb_dat_o[6]_i_2/O
                         net (fo=1, routed)           0.850    17.107    u2p_c/buff_pool_status/wb_dat_o[6]_i_2_n_0
    SLICE_X22Y143        LUT6 (Prop_lut6_I0_O)        0.043    17.150 r  u2p_c/buff_pool_status/wb_dat_o[6]_i_1/O
                         net (fo=1, routed)           0.000    17.150    u2p_c/buff_pool_status/wb_dat_o[6]_i_1_n_0
    SLICE_X22Y143        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.149    23.843    u2p_c/buff_pool_status/wb_clk
    SLICE_X22Y143        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[6]/C
                         clock pessimism              0.095    23.938    
                         clock uncertainty           -0.181    23.756    
    SLICE_X22Y143        FDRE (Setup_fdre_C_D)        0.065    23.821    u2p_c/buff_pool_status/wb_dat_o_reg[6]
  -------------------------------------------------------------------
                         required time                         23.821    
                         arrival time                         -17.150    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 u2p_c/time_64bit/vita_time_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@20.000ns - dcm_out rise@10.000ns)
  Data Path Delay:        2.854ns  (logic 0.309ns (10.827%)  route 2.545ns (89.173%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 23.845 - 20.000 ) 
    Source Clock Delay      (SCD):    4.256ns = ( 14.256 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944    12.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    12.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770    14.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975    10.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112    12.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.334    14.256    u2p_c/time_64bit/dsp_clk
    SLICE_X7Y110         FDRE                                         r  u2p_c/time_64bit/vita_time_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.223    14.479 r  u2p_c/time_64bit/vita_time_reg[10]/Q
                         net (fo=17, routed)          2.003    16.482    u2p_c/buff_pool_status/vita_time[10]
    SLICE_X13Y143        LUT5 (Prop_lut5_I2_O)        0.043    16.525 r  u2p_c/buff_pool_status/wb_dat_o[10]_i_2/O
                         net (fo=1, routed)           0.542    17.067    u2p_c/buff_pool_status/wb_dat_o[10]_i_2_n_0
    SLICE_X17Y144        LUT6 (Prop_lut6_I0_O)        0.043    17.110 r  u2p_c/buff_pool_status/wb_dat_o[10]_i_1/O
                         net (fo=1, routed)           0.000    17.110    u2p_c/buff_pool_status/wb_dat_o[10]_i_1_n_0
    SLICE_X17Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.151    23.845    u2p_c/buff_pool_status/wb_clk
    SLICE_X17Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[10]/C
                         clock pessimism              0.095    23.940    
                         clock uncertainty           -0.181    23.758    
    SLICE_X17Y144        FDRE (Setup_fdre_C_D)        0.034    23.792    u2p_c/buff_pool_status/wb_dat_o_reg[10]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -17.110    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 u2p_c/time_64bit/vita_time_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@20.000ns - dcm_out rise@10.000ns)
  Data Path Delay:        2.869ns  (logic 0.266ns (9.273%)  route 2.603ns (90.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 23.845 - 20.000 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944    12.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    12.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770    14.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975    10.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112    12.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.333    14.255    u2p_c/time_64bit/dsp_clk
    SLICE_X7Y111         FDRE                                         r  u2p_c/time_64bit/vita_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.223    14.478 r  u2p_c/time_64bit/vita_time_reg[15]/Q
                         net (fo=17, routed)          2.603    17.081    u2p_c/buff_pool_status/vita_time[14]
    SLICE_X18Y144        LUT6 (Prop_lut6_I0_O)        0.043    17.124 r  u2p_c/buff_pool_status/wb_dat_o[15]_i_1/O
                         net (fo=1, routed)           0.000    17.124    u2p_c/buff_pool_status/wb_dat_o[15]_i_1_n_0
    SLICE_X18Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.151    23.845    u2p_c/buff_pool_status/wb_clk
    SLICE_X18Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[15]/C
                         clock pessimism              0.095    23.940    
                         clock uncertainty           -0.181    23.758    
    SLICE_X18Y144        FDRE (Setup_fdre_C_D)        0.064    23.822    u2p_c/buff_pool_status/wb_dat_o_reg[15]
  -------------------------------------------------------------------
                         required time                         23.822    
                         arrival time                         -17.124    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 u2p_c/time_64bit/vita_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@20.000ns - dcm_out rise@10.000ns)
  Data Path Delay:        2.842ns  (logic 0.302ns (10.625%)  route 2.540ns (89.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 23.844 - 20.000 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 14.257 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944    12.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    12.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770    14.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975    10.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112    12.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.335    14.257    u2p_c/time_64bit/dsp_clk
    SLICE_X6Y109         FDRE                                         r  u2p_c/time_64bit/vita_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.259    14.516 r  u2p_c/time_64bit/vita_time_reg[7]/Q
                         net (fo=17, routed)          2.540    17.056    u2p_c/buff_pool_status/vita_time[7]
    SLICE_X20Y142        LUT6 (Prop_lut6_I0_O)        0.043    17.099 r  u2p_c/buff_pool_status/wb_dat_o[7]_i_1/O
                         net (fo=1, routed)           0.000    17.099    u2p_c/buff_pool_status/wb_dat_o[7]_i_1_n_0
    SLICE_X20Y142        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.150    23.844    u2p_c/buff_pool_status/wb_clk
    SLICE_X20Y142        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[7]/C
                         clock pessimism              0.095    23.939    
                         clock uncertainty           -0.181    23.757    
    SLICE_X20Y142        FDRE (Setup_fdre_C_D)        0.065    23.822    u2p_c/buff_pool_status/wb_dat_o_reg[7]
  -------------------------------------------------------------------
                         required time                         23.822    
                         arrival time                         -17.099    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 u2p_c/time_64bit/vita_time_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@20.000ns - dcm_out rise@10.000ns)
  Data Path Delay:        2.804ns  (logic 0.345ns (12.304%)  route 2.459ns (87.696%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 23.845 - 20.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 14.201 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944    12.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    12.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770    14.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975    10.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112    12.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.279    14.201    u2p_c/time_64bit/dsp_clk
    SLICE_X8Y113         FDRE                                         r  u2p_c/time_64bit/vita_time_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.259    14.460 r  u2p_c/time_64bit/vita_time_reg[16]/Q
                         net (fo=17, routed)          1.906    16.366    u2p_c/buff_pool_status/vita_time[15]
    SLICE_X20Y144        LUT5 (Prop_lut5_I1_O)        0.043    16.409 r  u2p_c/buff_pool_status/wb_dat_o[16]_i_2/O
                         net (fo=1, routed)           0.553    16.962    u2p_c/buff_pool_status/wb_dat_o[16]_i_2_n_0
    SLICE_X18Y144        LUT6 (Prop_lut6_I0_O)        0.043    17.005 r  u2p_c/buff_pool_status/wb_dat_o[16]_i_1/O
                         net (fo=1, routed)           0.000    17.005    u2p_c/buff_pool_status/wb_dat_o[16]_i_1_n_0
    SLICE_X18Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.151    23.845    u2p_c/buff_pool_status/wb_clk
    SLICE_X18Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[16]/C
                         clock pessimism              0.095    23.940    
                         clock uncertainty           -0.181    23.758    
    SLICE_X18Y144        FDRE (Setup_fdre_C_D)        0.065    23.823    u2p_c/buff_pool_status/wb_dat_o_reg[16]
  -------------------------------------------------------------------
                         required time                         23.823    
                         arrival time                         -17.005    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 u2p_c/time_64bit/vita_time_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@20.000ns - dcm_out rise@10.000ns)
  Data Path Delay:        2.762ns  (logic 0.373ns (13.507%)  route 2.389ns (86.493%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 23.845 - 20.000 ) 
    Source Clock Delay      (SCD):    4.198ns = ( 14.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944    12.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    12.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770    14.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975    10.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112    12.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.276    14.198    u2p_c/time_64bit/dsp_clk
    SLICE_X11Y115        FDRE                                         r  u2p_c/time_64bit/vita_time_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.204    14.402 r  u2p_c/time_64bit/vita_time_reg[24]/Q
                         net (fo=17, routed)          1.657    16.059    u2p_c/buff_pool_status/vita_time[23]
    SLICE_X18Y145        LUT5 (Prop_lut5_I1_O)        0.126    16.185 r  u2p_c/buff_pool_status/wb_dat_o[24]_i_2/O
                         net (fo=1, routed)           0.732    16.917    u2p_c/buff_pool_status/wb_dat_o[24]_i_2_n_0
    SLICE_X18Y145        LUT6 (Prop_lut6_I0_O)        0.043    16.960 r  u2p_c/buff_pool_status/wb_dat_o[24]_i_1/O
                         net (fo=1, routed)           0.000    16.960    u2p_c/buff_pool_status/wb_dat_o[24]_i_1_n_0
    SLICE_X18Y145        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.151    23.845    u2p_c/buff_pool_status/wb_clk
    SLICE_X18Y145        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[24]/C
                         clock pessimism              0.095    23.940    
                         clock uncertainty           -0.181    23.758    
    SLICE_X18Y145        FDRE (Setup_fdre_C_D)        0.064    23.822    u2p_c/buff_pool_status/wb_dat_o_reg[24]
  -------------------------------------------------------------------
                         required time                         23.822    
                         arrival time                         -16.960    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 u2p_c/time_64bit/vita_time_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@20.000ns - dcm_out rise@10.000ns)
  Data Path Delay:        2.654ns  (logic 0.345ns (13.000%)  route 2.309ns (87.000%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 23.845 - 20.000 ) 
    Source Clock Delay      (SCD):    4.254ns = ( 14.254 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944    12.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    12.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770    14.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975    10.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112    12.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.332    14.254    u2p_c/time_64bit/dsp_clk
    SLICE_X6Y113         FDRE                                         r  u2p_c/time_64bit/vita_time_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.259    14.513 r  u2p_c/time_64bit/vita_time_reg[22]/Q
                         net (fo=17, routed)          1.965    16.478    u2p_c/buff_pool_status/vita_time[21]
    SLICE_X17Y145        LUT5 (Prop_lut5_I1_O)        0.043    16.521 r  u2p_c/buff_pool_status/wb_dat_o[22]_i_2/O
                         net (fo=1, routed)           0.344    16.865    u2p_c/buff_pool_status/wb_dat_o[22]_i_2_n_0
    SLICE_X17Y145        LUT6 (Prop_lut6_I0_O)        0.043    16.908 r  u2p_c/buff_pool_status/wb_dat_o[22]_i_1/O
                         net (fo=1, routed)           0.000    16.908    u2p_c/buff_pool_status/wb_dat_o[22]_i_1_n_0
    SLICE_X17Y145        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.151    23.845    u2p_c/buff_pool_status/wb_clk
    SLICE_X17Y145        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[22]/C
                         clock pessimism              0.095    23.940    
                         clock uncertainty           -0.181    23.758    
    SLICE_X17Y145        FDRE (Setup_fdre_C_D)        0.034    23.792    u2p_c/buff_pool_status/wb_dat_o_reg[22]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -16.908    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 u2p_c/time_64bit/vita_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@20.000ns - dcm_out rise@10.000ns)
  Data Path Delay:        2.682ns  (logic 0.309ns (11.519%)  route 2.373ns (88.481%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 23.844 - 20.000 ) 
    Source Clock Delay      (SCD):    4.205ns = ( 14.205 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944    12.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    12.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770    14.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975    10.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112    12.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.283    14.205    u2p_c/time_64bit/dsp_clk
    SLICE_X11Y107        FDRE                                         r  u2p_c/time_64bit/vita_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.223    14.428 r  u2p_c/time_64bit/vita_time_reg[2]/Q
                         net (fo=17, routed)          2.029    16.457    u2p_c/buff_pool_status/vita_time[2]
    SLICE_X21Y143        LUT5 (Prop_lut5_I1_O)        0.043    16.500 r  u2p_c/buff_pool_status/wb_dat_o[2]_i_2/O
                         net (fo=1, routed)           0.344    16.844    u2p_c/buff_pool_status/wb_dat_o[2]_i_2_n_0
    SLICE_X21Y143        LUT6 (Prop_lut6_I0_O)        0.043    16.887 r  u2p_c/buff_pool_status/wb_dat_o[2]_i_1/O
                         net (fo=1, routed)           0.000    16.887    u2p_c/buff_pool_status/wb_dat_o[2]_i_1_n_0
    SLICE_X21Y143        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.150    23.844    u2p_c/buff_pool_status/wb_clk
    SLICE_X21Y143        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[2]/C
                         clock pessimism              0.095    23.939    
                         clock uncertainty           -0.181    23.757    
    SLICE_X21Y143        FDRE (Setup_fdre_C_D)        0.034    23.791    u2p_c/buff_pool_status/wb_dat_o_reg[2]
  -------------------------------------------------------------------
                         required time                         23.791    
                         arrival time                         -16.887    
  -------------------------------------------------------------------
                         slack                                  6.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u2p_c/shared_spi/datain_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.171ns (26.656%)  route 0.471ns (73.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.581     1.862    u2p_c/shared_spi/dsp_clk
    SLICE_X16Y143        FDRE                                         r  u2p_c/shared_spi/datain_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y143        FDRE (Prop_fdre_C_Q)         0.107     1.969 r  u2p_c/shared_spi/datain_reg_reg[15]/Q
                         net (fo=3, routed)           0.471     2.439    u2p_c/buff_pool_status/readback[15]
    SLICE_X18Y144        LUT6 (Prop_lut6_I4_O)        0.064     2.503 r  u2p_c/buff_pool_status/wb_dat_o[15]_i_1/O
                         net (fo=1, routed)           0.000     2.503    u2p_c/buff_pool_status/wb_dat_o[15]_i_1_n_0
    SLICE_X18Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.780     2.213    u2p_c/buff_pool_status/wb_clk
    SLICE_X18Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[15]/C
                         clock pessimism             -0.081     2.132    
                         clock uncertainty            0.181     2.313    
    SLICE_X18Y144        FDRE (Hold_fdre_C_D)         0.087     2.400    u2p_c/buff_pool_status/wb_dat_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u2p_c/shared_spi/datain_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.146ns (22.673%)  route 0.498ns (77.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.581     1.862    u2p_c/shared_spi/dsp_clk
    SLICE_X18Y143        FDRE                                         r  u2p_c/shared_spi/datain_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.118     1.980 r  u2p_c/shared_spi/datain_reg_reg[17]/Q
                         net (fo=3, routed)           0.498     2.478    u2p_c/buff_pool_status/readback[17]
    SLICE_X18Y144        LUT6 (Prop_lut6_I4_O)        0.028     2.506 r  u2p_c/buff_pool_status/wb_dat_o[17]_i_1/O
                         net (fo=1, routed)           0.000     2.506    u2p_c/buff_pool_status/wb_dat_o[17]_i_1_n_0
    SLICE_X18Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.780     2.213    u2p_c/buff_pool_status/wb_clk
    SLICE_X18Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[17]/C
                         clock pessimism             -0.081     2.132    
                         clock uncertainty            0.181     2.313    
    SLICE_X18Y144        FDRE (Hold_fdre_C_D)         0.087     2.400    u2p_c/buff_pool_status/wb_dat_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u2p_c/shared_spi/datain_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.155ns (23.863%)  route 0.495ns (76.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.579     1.860    u2p_c/shared_spi/dsp_clk
    SLICE_X21Y142        FDRE                                         r  u2p_c/shared_spi/datain_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y142        FDRE (Prop_fdre_C_Q)         0.091     1.951 r  u2p_c/shared_spi/datain_reg_reg[7]/Q
                         net (fo=3, routed)           0.495     2.445    u2p_c/buff_pool_status/readback[7]
    SLICE_X20Y142        LUT6 (Prop_lut6_I4_O)        0.064     2.509 r  u2p_c/buff_pool_status/wb_dat_o[7]_i_1/O
                         net (fo=1, routed)           0.000     2.509    u2p_c/buff_pool_status/wb_dat_o[7]_i_1_n_0
    SLICE_X20Y142        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.779     2.212    u2p_c/buff_pool_status/wb_clk
    SLICE_X20Y142        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[7]/C
                         clock pessimism             -0.081     2.131    
                         clock uncertainty            0.181     2.312    
    SLICE_X20Y142        FDRE (Hold_fdre_C_D)         0.087     2.399    u2p_c/buff_pool_status/wb_dat_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u2p_c/shared_spi/datain_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.128ns (19.609%)  route 0.525ns (80.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.579     1.860    u2p_c/shared_spi/dsp_clk
    SLICE_X21Y142        FDRE                                         r  u2p_c/shared_spi/datain_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y142        FDRE (Prop_fdre_C_Q)         0.100     1.960 r  u2p_c/shared_spi/datain_reg_reg[1]/Q
                         net (fo=3, routed)           0.525     2.485    u2p_c/buff_pool_status/readback[1]
    SLICE_X22Y143        LUT6 (Prop_lut6_I4_O)        0.028     2.513 r  u2p_c/buff_pool_status/wb_dat_o[1]_i_1/O
                         net (fo=1, routed)           0.000     2.513    u2p_c/buff_pool_status/wb_dat_o[1]_i_1_n_0
    SLICE_X22Y143        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.779     2.212    u2p_c/buff_pool_status/wb_clk
    SLICE_X22Y143        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[1]/C
                         clock pessimism             -0.081     2.131    
                         clock uncertainty            0.181     2.312    
    SLICE_X22Y143        FDRE (Hold_fdre_C_D)         0.087     2.399    u2p_c/buff_pool_status/wb_dat_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u2p_c/shared_spi/datain_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.146ns (22.391%)  route 0.506ns (77.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.581     1.862    u2p_c/shared_spi/dsp_clk
    SLICE_X16Y143        FDRE                                         r  u2p_c/shared_spi/datain_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y143        FDRE (Prop_fdre_C_Q)         0.118     1.980 r  u2p_c/shared_spi/datain_reg_reg[12]/Q
                         net (fo=3, routed)           0.506     2.486    u2p_c/buff_pool_status/readback[12]
    SLICE_X16Y141        LUT6 (Prop_lut6_I4_O)        0.028     2.514 r  u2p_c/buff_pool_status/wb_dat_o[12]_i_1/O
                         net (fo=1, routed)           0.000     2.514    u2p_c/buff_pool_status/wb_dat_o[12]_i_1_n_0
    SLICE_X16Y141        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.779     2.212    u2p_c/buff_pool_status/wb_clk
    SLICE_X16Y141        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[12]/C
                         clock pessimism             -0.081     2.131    
                         clock uncertainty            0.181     2.312    
    SLICE_X16Y141        FDRE (Hold_fdre_C_D)         0.087     2.399    u2p_c/buff_pool_status/wb_dat_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u2p_c/shared_spi/datain_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.128ns (20.358%)  route 0.501ns (79.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.581     1.862    u2p_c/shared_spi/dsp_clk
    SLICE_X17Y143        FDRE                                         r  u2p_c/shared_spi/datain_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y143        FDRE (Prop_fdre_C_Q)         0.100     1.962 r  u2p_c/shared_spi/datain_reg_reg[10]/Q
                         net (fo=3, routed)           0.501     2.463    u2p_c/buff_pool_status/readback[10]
    SLICE_X17Y144        LUT6 (Prop_lut6_I4_O)        0.028     2.491 r  u2p_c/buff_pool_status/wb_dat_o[10]_i_1/O
                         net (fo=1, routed)           0.000     2.491    u2p_c/buff_pool_status/wb_dat_o[10]_i_1_n_0
    SLICE_X17Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.780     2.213    u2p_c/buff_pool_status/wb_clk
    SLICE_X17Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[10]/C
                         clock pessimism             -0.081     2.132    
                         clock uncertainty            0.181     2.313    
    SLICE_X17Y144        FDRE (Hold_fdre_C_D)         0.060     2.373    u2p_c/buff_pool_status/wb_dat_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u2p_c/shared_spi/datain_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.171ns (26.030%)  route 0.486ns (73.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.581     1.862    u2p_c/shared_spi/dsp_clk
    SLICE_X18Y143        FDRE                                         r  u2p_c/shared_spi/datain_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.107     1.969 r  u2p_c/shared_spi/datain_reg_reg[31]/Q
                         net (fo=2, routed)           0.486     2.455    u2p_c/buff_pool_status/readback[31]
    SLICE_X18Y145        LUT6 (Prop_lut6_I4_O)        0.064     2.519 r  u2p_c/buff_pool_status/wb_dat_o[31]_i_1/O
                         net (fo=1, routed)           0.000     2.519    u2p_c/buff_pool_status/wb_dat_o[31]_i_1_n_0
    SLICE_X18Y145        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.780     2.213    u2p_c/buff_pool_status/wb_clk
    SLICE_X18Y145        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[31]/C
                         clock pessimism             -0.081     2.132    
                         clock uncertainty            0.181     2.313    
    SLICE_X18Y145        FDRE (Hold_fdre_C_D)         0.087     2.400    u2p_c/buff_pool_status/wb_dat_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u2p_c/shared_spi/datain_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.157ns (23.895%)  route 0.500ns (76.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.581     1.862    u2p_c/shared_spi/dsp_clk
    SLICE_X17Y143        FDRE                                         r  u2p_c/shared_spi/datain_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y143        FDRE (Prop_fdre_C_Q)         0.091     1.953 r  u2p_c/shared_spi/datain_reg_reg[24]/Q
                         net (fo=3, routed)           0.500     2.453    u2p_c/buff_pool_status/readback[24]
    SLICE_X18Y145        LUT6 (Prop_lut6_I4_O)        0.066     2.519 r  u2p_c/buff_pool_status/wb_dat_o[24]_i_1/O
                         net (fo=1, routed)           0.000     2.519    u2p_c/buff_pool_status/wb_dat_o[24]_i_1_n_0
    SLICE_X18Y145        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.780     2.213    u2p_c/buff_pool_status/wb_clk
    SLICE_X18Y145        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[24]/C
                         clock pessimism             -0.081     2.132    
                         clock uncertainty            0.181     2.313    
    SLICE_X18Y145        FDRE (Hold_fdre_C_D)         0.087     2.400    u2p_c/buff_pool_status/wb_dat_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u2p_c/shared_spi/datain_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.171ns (27.129%)  route 0.459ns (72.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.581     1.862    u2p_c/shared_spi/dsp_clk
    SLICE_X18Y143        FDRE                                         r  u2p_c/shared_spi/datain_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.107     1.969 r  u2p_c/shared_spi/datain_reg_reg[29]/Q
                         net (fo=3, routed)           0.459     2.428    u2p_c/buff_pool_status/readback[29]
    SLICE_X19Y144        LUT6 (Prop_lut6_I4_O)        0.064     2.492 r  u2p_c/buff_pool_status/wb_dat_o[29]_i_1/O
                         net (fo=1, routed)           0.000     2.492    u2p_c/buff_pool_status/wb_dat_o[29]_i_1_n_0
    SLICE_X19Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.780     2.213    u2p_c/buff_pool_status/wb_clk
    SLICE_X19Y144        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[29]/C
                         clock pessimism             -0.081     2.132    
                         clock uncertainty            0.181     2.313    
    SLICE_X19Y144        FDRE (Hold_fdre_C_D)         0.060     2.373    u2p_c/buff_pool_status/wb_dat_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u2p_c/shared_spi/datain_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/buff_pool_status/wb_dat_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.155ns (23.480%)  route 0.505ns (76.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.579     1.860    u2p_c/shared_spi/dsp_clk
    SLICE_X21Y142        FDRE                                         r  u2p_c/shared_spi/datain_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y142        FDRE (Prop_fdre_C_Q)         0.091     1.951 r  u2p_c/shared_spi/datain_reg_reg[6]/Q
                         net (fo=3, routed)           0.505     2.456    u2p_c/buff_pool_status/readback[6]
    SLICE_X22Y143        LUT6 (Prop_lut6_I4_O)        0.064     2.520 r  u2p_c/buff_pool_status/wb_dat_o[6]_i_1/O
                         net (fo=1, routed)           0.000     2.520    u2p_c/buff_pool_status/wb_dat_o[6]_i_1_n_0
    SLICE_X22Y143        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.779     2.212    u2p_c/buff_pool_status/wb_clk
    SLICE_X22Y143        FDRE                                         r  u2p_c/buff_pool_status/wb_dat_o_reg[6]/C
                         clock pessimism             -0.081     2.131    
                         clock uncertainty            0.181     2.312    
    SLICE_X22Y143        FDRE (Hold_fdre_C_D)         0.087     2.399    u2p_c/buff_pool_status/wb_dat_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  dcm_out

Setup :            0  Failing Endpoints,  Worst Slack        3.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/ddc_chain0/small_hb_i/d1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - clk_div rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.269ns (4.319%)  route 5.959ns (95.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         4.997     9.367    u2p_c/ddc_chain0/small_hb_i/d1_reg[16]_0
    SLICE_X78Y90         LUT2 (Prop_lut2_I1_O)        0.046     9.413 r  u2p_c/ddc_chain0/small_hb_i/d1[16]_i_1/O
                         net (fo=204, routed)         0.962    10.375    u2p_c/ddc_chain0/small_hb_i/stb_rnd_d1_reg_1[0]
    SLICE_X71Y82         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.260    13.954    u2p_c/ddc_chain0/small_hb_i/dsp_clk
    SLICE_X71Y82         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d1_reg[5]/C
                         clock pessimism              0.095    14.049    
                         clock uncertainty           -0.181    13.867    
    SLICE_X71Y82         FDRE (Setup_fdre_C_CE)      -0.290    13.577    u2p_c/ddc_chain0/small_hb_i/d1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.577    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/ddc_chain0/small_hb_i/d2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - clk_div rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.269ns (4.319%)  route 5.959ns (95.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         4.997     9.367    u2p_c/ddc_chain0/small_hb_i/d1_reg[16]_0
    SLICE_X78Y90         LUT2 (Prop_lut2_I1_O)        0.046     9.413 r  u2p_c/ddc_chain0/small_hb_i/d1[16]_i_1/O
                         net (fo=204, routed)         0.962    10.375    u2p_c/ddc_chain0/small_hb_i/stb_rnd_d1_reg_1[0]
    SLICE_X71Y82         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.260    13.954    u2p_c/ddc_chain0/small_hb_i/dsp_clk
    SLICE_X71Y82         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d2_reg[5]/C
                         clock pessimism              0.095    14.049    
                         clock uncertainty           -0.181    13.867    
    SLICE_X71Y82         FDRE (Setup_fdre_C_CE)      -0.290    13.577    u2p_c/ddc_chain0/small_hb_i/d2_reg[5]
  -------------------------------------------------------------------
                         required time                         13.577    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/ddc_chain0/small_hb_i/d3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - clk_div rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.269ns (4.319%)  route 5.959ns (95.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         4.997     9.367    u2p_c/ddc_chain0/small_hb_i/d1_reg[16]_0
    SLICE_X78Y90         LUT2 (Prop_lut2_I1_O)        0.046     9.413 r  u2p_c/ddc_chain0/small_hb_i/d1[16]_i_1/O
                         net (fo=204, routed)         0.962    10.375    u2p_c/ddc_chain0/small_hb_i/stb_rnd_d1_reg_1[0]
    SLICE_X70Y82         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.260    13.954    u2p_c/ddc_chain0/small_hb_i/dsp_clk
    SLICE_X70Y82         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d3_reg[5]/C
                         clock pessimism              0.095    14.049    
                         clock uncertainty           -0.181    13.867    
    SLICE_X70Y82         FDRE (Setup_fdre_C_CE)      -0.267    13.600    u2p_c/ddc_chain0/small_hb_i/d3_reg[5]
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/ddc_chain0/small_hb_i/d4_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - clk_div rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.269ns (4.319%)  route 5.959ns (95.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         4.997     9.367    u2p_c/ddc_chain0/small_hb_i/d1_reg[16]_0
    SLICE_X78Y90         LUT2 (Prop_lut2_I1_O)        0.046     9.413 r  u2p_c/ddc_chain0/small_hb_i/d1[16]_i_1/O
                         net (fo=204, routed)         0.962    10.375    u2p_c/ddc_chain0/small_hb_i/stb_rnd_d1_reg_1[0]
    SLICE_X70Y82         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d4_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.260    13.954    u2p_c/ddc_chain0/small_hb_i/dsp_clk
    SLICE_X70Y82         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d4_reg[5]/C
                         clock pessimism              0.095    14.049    
                         clock uncertainty           -0.181    13.867    
    SLICE_X70Y82         FDRE (Setup_fdre_C_CE)      -0.267    13.600    u2p_c/ddc_chain0/small_hb_i/d4_reg[5]
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/ddc_chain0/small_hb_i/d5_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - clk_div rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.269ns (4.319%)  route 5.959ns (95.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         4.997     9.367    u2p_c/ddc_chain0/small_hb_i/d1_reg[16]_0
    SLICE_X78Y90         LUT2 (Prop_lut2_I1_O)        0.046     9.413 r  u2p_c/ddc_chain0/small_hb_i/d1[16]_i_1/O
                         net (fo=204, routed)         0.962    10.375    u2p_c/ddc_chain0/small_hb_i/stb_rnd_d1_reg_1[0]
    SLICE_X70Y82         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d5_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.260    13.954    u2p_c/ddc_chain0/small_hb_i/dsp_clk
    SLICE_X70Y82         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d5_reg[5]/C
                         clock pessimism              0.095    14.049    
                         clock uncertainty           -0.181    13.867    
    SLICE_X70Y82         FDRE (Setup_fdre_C_CE)      -0.267    13.600    u2p_c/ddc_chain0/small_hb_i/d5_reg[5]
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/ddc_chain0/small_hb_i/d6_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - clk_div rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.269ns (4.319%)  route 5.959ns (95.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         4.997     9.367    u2p_c/ddc_chain0/small_hb_i/d1_reg[16]_0
    SLICE_X78Y90         LUT2 (Prop_lut2_I1_O)        0.046     9.413 r  u2p_c/ddc_chain0/small_hb_i/d1[16]_i_1/O
                         net (fo=204, routed)         0.962    10.375    u2p_c/ddc_chain0/small_hb_i/stb_rnd_d1_reg_1[0]
    SLICE_X70Y82         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d6_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.260    13.954    u2p_c/ddc_chain0/small_hb_i/dsp_clk
    SLICE_X70Y82         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d6_reg[5]/C
                         clock pessimism              0.095    14.049    
                         clock uncertainty           -0.181    13.867    
    SLICE_X70Y82         FDRE (Setup_fdre_C_CE)      -0.267    13.600    u2p_c/ddc_chain0/small_hb_i/d6_reg[5]
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/ddc_chain0/small_hb_i/d1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - clk_div rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.269ns (4.343%)  route 5.925ns (95.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns = ( 13.956 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         4.997     9.367    u2p_c/ddc_chain0/small_hb_i/d1_reg[16]_0
    SLICE_X78Y90         LUT2 (Prop_lut2_I1_O)        0.046     9.413 r  u2p_c/ddc_chain0/small_hb_i/d1[16]_i_1/O
                         net (fo=204, routed)         0.928    10.341    u2p_c/ddc_chain0/small_hb_i/stb_rnd_d1_reg_1[0]
    SLICE_X65Y88         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.262    13.956    u2p_c/ddc_chain0/small_hb_i/dsp_clk
    SLICE_X65Y88         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d1_reg[11]/C
                         clock pessimism              0.095    14.051    
                         clock uncertainty           -0.181    13.869    
    SLICE_X65Y88         FDRE (Setup_fdre_C_CE)      -0.290    13.579    u2p_c/ddc_chain0/small_hb_i/d1_reg[11]
  -------------------------------------------------------------------
                         required time                         13.579    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/ddc_chain0/small_hb_i/d3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - clk_div rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.269ns (4.353%)  route 5.911ns (95.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         4.997     9.367    u2p_c/ddc_chain0/small_hb_i/d1_reg[16]_0
    SLICE_X78Y90         LUT2 (Prop_lut2_I1_O)        0.046     9.413 r  u2p_c/ddc_chain0/small_hb_i/d1[16]_i_1/O
                         net (fo=204, routed)         0.914    10.327    u2p_c/ddc_chain0/small_hb_i/stb_rnd_d1_reg_1[0]
    SLICE_X65Y83         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.259    13.953    u2p_c/ddc_chain0/small_hb_i/dsp_clk
    SLICE_X65Y83         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d3_reg[0]/C
                         clock pessimism              0.095    14.048    
                         clock uncertainty           -0.181    13.866    
    SLICE_X65Y83         FDRE (Setup_fdre_C_CE)      -0.290    13.576    u2p_c/ddc_chain0/small_hb_i/d3_reg[0]
  -------------------------------------------------------------------
                         required time                         13.576    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/ddc_chain0/small_hb_i/d4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - clk_div rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.269ns (4.353%)  route 5.911ns (95.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         4.997     9.367    u2p_c/ddc_chain0/small_hb_i/d1_reg[16]_0
    SLICE_X78Y90         LUT2 (Prop_lut2_I1_O)        0.046     9.413 r  u2p_c/ddc_chain0/small_hb_i/d1[16]_i_1/O
                         net (fo=204, routed)         0.914    10.327    u2p_c/ddc_chain0/small_hb_i/stb_rnd_d1_reg_1[0]
    SLICE_X65Y83         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.259    13.953    u2p_c/ddc_chain0/small_hb_i/dsp_clk
    SLICE_X65Y83         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d4_reg[0]/C
                         clock pessimism              0.095    14.048    
                         clock uncertainty           -0.181    13.866    
    SLICE_X65Y83         FDRE (Setup_fdre_C_CE)      -0.290    13.576    u2p_c/ddc_chain0/small_hb_i/d4_reg[0]
  -------------------------------------------------------------------
                         required time                         13.576    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/ddc_chain0/small_hb_i/d5_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - clk_div rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.269ns (4.353%)  route 5.911ns (95.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         4.997     9.367    u2p_c/ddc_chain0/small_hb_i/d1_reg[16]_0
    SLICE_X78Y90         LUT2 (Prop_lut2_I1_O)        0.046     9.413 r  u2p_c/ddc_chain0/small_hb_i/d1[16]_i_1/O
                         net (fo=204, routed)         0.914    10.327    u2p_c/ddc_chain0/small_hb_i/stb_rnd_d1_reg_1[0]
    SLICE_X65Y83         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d5_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.259    13.953    u2p_c/ddc_chain0/small_hb_i/dsp_clk
    SLICE_X65Y83         FDRE                                         r  u2p_c/ddc_chain0/small_hb_i/d5_reg[0]/C
                         clock pessimism              0.095    14.048    
                         clock uncertainty           -0.181    13.866    
    SLICE_X65Y83         FDRE (Setup_fdre_C_CE)      -0.290    13.576    u2p_c/ddc_chain0/small_hb_i/d5_reg[0]
  -------------------------------------------------------------------
                         required time                         13.576    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  3.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/empty_reg/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.128ns (18.918%)  route 0.549ns (81.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.536     1.817    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.100     1.917 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         0.549     2.466    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/full_reg_1
    SLICE_X38Y153        LUT5 (Prop_lut5_I4_O)        0.028     2.494 r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/empty_i_1__17/O
                         net (fo=1, routed)           0.000     2.494    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/empty_i_1__17_n_0
    SLICE_X38Y153        FDRE                                         r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.741     2.174    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/dsp_clk
    SLICE_X38Y153        FDRE                                         r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/empty_reg/C
                         clock pessimism             -0.081     2.093    
                         clock uncertainty            0.181     2.274    
    SLICE_X38Y153        FDRE (Hold_fdre_C_D)         0.087     2.361    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/empty_reg
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/full_reg/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.128ns (19.255%)  route 0.537ns (80.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.536     1.817    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.100     1.917 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         0.537     2.454    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/full_reg_1
    SLICE_X41Y153        LUT5 (Prop_lut5_I0_O)        0.028     2.482 r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/full_i_1__14/O
                         net (fo=1, routed)           0.000     2.482    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/full_i_1__14_n_0
    SLICE_X41Y153        FDRE                                         r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.741     2.174    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/dsp_clk
    SLICE_X41Y153        FDRE                                         r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/full_reg/C
                         clock pessimism             -0.081     2.093    
                         clock uncertainty            0.181     2.274    
    SLICE_X41Y153        FDRE (Hold_fdre_C_D)         0.060     2.334    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/full_reg
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/empty_reg/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.128ns (19.255%)  route 0.537ns (80.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.536     1.817    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.100     1.917 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         0.537     2.454    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/full_reg_1
    SLICE_X41Y153        LUT5 (Prop_lut5_I4_O)        0.028     2.482 r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/empty_i_1__20/O
                         net (fo=1, routed)           0.000     2.482    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/empty_i_1__20_n_0
    SLICE_X41Y153        FDRE                                         r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.741     2.174    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/dsp_clk
    SLICE_X41Y153        FDRE                                         r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/empty_reg/C
                         clock pessimism             -0.081     2.093    
                         clock uncertainty            0.181     2.274    
    SLICE_X41Y153        FDRE (Hold_fdre_C_D)         0.060     2.334    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/empty_reg
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/full_reg/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.128ns (18.509%)  route 0.564ns (81.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.536     1.817    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.100     1.917 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         0.564     2.481    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/full_reg_1
    SLICE_X41Y153        LUT5 (Prop_lut5_I4_O)        0.028     2.509 r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/full_i_1__17/O
                         net (fo=1, routed)           0.000     2.509    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/full_i_1__17_n_0
    SLICE_X41Y153        FDRE                                         r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.741     2.174    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/dsp_clk
    SLICE_X41Y153        FDRE                                         r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/full_reg/C
                         clock pessimism             -0.081     2.093    
                         clock uncertainty            0.181     2.274    
    SLICE_X41Y153        FDRE (Hold_fdre_C_D)         0.061     2.335    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/full_reg
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/packet_router/cpu_out_fifo/tail_fifo/full_reg/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.128ns (16.243%)  route 0.660ns (83.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.536     1.817    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.100     1.917 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         0.660     2.577    u2p_c/packet_router/cpu_out_fifo/tail_fifo/full_reg_1
    SLICE_X38Y144        LUT6 (Prop_lut6_I0_O)        0.028     2.605 r  u2p_c/packet_router/cpu_out_fifo/tail_fifo/full_i_1__33/O
                         net (fo=1, routed)           0.000     2.605    u2p_c/packet_router/cpu_out_fifo/tail_fifo/full_i_1__33_n_0
    SLICE_X38Y144        FDRE                                         r  u2p_c/packet_router/cpu_out_fifo/tail_fifo/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.750     2.183    u2p_c/packet_router/cpu_out_fifo/tail_fifo/dsp_clk
    SLICE_X38Y144        FDRE                                         r  u2p_c/packet_router/cpu_out_fifo/tail_fifo/full_reg/C
                         clock pessimism             -0.081     2.102    
                         clock uncertainty            0.181     2.283    
    SLICE_X38Y144        FDRE (Hold_fdre_C_D)         0.087     2.370    u2p_c/packet_router/cpu_out_fifo/tail_fifo/full_reg
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/sfc/has_tsi_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.128ns (16.585%)  route 0.644ns (83.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.536     1.817    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.100     1.917 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         0.644     2.561    u2p_c/sfc/out_state_reg[1]_0
    SLICE_X41Y143        LUT6 (Prop_lut6_I3_O)        0.028     2.589 r  u2p_c/sfc/has_tsi_reg_i_1/O
                         net (fo=1, routed)           0.000     2.589    u2p_c/sfc/has_tsi_reg_i_1_n_0
    SLICE_X41Y143        FDRE                                         r  u2p_c/sfc/has_tsi_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.750     2.183    u2p_c/sfc/dsp_clk
    SLICE_X41Y143        FDRE                                         r  u2p_c/sfc/has_tsi_reg_reg/C
                         clock pessimism             -0.081     2.102    
                         clock uncertainty            0.181     2.283    
    SLICE_X41Y143        FDRE (Hold_fdre_C_D)         0.060     2.343    u2p_c/sfc/has_tsi_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/full_reg/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.128ns (16.245%)  route 0.660ns (83.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.536     1.817    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.100     1.917 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         0.660     2.577    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/full_reg_2
    SLICE_X39Y146        LUT6 (Prop_lut6_I0_O)        0.028     2.605 r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/full_i_1__34/O
                         net (fo=1, routed)           0.000     2.605    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/full_i_1__34_n_0
    SLICE_X39Y146        FDRE                                         r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.750     2.183    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/dsp_clk
    SLICE_X39Y146        FDRE                                         r  u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/full_reg/C
                         clock pessimism             -0.081     2.102    
                         clock uncertainty            0.181     2.283    
    SLICE_X39Y146        FDRE (Hold_fdre_C_D)         0.061     2.344    u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/full_reg
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/packet_router/cpu_out_fifo/tail_fifo/empty_reg__0/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.128ns (15.702%)  route 0.687ns (84.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.536     1.817    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.100     1.917 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         0.687     2.604    u2p_c/packet_router/cpu_out_fifo/tail_fifo/full_reg_1
    SLICE_X38Y144        LUT6 (Prop_lut6_I5_O)        0.028     2.632 r  u2p_c/packet_router/cpu_out_fifo/tail_fifo/empty_i_1__35/O
                         net (fo=1, routed)           0.000     2.632    u2p_c/packet_router/cpu_out_fifo/tail_fifo/empty_i_1__35_n_0
    SLICE_X38Y144        FDRE                                         r  u2p_c/packet_router/cpu_out_fifo/tail_fifo/empty_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.750     2.183    u2p_c/packet_router/cpu_out_fifo/tail_fifo/dsp_clk
    SLICE_X38Y144        FDRE                                         r  u2p_c/packet_router/cpu_out_fifo/tail_fifo/empty_reg__0/C
                         clock pessimism             -0.081     2.102    
                         clock uncertainty            0.181     2.283    
    SLICE_X38Y144        FDRE (Hold_fdre_C_D)         0.087     2.370    u2p_c/packet_router/cpu_out_fifo/tail_fifo/empty_reg__0
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/packet_router/cpu_out_fifo/head_fifo/full_reg__0/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.128ns (16.204%)  route 0.662ns (83.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.536     1.817    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.100     1.917 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         0.662     2.579    u2p_c/packet_router/cpu_out_fifo/head_fifo/empty_reg_0
    SLICE_X39Y146        LUT6 (Prop_lut6_I0_O)        0.028     2.607 r  u2p_c/packet_router/cpu_out_fifo/head_fifo/full_i_1__35/O
                         net (fo=1, routed)           0.000     2.607    u2p_c/packet_router/cpu_out_fifo/head_fifo/full_i_1__35_n_0
    SLICE_X39Y146        FDRE                                         r  u2p_c/packet_router/cpu_out_fifo/head_fifo/full_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.750     2.183    u2p_c/packet_router/cpu_out_fifo/head_fifo/dsp_clk
    SLICE_X39Y146        FDRE                                         r  u2p_c/packet_router/cpu_out_fifo/head_fifo/full_reg__0/C
                         clock pessimism             -0.081     2.102    
                         clock uncertainty            0.181     2.283    
    SLICE_X39Y146        FDRE (Hold_fdre_C_D)         0.060     2.343    u2p_c/packet_router/cpu_out_fifo/head_fifo/full_reg__0
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/sfc/has_tsf_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.128ns (14.329%)  route 0.765ns (85.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.536     1.817    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.100     1.917 r  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         0.765     2.682    u2p_c/sfc/out_state_reg[1]_0
    SLICE_X44Y142        LUT6 (Prop_lut6_I3_O)        0.028     2.710 r  u2p_c/sfc/has_tsf_reg_i_1/O
                         net (fo=1, routed)           0.000     2.710    u2p_c/sfc/has_tsf_reg_i_1_n_0
    SLICE_X44Y142        FDRE                                         r  u2p_c/sfc/has_tsf_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.746     2.179    u2p_c/sfc/dsp_clk
    SLICE_X44Y142        FDRE                                         r  u2p_c/sfc/has_tsf_reg_reg/C
                         clock pessimism             -0.081     2.098    
                         clock uncertainty            0.181     2.279    
    SLICE_X44Y142        FDRE (Hold_fdre_C_D)         0.087     2.366    u2p_c/sfc/has_tsf_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.344    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  dcm_out

Setup :            0  Failing Endpoints,  Worst Slack        7.331ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.579ns  (logic 0.204ns (35.242%)  route 0.375ns (64.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.375     0.579    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X65Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y156        FDRE (Setup_fdre_C_D)       -0.090     7.910    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.344ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (36.009%)  route 0.363ns (63.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.363     0.567    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X65Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y154        FDRE (Setup_fdre_C_D)       -0.089     7.911    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  7.344    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.581ns  (logic 0.223ns (38.354%)  route 0.358ns (61.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.358     0.581    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X63Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y156        FDRE (Setup_fdre_C_D)       -0.010     7.990    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.525ns  (logic 0.236ns (44.939%)  route 0.289ns (55.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y153                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X66Y153        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.289     0.525    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X62Y153        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X62Y153        FDRE (Setup_fdre_C_D)       -0.060     7.940    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  7.415    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.437%)  route 0.277ns (57.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.277     0.481    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X65Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y154        FDRE (Setup_fdre_C_D)       -0.093     7.907    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.546ns  (logic 0.223ns (40.820%)  route 0.323ns (59.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.323     0.546    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X65Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y154        FDRE (Setup_fdre_C_D)       -0.009     7.991    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.541ns  (logic 0.259ns (47.904%)  route 0.282ns (52.096%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y153                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X66Y153        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.282     0.541    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X63Y153        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y153        FDRE (Setup_fdre_C_D)       -0.010     7.990    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.492ns  (logic 0.204ns (41.502%)  route 0.288ns (58.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y154                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X67Y154        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.288     0.492    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X62Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X62Y154        FDRE (Setup_fdre_C_D)       -0.059     7.941    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.498ns  (logic 0.223ns (44.746%)  route 0.275ns (55.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.275     0.498    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X65Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y154        FDRE (Setup_fdre_C_D)       -0.009     7.991    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  7.493    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.481ns  (logic 0.223ns (46.387%)  route 0.258ns (53.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.258     0.481    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X63Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y156        FDRE (Setup_fdre_C_D)       -0.009     7.991    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  7.510    





---------------------------------------------------------------------------------------------------
From Clock:  dcm_out
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.188ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.751ns  (logic 0.204ns (27.171%)  route 0.547ns (72.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y153        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.547     0.751    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X66Y153        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y153        FDRE (Setup_fdre_C_D)       -0.061     9.939    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  9.188    

Slack (MET) :             9.331ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.577ns  (logic 0.204ns (35.378%)  route 0.373ns (64.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y155                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X63Y155        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.373     0.577    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X67Y155        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y155        FDRE (Setup_fdre_C_D)       -0.092     9.908    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  9.331    

Slack (MET) :             9.345ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.565ns  (logic 0.204ns (36.119%)  route 0.361ns (63.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y155                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X63Y155        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.361     0.565    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X67Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y154        FDRE (Setup_fdre_C_D)       -0.090     9.910    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  9.345    

Slack (MET) :             9.358ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.581ns  (logic 0.204ns (35.135%)  route 0.377ns (64.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y156                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X63Y156        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.377     0.581    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X66Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y156        FDRE (Setup_fdre_C_D)       -0.061     9.939    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  9.358    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.524%)  route 0.371ns (62.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X63Y153        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.371     0.594    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X67Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y154        FDRE (Setup_fdre_C_D)       -0.009     9.991    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  9.397    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.498ns  (logic 0.204ns (41.002%)  route 0.294ns (58.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X63Y154        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.498    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X66Y153        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y153        FDRE (Setup_fdre_C_D)       -0.061     9.939    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.555ns  (logic 0.259ns (46.670%)  route 0.296ns (53.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y154                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X70Y154        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.296     0.555    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X68Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y154        FDRE (Setup_fdre_C_D)        0.021    10.021    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  9.466    

Slack (MET) :             9.508ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.513ns  (logic 0.223ns (43.430%)  route 0.290ns (56.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X63Y154        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.290     0.513    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X66Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y154        FDRE (Setup_fdre_C_D)        0.021    10.021    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  9.508    

Slack (MET) :             9.508ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.513ns  (logic 0.223ns (43.430%)  route 0.290ns (56.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y155                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X63Y155        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.290     0.513    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X66Y155        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y155        FDRE (Setup_fdre_C_D)        0.021    10.021    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  9.508    

Slack (MET) :             9.508ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.513ns  (logic 0.223ns (43.430%)  route 0.290ns (56.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y156                                     0.000     0.000 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X63Y156        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.290     0.513    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X66Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y156        FDRE (Setup_fdre_C_D)        0.021    10.021    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  9.508    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_TO_MAC_fbout
  To Clock:  CLK_TO_MAC_fbout

Setup :            0  Failing Endpoints,  Worst Slack        5.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.223ns (10.837%)  route 1.835ns (89.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 6.474 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.217    -1.826    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y155        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDPE (Prop_fdpe_C_Q)         0.223    -1.603 f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=33, routed)          1.835     0.232    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_1
    SLICE_X65Y150        FDCE                                         f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.080     6.474    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y150        FDCE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.424     6.050    
                         clock uncertainty           -0.045     6.004    
    SLICE_X65Y150        FDCE (Recov_fdce_C_CLR)     -0.212     5.792    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.792    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.223ns (10.837%)  route 1.835ns (89.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 6.474 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.217    -1.826    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y155        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDPE (Prop_fdpe_C_Q)         0.223    -1.603 f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=33, routed)          1.835     0.232    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_1
    SLICE_X65Y150        FDCE                                         f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.080     6.474    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y150        FDCE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.424     6.050    
                         clock uncertainty           -0.045     6.004    
    SLICE_X65Y150        FDCE (Recov_fdce_C_CLR)     -0.212     5.792    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.792    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.223ns (10.837%)  route 1.835ns (89.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 6.474 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.217    -1.826    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y155        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDPE (Prop_fdpe_C_Q)         0.223    -1.603 f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=33, routed)          1.835     0.232    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_1
    SLICE_X65Y150        FDCE                                         f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.080     6.474    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y150        FDCE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.424     6.050    
                         clock uncertainty           -0.045     6.004    
    SLICE_X65Y150        FDCE (Recov_fdce_C_CLR)     -0.212     5.792    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.792    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.223ns (10.837%)  route 1.835ns (89.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 6.474 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.217    -1.826    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y155        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDPE (Prop_fdpe_C_Q)         0.223    -1.603 f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=33, routed)          1.835     0.232    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_1
    SLICE_X65Y150        FDCE                                         f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.080     6.474    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y150        FDCE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.424     6.050    
                         clock uncertainty           -0.045     6.004    
    SLICE_X65Y150        FDCE (Recov_fdce_C_CLR)     -0.212     5.792    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.792    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.223ns (10.837%)  route 1.835ns (89.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 6.474 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.217    -1.826    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y155        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDPE (Prop_fdpe_C_Q)         0.223    -1.603 f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=33, routed)          1.835     0.232    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_1
    SLICE_X65Y150        FDCE                                         f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.080     6.474    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y150        FDCE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.424     6.050    
                         clock uncertainty           -0.045     6.004    
    SLICE_X65Y150        FDCE (Recov_fdce_C_CLR)     -0.212     5.792    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.792    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.223ns (10.837%)  route 1.835ns (89.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 6.474 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.217    -1.826    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y155        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDPE (Prop_fdpe_C_Q)         0.223    -1.603 f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=33, routed)          1.835     0.232    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_1
    SLICE_X65Y150        FDPE                                         f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.080     6.474    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y150        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.424     6.050    
                         clock uncertainty           -0.045     6.004    
    SLICE_X65Y150        FDPE (Recov_fdpe_C_PRE)     -0.178     5.826    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.826    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.223ns (12.499%)  route 1.561ns (87.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 6.474 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.217    -1.826    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y155        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDPE (Prop_fdpe_C_Q)         0.223    -1.603 f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=33, routed)          1.561    -0.042    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_1
    SLICE_X65Y152        FDCE                                         f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.080     6.474    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y152        FDCE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.424     6.050    
                         clock uncertainty           -0.045     6.004    
    SLICE_X65Y152        FDCE (Recov_fdce_C_CLR)     -0.212     5.792    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.792    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.223ns (12.499%)  route 1.561ns (87.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 6.474 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.217    -1.826    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y155        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDPE (Prop_fdpe_C_Q)         0.223    -1.603 f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=33, routed)          1.561    -0.042    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_1
    SLICE_X65Y152        FDCE                                         f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.080     6.474    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y152        FDCE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.424     6.050    
                         clock uncertainty           -0.045     6.004    
    SLICE_X65Y152        FDCE (Recov_fdce_C_CLR)     -0.212     5.792    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.792    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.223ns (12.499%)  route 1.561ns (87.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 6.474 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.217    -1.826    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y155        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDPE (Prop_fdpe_C_Q)         0.223    -1.603 f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=33, routed)          1.561    -0.042    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_1
    SLICE_X65Y152        FDCE                                         f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.080     6.474    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y152        FDCE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.424     6.050    
                         clock uncertainty           -0.045     6.004    
    SLICE_X65Y152        FDCE (Recov_fdce_C_CLR)     -0.212     5.792    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.792    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_TO_MAC_fbout rise@8.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.223ns (12.499%)  route 1.561ns (87.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 6.474 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.217    -1.826    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y155        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDPE (Prop_fdpe_C_Q)         0.223    -1.603 f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=33, routed)          1.561    -0.042    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_1
    SLICE_X65Y152        FDCE                                         f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      8.000     8.000 r  
    L19                                               0.000     8.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     8.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phyclk/O
                         net (fo=1, routed)           1.001    10.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363     3.978 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333     5.311    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.394 r  phyclk_fb/O
                         net (fo=664, routed)         1.080     6.474    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y152        FDCE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.424     6.050    
                         clock uncertainty           -0.045     6.004    
    SLICE_X65Y152        FDCE (Recov_fdce_C_CLR)     -0.212     5.792    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.792    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  5.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.035%)  route 0.170ns (62.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.540    -0.394    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y141        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDPE (Prop_fdpe_C_Q)         0.100    -0.294 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.170    -0.124    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X52Y141        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.741    -0.455    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y141        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.094    -0.361    
    SLICE_X52Y141        FDCE (Remov_fdce_C_CLR)     -0.069    -0.430    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.035%)  route 0.170ns (62.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.540    -0.394    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y141        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDPE (Prop_fdpe_C_Q)         0.100    -0.294 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.170    -0.124    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X52Y141        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.741    -0.455    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y141        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.094    -0.361    
    SLICE_X52Y141        FDCE (Remov_fdce_C_CLR)     -0.069    -0.430    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.035%)  route 0.170ns (62.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.540    -0.394    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y141        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDPE (Prop_fdpe_C_Q)         0.100    -0.294 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.170    -0.124    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X52Y141        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.741    -0.455    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y141        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.094    -0.361    
    SLICE_X52Y141        FDCE (Remov_fdce_C_CLR)     -0.069    -0.430    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.035%)  route 0.170ns (62.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.540    -0.394    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y141        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDPE (Prop_fdpe_C_Q)         0.100    -0.294 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.170    -0.124    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X52Y141        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.741    -0.455    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y141        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.094    -0.361    
    SLICE_X52Y141        FDCE (Remov_fdce_C_CLR)     -0.069    -0.430    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.035%)  route 0.170ns (62.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.540    -0.394    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y141        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDPE (Prop_fdpe_C_Q)         0.100    -0.294 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.170    -0.124    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X52Y141        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.741    -0.455    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y141        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.094    -0.361    
    SLICE_X52Y141        FDCE (Remov_fdce_C_CLR)     -0.069    -0.430    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.035%)  route 0.170ns (62.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.540    -0.394    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y141        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDPE (Prop_fdpe_C_Q)         0.100    -0.294 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.170    -0.124    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X52Y141        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.741    -0.455    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y141        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.094    -0.361    
    SLICE_X52Y141        FDCE (Remov_fdce_C_CLR)     -0.069    -0.430    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.035%)  route 0.170ns (62.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.540    -0.394    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y141        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDPE (Prop_fdpe_C_Q)         0.100    -0.294 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.170    -0.124    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X52Y141        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.741    -0.455    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y141        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.094    -0.361    
    SLICE_X52Y141        FDCE (Remov_fdce_C_CLR)     -0.069    -0.430    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.326%)  route 0.168ns (62.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.540    -0.394    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y141        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDPE (Prop_fdpe_C_Q)         0.100    -0.294 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.168    -0.126    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0
    SLICE_X53Y141        FDPE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.741    -0.455    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X53Y141        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.094    -0.361    
    SLICE_X53Y141        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.433    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.326%)  route 0.168ns (62.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.540    -0.394    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y141        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDPE (Prop_fdpe_C_Q)         0.100    -0.294 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.168    -0.126    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X53Y141        FDPE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.741    -0.455    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X53Y141        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.094    -0.361    
    SLICE_X53Y141        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.433    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock CLK_TO_MAC_fbout  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_TO_MAC_fbout rise@0.000ns - CLK_TO_MAC_fbout rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.326%)  route 0.168ns (62.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  phyclk/O
                         net (fo=1, routed)           0.503     0.900    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.439    -1.539 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.960    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.934 r  phyclk_fb/O
                         net (fo=664, routed)         0.540    -0.394    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y141        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDPE (Prop_fdpe_C_Q)         0.100    -0.294 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.168    -0.126    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X53Y141        FDPE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         0.593     0.593 r  phyclk/O
                         net (fo=1, routed)           0.554     1.147    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.015    -1.868 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           0.642    -1.226    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.196 r  phyclk_fb/O
                         net (fo=664, routed)         0.741    -0.455    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X53Y141        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.094    -0.361    
    SLICE_X53Y141        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.433    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.259ns (30.503%)  route 0.590ns (69.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 12.017 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.218     4.405    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y159        FDPE (Prop_fdpe_C_Q)         0.259     4.664 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.590     5.254    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X67Y156        FDCE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.080    12.017    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y156        FDCE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.343    12.360    
                         clock uncertainty           -0.035    12.325    
    SLICE_X67Y156        FDCE (Recov_fdce_C_CLR)     -0.212    12.113    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.113    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.259ns (30.503%)  route 0.590ns (69.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 12.017 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.218     4.405    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y159        FDPE (Prop_fdpe_C_Q)         0.259     4.664 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.590     5.254    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X67Y156        FDCE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.080    12.017    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y156        FDCE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.343    12.360    
                         clock uncertainty           -0.035    12.325    
    SLICE_X67Y156        FDCE (Recov_fdce_C_CLR)     -0.212    12.113    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.113    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.259ns (30.503%)  route 0.590ns (69.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 12.017 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.218     4.405    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y159        FDPE (Prop_fdpe_C_Q)         0.259     4.664 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.590     5.254    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X67Y156        FDPE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.080    12.017    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y156        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.343    12.360    
                         clock uncertainty           -0.035    12.325    
    SLICE_X67Y156        FDPE (Recov_fdpe_C_PRE)     -0.178    12.147    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.204ns (28.769%)  route 0.505ns (71.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 12.017 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.218     4.405    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X69Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y159        FDPE (Prop_fdpe_C_Q)         0.204     4.609 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.505     5.114    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y158        FDPE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.080    12.017    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y158        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.363    12.380    
                         clock uncertainty           -0.035    12.345    
    SLICE_X70Y158        FDPE (Recov_fdpe_C_PRE)     -0.270    12.075    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.259ns (34.142%)  route 0.500ns (65.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 12.019 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.218     4.405    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y159        FDPE (Prop_fdpe_C_Q)         0.259     4.664 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.500     5.163    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X69Y155        FDCE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.082    12.019    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y155        FDCE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.363    12.382    
                         clock uncertainty           -0.035    12.347    
    SLICE_X69Y155        FDCE (Recov_fdce_C_CLR)     -0.212    12.135    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.259ns (34.142%)  route 0.500ns (65.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 12.019 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.218     4.405    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y159        FDPE (Prop_fdpe_C_Q)         0.259     4.664 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.500     5.163    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X69Y155        FDCE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.082    12.019    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y155        FDCE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.363    12.382    
                         clock uncertainty           -0.035    12.347    
    SLICE_X69Y155        FDCE (Recov_fdce_C_CLR)     -0.212    12.135    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.259ns (34.142%)  route 0.500ns (65.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 12.019 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.218     4.405    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y159        FDPE (Prop_fdpe_C_Q)         0.259     4.664 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.500     5.163    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X69Y155        FDCE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.082    12.019    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y155        FDCE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.363    12.382    
                         clock uncertainty           -0.035    12.347    
    SLICE_X69Y155        FDCE (Recov_fdce_C_CLR)     -0.212    12.135    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.259ns (34.142%)  route 0.500ns (65.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 12.019 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.218     4.405    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y159        FDPE (Prop_fdpe_C_Q)         0.259     4.664 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.500     5.163    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X69Y155        FDCE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.082    12.019    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y155        FDCE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.363    12.382    
                         clock uncertainty           -0.035    12.347    
    SLICE_X69Y155        FDCE (Recov_fdce_C_CLR)     -0.212    12.135    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.994ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.204ns (28.769%)  route 0.505ns (71.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 12.017 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.218     4.405    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X69Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y159        FDPE (Prop_fdpe_C_Q)         0.204     4.609 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.505     5.114    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y158        FDPE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.080    12.017    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y158        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.363    12.380    
                         clock uncertainty           -0.035    12.345    
    SLICE_X70Y158        FDPE (Recov_fdpe_C_PRE)     -0.237    12.108    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  6.994    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.259ns (34.142%)  route 0.500ns (65.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 12.019 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.218     4.405    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y159        FDPE (Prop_fdpe_C_Q)         0.259     4.664 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.500     5.163    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X68Y155        FDCE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     9.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503    10.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.082    12.019    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y155        FDCE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.363    12.382    
                         clock uncertainty           -0.035    12.347    
    SLICE_X68Y155        FDCE (Recov_fdce_C_CLR)     -0.187    12.160    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  6.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.274%)  route 0.141ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.532     1.670    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X69Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y159        FDPE (Prop_fdpe_C_Q)         0.091     1.761 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.141     1.902    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y159        FDCE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.736     2.139    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDCE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.455     1.684    
    SLICE_X70Y159        FDCE (Remov_fdce_C_CLR)     -0.088     1.596    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.274%)  route 0.141ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.532     1.670    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X69Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y159        FDPE (Prop_fdpe_C_Q)         0.091     1.761 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.141     1.902    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y159        FDCE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.736     2.139    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDCE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.455     1.684    
    SLICE_X70Y159        FDCE (Remov_fdce_C_CLR)     -0.088     1.596    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.274%)  route 0.141ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.532     1.670    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X69Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y159        FDPE (Prop_fdpe_C_Q)         0.091     1.761 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.141     1.902    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y159        FDCE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.736     2.139    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDCE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.455     1.684    
    SLICE_X70Y159        FDCE (Remov_fdce_C_CLR)     -0.088     1.596    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.274%)  route 0.141ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.532     1.670    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X69Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y159        FDPE (Prop_fdpe_C_Q)         0.091     1.761 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.141     1.902    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y159        FDCE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.736     2.139    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDCE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.455     1.684    
    SLICE_X70Y159        FDCE (Remov_fdce_C_CLR)     -0.088     1.596    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.274%)  route 0.141ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.532     1.670    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X69Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y159        FDPE (Prop_fdpe_C_Q)         0.091     1.761 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.141     1.902    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y159        FDPE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.736     2.139    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.455     1.684    
    SLICE_X70Y159        FDPE (Remov_fdpe_C_PRE)     -0.090     1.594    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.274%)  route 0.141ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.532     1.670    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X69Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y159        FDPE (Prop_fdpe_C_Q)         0.091     1.761 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.141     1.902    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y159        FDPE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.736     2.139    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.455     1.684    
    SLICE_X70Y159        FDPE (Remov_fdpe_C_PRE)     -0.090     1.594    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.216%)  route 0.141ns (56.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.532     1.670    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y158        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDPE (Prop_fdpe_C_Q)         0.107     1.777 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.141     1.918    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X68Y158        FDPE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.736     2.139    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X68Y158        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.455     1.684    
    SLICE_X68Y158        FDPE (Remov_fdpe_C_PRE)     -0.088     1.596    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.216%)  route 0.141ns (56.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.532     1.670    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y158        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDPE (Prop_fdpe_C_Q)         0.107     1.777 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.141     1.918    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X68Y158        FDPE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.736     2.139    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X68Y158        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.455     1.684    
    SLICE_X68Y158        FDPE (Remov_fdpe_C_PRE)     -0.088     1.596    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.629%)  route 0.151ns (62.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.532     1.670    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X69Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y159        FDPE (Prop_fdpe_C_Q)         0.091     1.761 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.151     1.912    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y158        FDPE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.736     2.139    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y158        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.455     1.684    
    SLICE_X69Y158        FDPE (Remov_fdpe_C_PRE)     -0.110     1.574    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.118ns (36.098%)  route 0.209ns (63.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.704     1.112    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.138 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.532     1.670    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y159        FDPE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y159        FDPE (Prop_fdpe_C_Q)         0.118     1.788 f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.209     1.997    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X68Y156        FDCE                                         f  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         0.604     0.604 r  gmii_rx_clk/O
                         net (fo=1, routed)           0.769     1.373    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.403 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         0.737     2.140    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y156        FDCE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.455     1.685    
    SLICE_X68Y156        FDCE (Remov_fdce_C_CLR)     -0.050     1.635    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.362    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack       16.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.816ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.316ns (10.930%)  route 2.575ns (89.070%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 23.900 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         1.105     5.475    u2p_c_n_162
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.568 f  x0_reg[26]_i_1__0/O
                         net (fo=8327, routed)        1.470     7.038    u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[3]_rep_5
    SLICE_X3Y148         FDCE                                         f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.206    23.900    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X3Y148         FDCE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[6]/C
                         clock pessimism              0.228    24.128    
                         clock uncertainty           -0.061    24.066    
    SLICE_X3Y148         FDCE (Recov_fdce_C_CLR)     -0.212    23.854    u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.854    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                 16.816    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.316ns (10.938%)  route 2.573ns (89.062%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 23.899 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         1.105     5.475    u2p_c_n_162
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.568 f  x0_reg[26]_i_1__0/O
                         net (fo=8327, routed)        1.468     7.036    u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[3]_rep_5
    SLICE_X7Y148         FDCE                                         f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.205    23.899    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X7Y148         FDCE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[5]/C
                         clock pessimism              0.228    24.127    
                         clock uncertainty           -0.061    24.065    
    SLICE_X7Y148         FDCE (Recov_fdce_C_CLR)     -0.212    23.853    u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         23.853    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/zpu_top0/zpu_system0/my_zpu_core/pc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.316ns (10.938%)  route 2.573ns (89.062%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 23.899 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         1.105     5.475    u2p_c_n_162
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.568 f  x0_reg[26]_i_1__0/O
                         net (fo=8327, routed)        1.468     7.036    u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[3]_rep_5
    SLICE_X7Y149         FDCE                                         f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.205    23.899    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X7Y149         FDCE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/pc_reg[1]/C
                         clock pessimism              0.228    24.127    
                         clock uncertainty           -0.061    24.065    
    SLICE_X7Y149         FDCE (Recov_fdce_C_CLR)     -0.212    23.853    u2p_c/zpu_top0/zpu_system0/my_zpu_core/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         23.853    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/zpu_top0/zpu_system0/my_zpu_core/pc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.316ns (10.938%)  route 2.573ns (89.062%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 23.899 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         1.105     5.475    u2p_c_n_162
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.568 f  x0_reg[26]_i_1__0/O
                         net (fo=8327, routed)        1.468     7.036    u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[3]_rep_5
    SLICE_X7Y149         FDCE                                         f  u2p_c/zpu_top0/zpu_system0/my_zpu_core/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.205    23.899    u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_clk
    SLICE_X7Y149         FDCE                                         r  u2p_c/zpu_top0/zpu_system0/my_zpu_core/pc_reg[4]/C
                         clock pessimism              0.228    24.127    
                         clock uncertainty           -0.061    24.065    
    SLICE_X7Y149         FDCE (Recov_fdce_C_CLR)     -0.212    23.853    u2p_c/zpu_top0/zpu_system0/my_zpu_core/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         23.853    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/BitCounter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.316ns (11.142%)  route 2.520ns (88.858%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 23.846 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         1.105     5.475    u2p_c_n_162
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.568 f  x0_reg[26]_i_1__0/O
                         net (fo=8327, routed)        1.415     6.983    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/Prsd_reg[0]
    SLICE_X13Y145        FDCE                                         f  u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/BitCounter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.152    23.846    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/wb_clk
    SLICE_X13Y145        FDCE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/BitCounter_reg[6]/C
                         clock pessimism              0.228    24.074    
                         clock uncertainty           -0.061    24.012    
    SLICE_X13Y145        FDCE (Recov_fdce_C_CLR)     -0.212    23.800    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/BitCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         23.800    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/EndBusy_d_reg/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.316ns (11.142%)  route 2.520ns (88.858%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 23.846 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         1.105     5.475    u2p_c_n_162
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.568 f  x0_reg[26]_i_1__0/O
                         net (fo=8327, routed)        1.415     6.983    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/Prsd_reg[0]
    SLICE_X13Y149        FDCE                                         f  u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/EndBusy_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.152    23.846    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/wb_clk
    SLICE_X13Y149        FDCE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/EndBusy_d_reg/C
                         clock pessimism              0.228    24.074    
                         clock uncertainty           -0.061    24.012    
    SLICE_X13Y149        FDCE (Recov_fdce_C_CLR)     -0.212    23.800    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/EndBusy_d_reg
  -------------------------------------------------------------------
                         required time                         23.800    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/EndBusy_reg/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.316ns (11.142%)  route 2.520ns (88.858%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 23.846 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         1.105     5.475    u2p_c_n_162
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.568 f  x0_reg[26]_i_1__0/O
                         net (fo=8327, routed)        1.415     6.983    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/Prsd_reg[0]
    SLICE_X13Y149        FDCE                                         f  u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/EndBusy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.152    23.846    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/wb_clk
    SLICE_X13Y149        FDCE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/EndBusy_reg/C
                         clock pessimism              0.228    24.074    
                         clock uncertainty           -0.061    24.012    
    SLICE_X13Y149        FDCE (Recov_fdce_C_CLR)     -0.212    23.800    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/EndBusy_reg
  -------------------------------------------------------------------
                         required time                         23.800    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/InProgress_reg/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.316ns (11.142%)  route 2.520ns (88.858%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 23.846 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         1.105     5.475    u2p_c_n_162
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.568 f  x0_reg[26]_i_1__0/O
                         net (fo=8327, routed)        1.415     6.983    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/Prsd_reg[0]
    SLICE_X13Y148        FDCE                                         f  u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/InProgress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.152    23.846    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/wb_clk
    SLICE_X13Y148        FDCE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/InProgress_reg/C
                         clock pessimism              0.228    24.074    
                         clock uncertainty           -0.061    24.012    
    SLICE_X13Y148        FDCE (Recov_fdce_C_CLR)     -0.212    23.800    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/InProgress_reg
  -------------------------------------------------------------------
                         required time                         23.800    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/Nvalid_reg/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.316ns (11.142%)  route 2.520ns (88.858%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 23.846 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         1.105     5.475    u2p_c_n_162
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.568 f  x0_reg[26]_i_1__0/O
                         net (fo=8327, routed)        1.415     6.983    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/Prsd_reg[0]
    SLICE_X13Y149        FDCE                                         f  u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/Nvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.152    23.846    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/wb_clk
    SLICE_X13Y149        FDCE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/Nvalid_reg/C
                         clock pessimism              0.228    24.074    
                         clock uncertainty           -0.061    24.012    
    SLICE_X13Y149        FDCE (Recov_fdce_C_CLR)     -0.212    23.800    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/Nvalid_reg
  -------------------------------------------------------------------
                         required time                         23.800    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 u2p_c/wb_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/RStatStart_reg/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_div rise@20.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.316ns (11.142%)  route 2.520ns (88.858%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 23.846 - 20.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.225     4.147    u2p_c/wb_clk
    SLICE_X43Y154        FDRE                                         r  u2p_c/wb_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.223     4.370 f  u2p_c/wb_rst_reg/Q
                         net (fo=426, routed)         1.105     5.475    u2p_c_n_162
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.568 f  x0_reg[26]_i_1__0/O
                         net (fo=8327, routed)        1.415     6.983    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/Prsd_reg[0]
    SLICE_X13Y149        FDCE                                         f  u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/RStatStart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   20.000    20.000 r  
    W9                                                0.000    20.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    20.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    20.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    22.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    24.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681    20.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989    22.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    22.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.152    23.846    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/wb_clk
    SLICE_X13Y149        FDCE                                         r  u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/RStatStart_reg/C
                         clock pessimism              0.228    24.074    
                         clock uncertainty           -0.061    24.012    
    SLICE_X13Y149        FDCE (Recov_fdce_C_CLR)     -0.212    23.800    u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/RStatStart_reg
  -------------------------------------------------------------------
                         required time                         23.800    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                 16.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.388%)  route 0.209ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.540     1.821    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y133        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDPE (Prop_fdpe_C_Q)         0.100     1.921 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.209     2.130    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y135        FDCE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.737     2.170    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y135        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.320     1.850    
    SLICE_X53Y135        FDCE (Remov_fdce_C_CLR)     -0.069     1.781    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.388%)  route 0.209ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.540     1.821    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y133        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDPE (Prop_fdpe_C_Q)         0.100     1.921 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.209     2.130    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y135        FDCE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.737     2.170    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y135        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.320     1.850    
    SLICE_X53Y135        FDCE (Remov_fdce_C_CLR)     -0.069     1.781    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.388%)  route 0.209ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.540     1.821    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y133        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDPE (Prop_fdpe_C_Q)         0.100     1.921 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.209     2.130    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y135        FDCE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.737     2.170    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y135        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.320     1.850    
    SLICE_X53Y135        FDCE (Remov_fdce_C_CLR)     -0.069     1.781    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.388%)  route 0.209ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.540     1.821    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y133        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDPE (Prop_fdpe_C_Q)         0.100     1.921 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.209     2.130    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y135        FDCE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.737     2.170    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y135        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.320     1.850    
    SLICE_X53Y135        FDCE (Remov_fdce_C_CLR)     -0.069     1.781    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.388%)  route 0.209ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.540     1.821    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y133        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDPE (Prop_fdpe_C_Q)         0.100     1.921 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.209     2.130    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y135        FDPE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.737     2.170    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y135        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.320     1.850    
    SLICE_X53Y135        FDPE (Remov_fdpe_C_PRE)     -0.072     1.778    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.388%)  route 0.209ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.540     1.821    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y133        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDPE (Prop_fdpe_C_Q)         0.100     1.921 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.209     2.130    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y135        FDPE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.737     2.170    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y135        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.320     1.850    
    SLICE_X53Y135        FDPE (Remov_fdpe_C_PRE)     -0.072     1.778    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.733%)  route 0.196ns (68.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.540     1.821    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y133        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDPE (Prop_fdpe_C_Q)         0.091     1.912 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.196     2.108    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X52Y135        FDPE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.737     2.170    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X52Y135        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.320     1.850    
    SLICE_X52Y135        FDPE (Remov_fdpe_C_PRE)     -0.110     1.740    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.733%)  route 0.196ns (68.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.540     1.821    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y133        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDPE (Prop_fdpe_C_Q)         0.091     1.912 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.196     2.108    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X52Y135        FDPE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.737     2.170    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X52Y135        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.320     1.850    
    SLICE_X52Y135        FDPE (Remov_fdpe_C_PRE)     -0.110     1.740    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.091ns (29.401%)  route 0.219ns (70.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.543     1.824    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y131        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131        FDPE (Prop_fdpe_C_Q)         0.091     1.915 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.219     2.133    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y131        FDCE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.733     2.166    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y131        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.320     1.846    
    SLICE_X50Y131        FDCE (Remov_fdce_C_CLR)     -0.088     1.758    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 u2p_c/sysctrl/POR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2p_c/sysctrl/delayed_rst_reg/PRE
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.243%)  route 0.242ns (70.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           0.949     1.255    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.281 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.535     1.816    u2p_c/sysctrl/wb_clk
    SLICE_X43Y157        FDRE                                         r  u2p_c/sysctrl/POR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y157        FDRE (Prop_fdre_C_Q)         0.100     1.916 f  u2p_c/sysctrl/POR_reg/Q
                         net (fo=3, routed)           0.242     2.158    u2p_c/sysctrl/POR
    SLICE_X45Y154        FDPE                                         f  u2p_c/sysctrl/delayed_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.016     1.403    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.433 r  wbclk_BUFG/O
                         net (fo=2532, routed)        0.738     2.171    u2p_c/sysctrl/wb_clk
    SLICE_X45Y154        FDPE                                         r  u2p_c/sysctrl/delayed_rst_reg/C
                         clock pessimism             -0.325     1.846    
    SLICE_X45Y154        FDPE (Remov_fdpe_C_PRE)     -0.072     1.774    u2p_c/sysctrl/delayed_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dcm_out
  To Clock:  dcm_out

Setup :            0  Failing Endpoints,  Worst Slack        7.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.223ns (13.351%)  route 1.447ns (86.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 13.779 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.216     4.138    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y127        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.223     4.361 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=100, routed)         1.447     5.808    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y132        FDCE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.085    13.779    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y132        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.241    14.020    
                         clock uncertainty           -0.044    13.976    
    SLICE_X60Y132        FDCE (Recov_fdce_C_CLR)     -0.212    13.764    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.989ns  (required time - arrival time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.223ns (13.351%)  route 1.447ns (86.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 13.779 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.216     4.138    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y127        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.223     4.361 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=100, routed)         1.447     5.808    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y132        FDPE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.085    13.779    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y132        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.241    14.020    
                         clock uncertainty           -0.044    13.976    
    SLICE_X60Y132        FDPE (Recov_fdpe_C_PRE)     -0.178    13.798    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                  7.989    

Slack (MET) :             8.042ns  (required time - arrival time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.223ns (14.090%)  route 1.360ns (85.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 13.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.216     4.138    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y127        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.223     4.361 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=100, routed)         1.360     5.721    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X59Y133        FDCE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.084    13.778    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X59Y133        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.241    14.019    
                         clock uncertainty           -0.044    13.975    
    SLICE_X59Y133        FDCE (Recov_fdce_C_CLR)     -0.212    13.763    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.763    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  8.042    

Slack (MET) :             8.042ns  (required time - arrival time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.223ns (14.090%)  route 1.360ns (85.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 13.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.216     4.138    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y127        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.223     4.361 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=100, routed)         1.360     5.721    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X59Y133        FDCE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.084    13.778    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X59Y133        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.241    14.019    
                         clock uncertainty           -0.044    13.975    
    SLICE_X59Y133        FDCE (Recov_fdce_C_CLR)     -0.212    13.763    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.763    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  8.042    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.223ns (14.097%)  route 1.359ns (85.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 13.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.216     4.138    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y127        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.223     4.361 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=100, routed)         1.359     5.720    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X56Y133        FDCE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.084    13.778    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X56Y133        FDCE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.241    14.019    
                         clock uncertainty           -0.044    13.975    
    SLICE_X56Y133        FDCE (Recov_fdce_C_CLR)     -0.212    13.763    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         13.763    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.223ns (14.090%)  route 1.360ns (85.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 13.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.216     4.138    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y127        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.223     4.361 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=100, routed)         1.360     5.721    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X59Y133        FDPE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.084    13.778    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X59Y133        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.241    14.019    
                         clock uncertainty           -0.044    13.975    
    SLICE_X59Y133        FDPE (Recov_fdpe_C_PRE)     -0.178    13.797    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.223ns (14.090%)  route 1.360ns (85.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 13.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.216     4.138    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y127        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.223     4.361 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=100, routed)         1.360     5.721    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X59Y133        FDPE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.084    13.778    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X59Y133        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.241    14.019    
                         clock uncertainty           -0.044    13.975    
    SLICE_X59Y133        FDPE (Recov_fdpe_C_PRE)     -0.178    13.797    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.223ns (14.090%)  route 1.360ns (85.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 13.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.216     4.138    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y127        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.223     4.361 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=100, routed)         1.360     5.721    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X59Y133        FDPE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.084    13.778    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X59Y133        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.241    14.019    
                         clock uncertainty           -0.044    13.975    
    SLICE_X59Y133        FDPE (Recov_fdpe_C_PRE)     -0.178    13.797    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.223ns (14.090%)  route 1.360ns (85.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 13.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.216     4.138    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y127        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.223     4.361 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=100, routed)         1.360     5.721    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X59Y133        FDPE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.084    13.778    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X59Y133        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.241    14.019    
                         clock uncertainty           -0.044    13.975    
    SLICE_X59Y133        FDPE (Recov_fdpe_C_PRE)     -0.178    13.797    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.077ns  (required time - arrival time)
  Source:                 u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dcm_out rise@10.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.223ns (14.097%)  route 1.359ns (85.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 13.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.216     4.138    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y127        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.223     4.361 f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=100, routed)         1.359     5.720    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X56Y133        FDPE                                         f  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)   10.000    10.000 r  
    W9                                                0.000    10.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783    10.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828    12.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609    14.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681    10.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989    12.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.084    13.778    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X56Y133        FDPE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.241    14.019    
                         clock uncertainty           -0.044    13.975    
    SLICE_X56Y133        FDPE (Recov_fdpe_C_PRE)     -0.178    13.797    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                  8.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.725%)  route 0.144ns (61.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.528     1.809    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y151        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDPE (Prop_fdpe_C_Q)         0.091     1.900 f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.144     2.044    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X56Y151        FDPE                                         f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.732     2.165    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y151        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.160     2.005    
    SLICE_X56Y151        FDPE (Remov_fdpe_C_PRE)     -0.110     1.895    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.725%)  route 0.144ns (61.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.528     1.809    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y151        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDPE (Prop_fdpe_C_Q)         0.091     1.900 f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.144     2.044    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X56Y151        FDPE                                         f  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.732     2.165    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y151        FDPE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.160     2.005    
    SLICE_X56Y151        FDPE (Remov_fdpe_C_PRE)     -0.110     1.895    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.898%)  route 0.194ns (68.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.541     1.822    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y146        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDPE (Prop_fdpe_C_Q)         0.091     1.913 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.194     2.107    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X57Y147        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.741     2.174    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y147        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.160     2.014    
    SLICE_X57Y147        FDCE (Remov_fdce_C_CLR)     -0.107     1.907    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.898%)  route 0.194ns (68.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.541     1.822    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y146        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDPE (Prop_fdpe_C_Q)         0.091     1.913 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.194     2.107    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X57Y147        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.741     2.174    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y147        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.160     2.014    
    SLICE_X57Y147        FDCE (Remov_fdce_C_CLR)     -0.107     1.907    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.898%)  route 0.194ns (68.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.541     1.822    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y146        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDPE (Prop_fdpe_C_Q)         0.091     1.913 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.194     2.107    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X57Y147        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.741     2.174    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y147        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.160     2.014    
    SLICE_X57Y147        FDCE (Remov_fdce_C_CLR)     -0.107     1.907    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.100ns (29.443%)  route 0.240ns (70.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.542     1.823    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y147        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y147        FDPE (Prop_fdpe_C_Q)         0.100     1.923 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.240     2.163    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y140        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.739     2.172    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y140        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.160     2.012    
    SLICE_X54Y140        FDCE (Remov_fdce_C_CLR)     -0.050     1.962    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.100ns (29.443%)  route 0.240ns (70.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.542     1.823    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y147        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y147        FDPE (Prop_fdpe_C_Q)         0.100     1.923 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.240     2.163    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y140        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.739     2.172    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y140        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.160     2.012    
    SLICE_X54Y140        FDCE (Remov_fdce_C_CLR)     -0.050     1.962    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.100ns (29.443%)  route 0.240ns (70.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.542     1.823    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y147        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y147        FDPE (Prop_fdpe_C_Q)         0.100     1.923 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.240     2.163    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y140        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.739     2.172    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y140        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.160     2.012    
    SLICE_X54Y140        FDCE (Remov_fdce_C_CLR)     -0.050     1.962    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (removal check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.100ns (29.443%)  route 0.240ns (70.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.542     1.823    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y147        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y147        FDPE (Prop_fdpe_C_Q)         0.100     1.923 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.240     2.163    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y140        FDCE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.739     2.172    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y140        FDCE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.160     2.012    
    SLICE_X54Y140        FDCE (Remov_fdce_C_CLR)     -0.050     1.962    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock dcm_out  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_out rise@0.000ns - dcm_out rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.665%)  route 0.196ns (68.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.887     1.255    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.703     1.984    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.678     0.306 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           0.949     1.255    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.541     1.822    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y146        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDPE (Prop_fdpe_C_Q)         0.091     1.913 f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.196     2.109    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X56Y147        FDPE                                         f  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  clk_fpga_pin/O
                         net (fo=1, routed)           0.954     1.403    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          0.953     2.386    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.999     0.387 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.016     1.403    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  dspclk_BUFG/O
                         net (fo=19518, routed)       0.741     2.174    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y147        FDPE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.160     2.014    
    SLICE_X56Y147        FDPE (Remov_fdpe_C_PRE)     -0.110     1.904    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.205    





