$comment
	File created using the following command:
		vcd file full_adder.msim.vcd -direction
$end
$date
	Sun Nov 08 11:46:18 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module full_adder_vlg_vec_tst $end
$var reg 3 ! D [2:0] $end
$var wire 1 " F1 $end
$var wire 1 # F2 $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + F1~output_o $end
$var wire 1 , F2~output_o $end
$var wire 1 - D[2]~input_o $end
$var wire 1 . D[0]~input_o $end
$var wire 1 / D[1]~input_o $end
$var wire 1 0 WideOr0~0_combout $end
$var wire 1 1 WideOr1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
0/
00
01
$end
#100000
b1 !
1.
0$
10
1+
1"
#200000
b11 !
b10 !
0.
1/
1$
#300000
b11 !
1.
0$
11
00
1,
0+
1#
0"
#400000
b111 !
b101 !
b100 !
0.
0/
1-
1$
01
10
0,
1+
0#
1"
#500000
b101 !
1.
0$
11
00
1,
0+
1#
0"
#600000
b111 !
b110 !
0.
1/
1$
#700000
b111 !
1.
0$
10
1+
1"
#800000
b11 !
b1 !
b0 !
0.
0/
0-
1$
01
00
0,
0+
0#
0"
#900000
b1 !
1.
0$
10
1+
1"
#1000000
