Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Tue Dec 23 14:33:59 2025
| Host         : highpoly running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
| Design       : fpga_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |              78 |           22 |
| Yes          | No                    | No                     |              54 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_in_IBUF_BUFG |                                      |                                      |                1 |              1 |         1.00 |
|  clk_BUFG         |                                      |                                      |                1 |              1 |         1.00 |
|  clk_in_IBUF_BUFG | inst_pll/lf_inst/zero_error_count[0] | inst_pll/pfd_inst/sample_en_reg_0[0] |                2 |              5 |         2.50 |
|  clk_in_IBUF_BUFG | inst_pll/unlock_timer_reg[5]         | inst_pll/lf_inst/SR[0]               |                1 |              6 |         6.00 |
|  clk_BUFG         |                                      | rst_btn_IBUF                         |                6 |             24 |         4.00 |
|  clk_BUFG         |                                      | inst_pll/div_inst/counter[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  clk_in_IBUF_BUFG |                                      | rst_btn_IBUF                         |               16 |             54 |         3.38 |
|  clk_in_IBUF_BUFG | inst_pll/pfd_inst/E[0]               |                                      |               14 |             54 |         3.86 |
+-------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+


