Vivado Simulator 2020.2
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is DISABLED.
[0] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 4 C_RD_PRIM_DEPTH = 8192 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
WARNING: 5 ns TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
[200] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x0
INFO: 284 ns TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.AWREADY_eight_cycle_chk : XILINX_AWREADY_MAX_RESET: AWREADY must go low after 8 cycles following the first clock edge that ARESETn goes low--UG1037 Xilinx IP generally deasserts all VALID and READY outputs within eight cycles of reset. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
[400] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0xf
[800] : *ZYNQ_MPSoC_BFM_INFO : POR and STRB Reset called for 0x1
[800] : *ZYNQ_MPSoC_BFM_INFO : FPGA Soft Reset called for 0x0
INFO: 820 ns TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.AWREADY_one_cycle_chk : XILINX_AWREADY_RESET: AWREADY must be low for the first clock edge that ARESETn goes high--PG101 XILINX_AWREADY_RESET. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_slave_ready_check().
[1800] : M_AXI_HPM0_FPD : *ZYNQ_MPSoC_BFM_INFO : Starting Address(0xa0000000) -> AXI Write -> 8 bytes
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 12554860 ps  Iteration: 2  Process: /TestBench_00/tb/RFSoC_Simplified_block_04_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_2825  Scope: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 23134972 ps  Iteration: 2  Process: /TestBench_00/tb/RFSoC_Simplified_block_04_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_2825  Scope: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 33715084 ps  Iteration: 2  Process: /TestBench_00/tb/RFSoC_Simplified_block_04_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_2825  Scope: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 44295196 ps  Iteration: 2  Process: /TestBench_00/tb/RFSoC_Simplified_block_04_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_2825  Scope: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 54875308 ps  Iteration: 2  Process: /TestBench_00/tb/RFSoC_Simplified_block_04_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_2825  Scope: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 65455420 ps  Iteration: 2  Process: /TestBench_00/tb/RFSoC_Simplified_block_04_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_2825  Scope: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 76035532 ps  Iteration: 2  Process: /TestBench_00/tb/RFSoC_Simplified_block_04_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_2825  Scope: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 86615644 ps  Iteration: 2  Process: /TestBench_00/tb/RFSoC_Simplified_block_04_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_2825  Scope: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 97195756 ps  Iteration: 2  Process: /TestBench_00/tb/RFSoC_Simplified_block_04_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always1528_2825  Scope: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC  File: C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_BRESP_ALL_DONE_EOS: All write transaction addresses must have been matched with corresponding write response.
Time: 100 us  Iteration: 2  Process: /TestBench_00/tb/RFSoC_Simplified_block_04_i/zynq_ultra_ps_e_0/inst/M_AXI_HPM0_FPD/master/IF/PC/Always3109_2826  Scope: TestBench_00.tb.RFSoC_Simplified_block_04_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
