<!DOCTYPE html>
<html>
<head>
   <title>Introduction &gt; Platform Architectures &gt; Alpha on ASA-EmulatR &gt; Virtual Address Space — Overview &gt; Memory Management</title>
   <meta name="viewport" content="width=device-width, initial-scale=1">
   <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />   
   <meta http-equiv="X-UA-Compatible" content="IE=edge" />
   <meta name="generator" content="Help &amp; Manual" />
   <meta name="keywords" content="" />
   <meta name="description" content="===============================================================================" />
   <link type="text/css" href="default.css" rel="stylesheet" />
   <link type="text/css" href="custom.css" rel="stylesheet" />

   <style TYPE="text/css" media="screen"> 
      html, body { margin:0; 
        padding:0; 
        background: #ffffff; 
      } 
      div#printheader { display: none; }
      #idheader { 
        width:100%; 
        min-height: 60px; 
        padding: 0; 
        margin: 0;
        position: fixed;
        top: 0;
        background: #2C5D88;
        z-index: 2;
      } 
      /* The "min-height" for "#idheader table" ensures that the (blue) header of the topic
         has at least the same height as the header of the navigation panel left of it */
      #idheader table { min-height: 59px;}             
      #idheader h1 span { color: #FFF }     
      #idnav {
        text-align: right;
        width: 126px;
        vertical-align: middle;        
      } 
      #idnav a { text-decoration: none }
      #idnav span {
        display: inline-block;
        width: 24px;
        height: 24px;
        margin-left: 4px;
        background:url('hm_webhelp_buttons_grey.png') top left no-repeat;
      } 
      #idnav a span {
        background-image:url('hm_webhelp_buttons_white.png');
      } 
      #idnav a span:hover {
        background-image:url('hm_webhelp_buttons_orange.png');
      } 
      #idnav span.hmbtnprev { background-position: 0 -32px }
      #idnav span.hmbtnnext { background-position: -24px -32px }
      #idnav span.hmbtntop  { background-position: -48px -32px }
      #idnav span.hmbtntoggle  { width: 20px; background-position: -70px -32px }
      #idnav span.hmbtnprint  { background-position: -88px -32px }

      #callout-table, #overview-table {display:block; position:relative; top:0; left:0;}
      #callout-icon {display:block; position:absolute; top:-11px; left:-11px;}
      #callout-icon-flag {display:block; position:absolute; top:-11px; left:-8px;}
      #callout-table a {text-decoration: none; color: blue;}
      #callout-table a:visited {text-decoration: none; color: blue;}
      #overview-table a {text-decoration: none; color: black;}
      #overview-table a:visited {text-decoration: none; color: black;}
      #callout-table a:hover, #overview-table a:hover {text-decoration: underline;}       
      p.help-url { margin: 20px 0 5px 0; text-align: center; }
	  p.help-url a:link { font-size: 50%; text-decoration: none; color: black; }
	  p.help-url a:visited { color: black; }
	  p.help-url a:hover { font-size: 95%; text-decoration: underline; }
      #switchtoggles { text-align: right; padding: 0 2px 0 0; font-size: 90%; } 
      .sync-toc { color: #FFF; font-size: 8pt; font-weight: bold; display: none; }
      .sync-toc a { color: #FFF; text-decoration: none; font-weight: bold;}
      .sync-toc a:visited { color: #FFF; }
      .sync-toc a:hover { text-decoration: underline; }
	  a#printbuttonlink { cursor: pointer; }
      a.hmanchor { display: inline-block; margin-top: -4em; padding-top: 4em; }  
   </style>
   <style TYPE="text/css" media="print">
      div#idheader, img.dropdown-toggle-icon, p.help-url { display:none } 
   </style>
   
   <script type="text/javascript" src="jquery.js"></script>
   <script type="text/javascript" src="helpman_settings.js"></script>
   <script type="text/javascript" src="helpman_topicinit.js"></script>

   <script type="text/javascript">
     HMSyncTOC("index.html", "memory-management.html");
   </script>
   <script type="text/javascript" src="highlight.js"></script>
   <script type="text/javascript">
     $(document).ready(function(){highlight();});
   </script>
</head>
<body>


<div id="printheader"><h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">Memory Management</span></h1>
</div>
<div id="idheader">
<div id="idheaderbg">
<table style="width:100%;border:none;margin:0px;" cellspacing="0" cellpadding="0"> 
  <tr>
    <td class="topichead" style="text-align:left; vertical-align:middle">
      <p class="sync-toc">&lt;&lt; <a rel="nofollow" href="index.html?memory-management.html" target="_top">Click to Display Table of Contents</a> &gt;&gt;</p>
      <p class="crumbs"><b>Navigation:</b>&nbsp;
      
      <a href="introduction.html">Introduction</a> &gt; Platform Architectures &gt; <a href="architecture.html">Alpha on ASA-EmulatR</a> &gt; <a href="virtualization-address-space.html">Virtual Address Space — Overview</a>&nbsp;&gt;</p>
   
      <h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">Memory Management</span></h1>

    </td>
    <td class="topichead" id="idnav">
      
      <a href="virtualization-address-space.html" title="Previous Topic"><span class="hmbtnprev"></span></a>
      <a href="virtualization-address-space.html" title="Parent Chapter"><span class="hmbtntop"></span></a>
      <a href="about-mmu-and-tlb.html" title="Next Topic"><span class="hmbtnnext"></span></a>
      
    </td>
  </tr>  
</table>
</div>
</div>  

<div id="idcontent"><div id="innerdiv">
<!-- Ask Internet Explorer 6.users to update their obsolete and dangerous browser --> 
<!--[if lt IE 7]><div style=' clear: both; height: 59px; padding:0 0 0 15px; position: relative;'><a href="http://windows.microsoft.com/en-US/internet-explorer/products/ie/home?ocid=ie6_countdown_bannercode"><img src="http://storage.ie6countdown.com/assets/100/images/banners/warning_bar_0000_us.jpg" border="0" height="42" width="820" alt="You are using an outdated browser. For a faster, safer browsing experience, upgrade for free today." /></a></div><![endif]-->

<!--ZOOMRESTART-->
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">===============================================================================</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">ASA&nbsp;AXP&nbsp;Emulator&nbsp;—&nbsp;Memory&nbsp;Management&nbsp;System&nbsp;Reference</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">===============================================================================</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><strong class="f_CodeExample" style="font-weight: bold;">Overview</strong></p>
<p class="p_CodeExample"><span class="f_CodeExample">--------</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">This&nbsp;document&nbsp;describes&nbsp;the&nbsp;memory&nbsp;management&nbsp;system&nbsp;in&nbsp;the&nbsp;ASA-EMulatR,&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">with&nbsp;emphasis&nbsp;on&nbsp;the&nbsp;AlphaMemorySystem&nbsp;class,&nbsp;its&nbsp;relationship&nbsp;to&nbsp;AlphaCPU,&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">the&nbsp;MMU,&nbsp;caches,&nbsp;TLBs,&nbsp;and&nbsp;MMIO&nbsp;interfaces&nbsp;leading&nbsp;to&nbsp;the&nbsp;device&nbsp;busses.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">The&nbsp;emulator&nbsp;models&nbsp;the&nbsp;memory&nbsp;hierarchy&nbsp;and&nbsp;device&nbsp;access&nbsp;pathways&nbsp;of&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">an&nbsp;Alpha&nbsp;AXP&nbsp;system&nbsp;as&nbsp;described&nbsp;in&nbsp;the&nbsp;Alpha&nbsp;AXP&nbsp;System&nbsp;Reference&nbsp;Manual.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">===============================================================================</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">Architecture&nbsp;Layers</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">-------------------</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">The&nbsp;memory&nbsp;and&nbsp;device&nbsp;access&nbsp;path&nbsp;is&nbsp;divided&nbsp;into&nbsp;these&nbsp;layers:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 20px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">1.</span><span class="f_CodeExample">1CPU&nbsp;Core&nbsp;(AlphaCPU)</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Generates&nbsp;virtual&nbsp;addresses,&nbsp;instruction&nbsp;fetches,&nbsp;data&nbsp;loads/stores.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">2.&nbsp;Memory&nbsp;Management&nbsp;Unit&nbsp;(MMU)</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Translates&nbsp;virtual&nbsp;→&nbsp;physical&nbsp;addresses.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Enforces&nbsp;page&nbsp;protections&nbsp;and&nbsp;privilege&nbsp;levels.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Integrates&nbsp;Translation&nbsp;Lookaside&nbsp;Buffers&nbsp;(TLBs).</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">3.&nbsp;Unified&nbsp;Caches&nbsp;(UnifiedDataCache,&nbsp;UnifiedInstructionCache)</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Cache&nbsp;physical&nbsp;addresses&nbsp;and&nbsp;reduce&nbsp;memory&nbsp;latency.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Support&nbsp;LRU,&nbsp;LFU,&nbsp;or&nbsp;other&nbsp;replacement&nbsp;policies.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Enforce&nbsp;cache&nbsp;coherency&nbsp;across&nbsp;CPUs&nbsp;(SMP).</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">4.&nbsp;AlphaMemorySystem</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Centralized&nbsp;owner&nbsp;of&nbsp;memory.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Handles&nbsp;physical&nbsp;RAM,&nbsp;page&nbsp;tables,&nbsp;MMIO&nbsp;regions.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Abstracts&nbsp;both&nbsp;normal&nbsp;memory&nbsp;and&nbsp;MMIO&nbsp;into&nbsp;a&nbsp;coherent&nbsp;interface.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">5.&nbsp;MMIO&nbsp;(Memory-Mapped&nbsp;I/O)</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Maps&nbsp;device&nbsp;registers&nbsp;into&nbsp;address&nbsp;space.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Routes&nbsp;accesses&nbsp;to&nbsp;device&nbsp;emulation&nbsp;classes&nbsp;(e.g.,&nbsp;NIC,&nbsp;SCSI,&nbsp;UART).</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">6.&nbsp;Device&nbsp;Busses</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Emulate&nbsp;PCI,&nbsp;ISA,&nbsp;or&nbsp;custom&nbsp;busses.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;→&nbsp;Manage&nbsp;device&nbsp;discovery,&nbsp;IRQ&nbsp;routing,&nbsp;and&nbsp;DMA.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">===============================================================================</span></p>
<p class="p_CodeExample"><strong class="f_CodeExample" style="font-weight: bold;">AlphaMemorySystem</strong></p>
<p class="p_CodeExample"><span class="f_CodeExample">-----------------</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">The&nbsp;`AlphaMemorySystem`&nbsp;sits&nbsp;at&nbsp;the&nbsp;heart&nbsp;of&nbsp;the&nbsp;emulator’s&nbsp;memory&nbsp;subsystem.&nbsp;&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">It&nbsp;implements&nbsp;the&nbsp;physical&nbsp;memory&nbsp;abstraction,&nbsp;manages&nbsp;page&nbsp;mappings,&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">and&nbsp;serves&nbsp;as&nbsp;the&nbsp;interface&nbsp;between&nbsp;the&nbsp;CPU&nbsp;and&nbsp;all&nbsp;memory-resident&nbsp;or&nbsp;MMIO&nbsp;resources.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><em class="f_CodeExample" style="font-style: italic;">###&nbsp;Responsibilities:</em></p>
<p class="p_CodeExample"><span class="f_CodeExample">✔&nbsp;Own&nbsp;and&nbsp;manage&nbsp;host-allocated&nbsp;RAM&nbsp;(system&nbsp;memory).&nbsp;&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">✔&nbsp;Provide&nbsp;methods&nbsp;to&nbsp;read/write&nbsp;memory&nbsp;at&nbsp;virtual&nbsp;and&nbsp;physical&nbsp;addresses.&nbsp;&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">✔&nbsp;Integrate&nbsp;with&nbsp;the&nbsp;MMU&nbsp;for&nbsp;page&nbsp;table&nbsp;management.&nbsp;&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">✔&nbsp;Detect&nbsp;and&nbsp;trap&nbsp;invalid&nbsp;memory&nbsp;accesses.&nbsp;&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">✔&nbsp;Manage&nbsp;MMIO&nbsp;regions&nbsp;and&nbsp;route&nbsp;to&nbsp;appropriate&nbsp;devices.&nbsp;&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">✔&nbsp;Support&nbsp;SMP&nbsp;coherency&nbsp;hooks&nbsp;where&nbsp;needed.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">===============================================================================</span></p>
<p class="p_CodeExample"><strong class="f_CodeExample" style="font-weight: bold;">Interaction:&nbsp;AlphaCPU&nbsp;→&nbsp;Memory</strong></p>
<p class="p_CodeExample"><span class="f_CodeExample">-------------------------------</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">At&nbsp;runtime,&nbsp;the&nbsp;AlphaCPU&nbsp;executes&nbsp;instructions&nbsp;and&nbsp;performs&nbsp;memory&nbsp;operations:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">1️.&nbsp;Instruction&nbsp;Fetch</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;-&nbsp;PC&nbsp;→&nbsp;MMU&nbsp;→&nbsp;Instruction&nbsp;Cache&nbsp;→&nbsp;AlphaMemorySystem&nbsp;→&nbsp;RAM/MMIO</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;-&nbsp;Returns&nbsp;32-bit&nbsp;or&nbsp;64-bit&nbsp;instruction&nbsp;word&nbsp;to&nbsp;CPU.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">2️.&nbsp;Data&nbsp;Load/Store</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;-&nbsp;Virtual&nbsp;Address&nbsp;→&nbsp;MMU&nbsp;(translation)&nbsp;→&nbsp;Data&nbsp;Cache&nbsp;→&nbsp;AlphaMemorySystem.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;-&nbsp;Reads&nbsp;or&nbsp;writes&nbsp;data,&nbsp;respecting&nbsp;privilege&nbsp;and&nbsp;alignment.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">3️.MMIO&nbsp;Access</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;-&nbsp;Virtual&nbsp;Address&nbsp;(in&nbsp;MMIO&nbsp;range)&nbsp;→&nbsp;AlphaMemorySystem&nbsp;detects&nbsp;MMIO.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;-&nbsp;Routed&nbsp;to&nbsp;the&nbsp;appropriate&nbsp;device&nbsp;handler.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">===============================================================================</span></p>
<p class="p_CodeExample"><strong class="f_CodeExample" style="font-weight: bold;">AlphaMemorySystem&nbsp;Interface</strong></p>
<p class="p_CodeExample"><span class="f_CodeExample">---------------------------</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">Key&nbsp;methods&nbsp;(example&nbsp;signatures):</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;</span><span class="f_CodeExample" style="font-size: 11px;">&nbsp;bool&nbsp;writeVirtualMemory(cpuId,&nbsp;vAddr,&nbsp;data,&nbsp;size,&nbsp;pc);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample" style="font-size: 11px;">&nbsp;&nbsp;&nbsp;&nbsp;bool&nbsp;readVirtualMemory(cpuId,&nbsp;vAddr,&nbsp;&amp;data,&nbsp;size,&nbsp;pc);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample" style="font-size: 11px;">&nbsp;&nbsp;&nbsp;&nbsp;bool&nbsp;writePhysicalMemory(pAddr,&nbsp;data,&nbsp;size);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample" style="font-size: 11px;">&nbsp;&nbsp;&nbsp;&nbsp;bool&nbsp;readPhysicalMemory(pAddr,&nbsp;&amp;data,&nbsp;size);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample" style="font-size: 11px;">&nbsp;&nbsp;&nbsp;&nbsp;void&nbsp;mapRegion(base,&nbsp;size,&nbsp;type);&nbsp;&nbsp;//&nbsp;Maps&nbsp;RAM&nbsp;or&nbsp;MMIO</span></p>
<p class="p_CodeExample"><span class="f_CodeExample" style="font-size: 11px;">&nbsp;&nbsp;&nbsp;&nbsp;void&nbsp;unmapRegion(base,&nbsp;size);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample" style="font-size: 11px;">&nbsp;&nbsp;&nbsp;&nbsp;void&nbsp;registerMMIODevice(MMIODevice*&nbsp;device,&nbsp;baseAddr,&nbsp;size);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">===============================================================================</span></p>
<p class="p_CodeExample"><strong class="f_CodeExample" style="font-weight: bold;">MMU&nbsp;&amp;&nbsp;TLB&nbsp;Integration</strong></p>
<p class="p_CodeExample"><span class="f_CodeExample">---------------------</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">The&nbsp;AlphaMemorySystem&nbsp;works&nbsp;in&nbsp;conjunction&nbsp;with&nbsp;the&nbsp;MMU&nbsp;and&nbsp;TLB&nbsp;system&nbsp;to&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">translate&nbsp;virtual&nbsp;addresses&nbsp;to&nbsp;physical&nbsp;addresses:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">-&nbsp;TLBSystem&nbsp;maintains&nbsp;per-CPU&nbsp;TLBs&nbsp;for&nbsp;fast&nbsp;address&nbsp;translation.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">-&nbsp;On&nbsp;TLB&nbsp;miss,&nbsp;page&nbsp;tables&nbsp;(managed&nbsp;by&nbsp;AlphaMemorySystem)&nbsp;are&nbsp;consulted.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">-&nbsp;Faults&nbsp;(page&nbsp;fault,&nbsp;protection&nbsp;fault)&nbsp;are&nbsp;reported&nbsp;back&nbsp;to&nbsp;CPU.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">===============================================================================</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">Unified&nbsp;Caches</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">--------------</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">The&nbsp;UnifiedDataCache&nbsp;and&nbsp;UnifiedInstructionCache&nbsp;sit&nbsp;between&nbsp;the&nbsp;CPU&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">and&nbsp;AlphaMemorySystem,&nbsp;caching&nbsp;physical&nbsp;memory&nbsp;accesses.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">-&nbsp;Support&nbsp;L1/L2/L3&nbsp;with&nbsp;configurable&nbsp;sizes,&nbsp;associativity,&nbsp;and&nbsp;replacement.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">-&nbsp;Backed&nbsp;by&nbsp;AlphaMemorySystem.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">-&nbsp;Support&nbsp;SMP&nbsp;coherency&nbsp;protocols&nbsp;(MESI,&nbsp;MOESI,&nbsp;etc.).</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">===============================================================================</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">MMIO&nbsp;&amp;&nbsp;Device&nbsp;Busses</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">--------------------</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">The&nbsp;upper&nbsp;region&nbsp;of&nbsp;the&nbsp;memory&nbsp;space&nbsp;is&nbsp;reserved&nbsp;for&nbsp;MMIO.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">-&nbsp;AlphaMemorySystem&nbsp;maps&nbsp;these&nbsp;regions&nbsp;to&nbsp;MMIODevice&nbsp;handlers.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">-&nbsp;Device&nbsp;handlers&nbsp;expose&nbsp;memory-mapped&nbsp;registers&nbsp;and&nbsp;respond&nbsp;to&nbsp;reads/writes.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">-&nbsp;MMIO&nbsp;accesses&nbsp;are&nbsp;routed&nbsp;through&nbsp;MMIODeviceManager&nbsp;→&nbsp;PCI/ISA&nbsp;busses&nbsp;→&nbsp;Devices.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">Example&nbsp;flow:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;CPU&nbsp;→&nbsp;MMU&nbsp;→&nbsp;MMIO&nbsp;range&nbsp;→&nbsp;AlphaMemorySystem&nbsp;→&nbsp;MMIODevice&nbsp;→&nbsp;Device&nbsp;Emulation</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">===============================================================================</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">Summary&nbsp;of&nbsp;Components</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">---------------------</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">|&nbsp;Component&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Role&nbsp;|</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">|-------------------------|-----------------------------------------------|</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">|&nbsp;AlphaCPU&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Issues&nbsp;memory&nbsp;operations&nbsp;|</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">|&nbsp;MMU&nbsp;&amp;&nbsp;TLBSystem&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Translate&nbsp;virtual&nbsp;→&nbsp;physical&nbsp;addresses&nbsp;|</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">|&nbsp;UnifiedDataCache&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Cache&nbsp;for&nbsp;data&nbsp;memory&nbsp;|</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">|&nbsp;UnifiedInstructionCache&nbsp;|&nbsp;Cache&nbsp;for&nbsp;instruction&nbsp;memory&nbsp;|</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">|&nbsp;AlphaMemorySystem&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Owns&nbsp;physical&nbsp;memory,&nbsp;MMIO,&nbsp;page&nbsp;tables&nbsp;|</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">|&nbsp;MMIODeviceManager&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Routes&nbsp;MMIO&nbsp;accesses&nbsp;to&nbsp;devices&nbsp;|</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">|&nbsp;PCI/ISA&nbsp;busses&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Host&nbsp;attached&nbsp;devices&nbsp;|</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">===============================================================================</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">Benefits&nbsp;of&nbsp;This&nbsp;Model</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">-----------------------</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">✓&nbsp;Accurate&nbsp;emulation&nbsp;of&nbsp;Alpha&nbsp;AXP&nbsp;memory&nbsp;hierarchy.&nbsp;&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">✓&nbsp;Support&nbsp;for&nbsp;SMP&nbsp;&amp;&nbsp;cache&nbsp;coherency.&nbsp;&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">✓&nbsp;Unified&nbsp;view&nbsp;of&nbsp;RAM&nbsp;&amp;&nbsp;MMIO.&nbsp;&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">✓&nbsp;Modular&nbsp;&amp;&nbsp;extensible&nbsp;for&nbsp;additional&nbsp;devices&nbsp;&amp;&nbsp;busses.&nbsp;&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">✓&nbsp;Compatible&nbsp;with&nbsp;exception&nbsp;&amp;&nbsp;trap&nbsp;handling&nbsp;when&nbsp;faults&nbsp;occur.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">===============================================================================</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">References</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">----------</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">-&nbsp;Alpha&nbsp;AXP&nbsp;Architecture&nbsp;Handbook,&nbsp;Chapters&nbsp;5&nbsp;(Memory),&nbsp;7&nbsp;(I/O),&nbsp;11&nbsp;(PALcode).</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">-&nbsp;ASA-EMulatR&nbsp;Source:&nbsp;AlphaMemorySystem_refactored.cpp/.h,&nbsp;UnifiedDataCache.cpp/.h,&nbsp;MMIOManager.h.</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">===============================================================================</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><strong class="f_CodeExample" style="font-weight: bold;">Elements:&nbsp;</strong></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample"><a href="translation-buffer-(tlb)-alphasystemmemory.html" class="topiclink">Translation&nbsp;Buffer&nbsp;(TLB)</a>&nbsp;<a href="virtual-to-physical-address-tr.html" class="topiclink">Virtual&nbsp;to&nbsp;Physical&nbsp;Address&nbsp;Translation</a>&nbsp;<a href="caching---instruction.html" class="topiclink">Caching</a>&nbsp;<a href="about-mmu-and-tlb.html" class="topiclink">About&nbsp;MMU&nbsp;and&nbsp;TLB&nbsp;—&nbsp;Definitions&nbsp;&amp;&nbsp;Roles</a></span></p>

<!--ZOOMSTOP-->
</div></div>
<script type="text/javascript">



function normHeaders() {
 var topicHeadHeight =  $("#idheaderbg > table").first().height() + 1,
	 $topicHeaderBox = $("#idheader"),
	 $topicContentBox = $("#idcontent"),
	 $navHeader = $("#navbar", parent.document),			 
	$navBox = $("div#hmnavframe", parent.document),
	 navHeaderHeight = $navHeader.height();
 if (topicHeadHeight != navHeaderHeight) {
	 $navHeader.css("height",topicHeadHeight + "px");
	 $navBox.css("top", topicHeadHeight + "px");
	 $topicHeaderBox.css("height", topicHeadHeight + "px");
		if ($topicHeaderBox.css("position") == "fixed"){
			$topicContentBox.css("margin-top", topicHeadHeight + "px");
			}
		}
    }
			 
  $(document).ready(function(){
    $(window).on('resize', function() {
      var y = $('#idheader').height(); 
      $('#idcontent').css('margin-top', y);
      var par = window.parent;
      if ($( par ).width() <= $( window ).width()+20) {
        $('#idheader').css('position', 'relative');
        $('#idcontent').css('margin-top', 0);
        $('#idbacktotop').css('display', 'block');
        $('.hmanchor').css('margin-top', -20);
	$('.hmanchor').css('padding-top', 20);
      }
      else {
        $('#idheader').css('position', 'fixed');
        $('#idcontent').css('margin-top', $('#idheader').height());
        $('#idbacktotop').css('display', 'none');
        $('.hmanchor').css('margin-top', -y-20);
		$('.hmanchor').css('padding-top', y+20);
		$("div#hmsplitter", parent.document).css('width', '3px');
      }
	normHeaders();
    });
    
	 $(window).resize(); //trigger event for initially small displays
  });
 

if ((!parent.hmNavigationFrame) && (parent.location) && (parent.location.href)) { $('.sync-toc').show();$('p.crumbs').hide();}

</script>
</body>
</html>
