#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 17:32:21 2023
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Begin dump timing report
Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 17:32:22 2023


End dump timing report
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N428:Z
Executing : get_pins N428:Z successfully.
Executing : create_clock -name N428/Z_Inferred [get_pins N428:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N428/Z_Inferred [get_pins N428:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N425:Z
Executing : get_pins N425:Z successfully.
Executing : create_clock -name N425/Z_Inferred [get_pins N425:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N425/Z_Inferred [get_pins N425:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N428/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N428/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N425/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N425/Z_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_rgb[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_rgb[2:0]_fsm[2:0]':
I: from  state_rgb[2] state_rgb[1] state_rgb[0]
I: to  state_rgb_2 state_rgb_1 state_rgb_0
I: 000 => 001
I: 001 => 010
I: 010 => 100
Executing : pre-mapping successfully.
Start mod-gen.
I: Constant propagation done on N9_bc0 (bmsREDAND).
I: Constant propagation done on N120_sum2 (bmsREDXOR).
I: Constant propagation done on N120_ab2 (bmsREDAND).
I: Constant propagation done on N120_ac2 (bmsREDAND).
I: Constant propagation done on N120_sum4 (bmsREDXOR).
I: Constant propagation done on N9_sum0 (bmsREDXOR).
I: Constant propagation done on N9_ab0 (bmsREDAND).
I: Constant propagation done on N120_ac1 (bmsREDAND).
I: Constant propagation done on N120_maj0 (bmsREDXOR).
I: Constant propagation done on N120_ab0 (bmsREDAND).
Executing : mod-gen successfully.
Start logic-optimization.
Executing : logic-optimization successfully.
Start tech-mapping phase 1.
I: Removed inst reg_rgb[2] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[3] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[4] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[5] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[6] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[7] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[1] that is redundant to reg_rgb[0] (type GTP_DFF_E)
I: Removed inst reg_rgb[9] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[10] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[11] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[12] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[13] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[14] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[15] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[17] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[18] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[19] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[20] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[21] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[22] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[23] that is redundant to reg_rgb[16] (type GTP_DFF_E)
Executing : tech-mapping phase 1 successfully.
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
Start tech-optimization.
Executing : tech-optimization successfully.
Start phys-optimization.
Executing : phys-optimization successfully.
Start restore-hierarchy.
Executing : restore-hierarchy successfully.

Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                  119 uses
GTP_DFF_E                     6 uses
GTP_DFF_PE                    1 use
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      1 use
GTP_LUT2                    122 uses
GTP_LUT3                     11 uses
GTP_LUT4                     27 uses
GTP_LUT5                     59 uses
GTP_LUT5CARRY               113 uses
GTP_LUT5M                     3 uses
GTP_MUX2LUT6                  5 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 336 of 17536 (1.92%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 336
Total Registers: 179 of 26304 (0.68%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 16
  CLK(nt_sys_clk), C(N393)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N304)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N311)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N353)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N380)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N401)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N408)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N415)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N422)      : 2
  CLK(nt_sys_clk), CE(N388)                        : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  CLK(nt_sys_clk), CP(~nt_sys_rst_n), CE(_N1388)         : 3
      CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(_N1388)      : 2
      CLK(nt_sys_clk), P(~nt_sys_rst_n), CE(_N1388)      : 1
  G(N393), C(N392)                                 : 1
  G(N425)                                          : 2
  G(N428)                                          : 2


Number of DFF:CE Signals : 11
  N304(from GTP_LUT2:Z)                            : 21
  N311(from GTP_LUT2:Z)                            : 21
  N353(from GTP_LUT5:Z)                            : 5
  N380(from GTP_LUT5M:Z)                           : 24
  N388(from GTP_LUT5M:Z)                           : 2
  N401(from GTP_LUT4:Z)                            : 21
  N408(from GTP_LUT4:Z)                            : 2
  N415(from GTP_LUT4:Z)                            : 21
  N422(from GTP_LUT4:Z)                            : 2
  _N1388(from GTP_LUT5:Z)                          : 3
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 179

Number of DFF:CP Signals : 2
  N393(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 172

Number of DLATCH:CP Signals : 1
  N392(from GTP_LUT5:Z)                            : 1

Number of DLATCH:G Signals : 3
  N393(from GTP_LUT5:Z)                            : 1
  N425(from GTP_LUT2:Z)                            : 2
  N428(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     188.395 MHz       1000.000          5.308        994.692
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.692       0.000              0            294
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            294
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.465       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.864       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[14]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N26_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N26_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1595           
                                                                                   N26_19/I1 (GTP_LUT5)
                                   td                    0.282       5.666 r       N26_19/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.146         _N1395           
                                                                                   N380_12/I4 (GTP_LUT5)
                                   td                    0.174       6.320 f       N380_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.785         _N1603           
                                                                                   N380_14/I4 (GTP_LUT5)
                                   td                    0.174       6.959 f       N380_14/Z (GTP_LUT5)
                                   net (fanout=25)       0.764       7.723         _N1390           
                                                                                   N380/I1 (GTP_LUT5M)
                                   td                    0.282       8.005 r       N380/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.747         N380             
                                                                           r       counter_rgb_t[14]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.747         Logic Levels: 5  
                                                                                   Logic: 1.468ns(29.472%), Route: 3.513ns(70.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.692                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N26_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N26_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1595           
                                                                                   N26_19/I1 (GTP_LUT5)
                                   td                    0.282       5.666 r       N26_19/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.146         _N1395           
                                                                                   N380_12/I4 (GTP_LUT5)
                                   td                    0.174       6.320 f       N380_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.785         _N1603           
                                                                                   N380_14/I4 (GTP_LUT5)
                                   td                    0.174       6.959 f       N380_14/Z (GTP_LUT5)
                                   net (fanout=25)       0.764       7.723         _N1390           
                                                                                   N380/I1 (GTP_LUT5M)
                                   td                    0.282       8.005 r       N380/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.747         N380             
                                                                           r       counter_rgb_t[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.747         Logic Levels: 5  
                                                                                   Logic: 1.468ns(29.472%), Route: 3.513ns(70.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.692                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N26_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N26_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1595           
                                                                                   N26_19/I1 (GTP_LUT5)
                                   td                    0.282       5.666 r       N26_19/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.146         _N1395           
                                                                                   N380_12/I4 (GTP_LUT5)
                                   td                    0.174       6.320 f       N380_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.785         _N1603           
                                                                                   N380_14/I4 (GTP_LUT5)
                                   td                    0.174       6.959 f       N380_14/Z (GTP_LUT5)
                                   net (fanout=25)       0.764       7.723         _N1390           
                                                                                   N380/I1 (GTP_LUT5M)
                                   td                    0.282       8.005 r       N380/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.747         N380             
                                                                           r       counter_rgb_t[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.747         Logic Levels: 5  
                                                                                   Logic: 1.468ns(29.472%), Route: 3.513ns(70.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.692                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[12]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[12]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[12]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[12]  
                                                                           f       dis_reg_b[12]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[12]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[14]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[14]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[14]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[14]  
                                                                           f       dis_reg_b[14]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[11]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[11]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[11]  
                                                                           f       dis_reg_b[11]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[11]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N134_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N134_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N880            
                                                                                   N182_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N182_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N840            
                                                                                   N182_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N182_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N921            
                                                                                   N182_mux18_4/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N182_mux18_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.415         _N1560           
                                                                                   N393/I0 (GTP_LUT5)
                                   td                    0.164       7.579 r       N393/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.974         N393             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.974         Logic Levels: 5  
                                                                                   Logic: 1.293ns(30.727%), Route: 2.915ns(69.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.465                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[17]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[17]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[17]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.734         counter_p[17]    
                                                                                   N393/I1 (GTP_LUT5)
                                   td                    0.290       5.024 f       N393/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.419         N393             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.419         Logic Levels: 1  
                                                                                   Logic: 0.607ns(36.721%), Route: 1.046ns(63.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.864                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N152_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N152_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1582           
                                                                                   N152_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N152_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N828            
                                                                                   N152_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N152_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N991            
                                                                                   N152_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N152_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N911            
                                                                                   N157/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N157/Z (GTP_LUT4)
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N142_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N142_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N881            
                                                                                   N163_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N163_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N915            
                                                                                   N163_mux13_4/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N163_mux13_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N1585           
                                                                                   N163_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N163_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N914            
                                                                                   N178_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N178_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N1107           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N152_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N152_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1582           
                                                                                   N152_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N152_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N828            
                                                                                   N152_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N152_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N991            
                                                                                   N152_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N152_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N911            
                                                                                   N165/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N165/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=8)        0.000       1.211         nt_echo_en_n     
                                                                                   N240_0/I (GTP_INV)
                                   td                    0.000       1.211 f       N240_0/Z (GTP_INV)
                                   net (fanout=4)        1.560       2.771         N240_0           
                                                                           f       nr_a/CE (GTP_DFF_E)

 Data arrival time                                                   2.771         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.703%), Route: 1.560ns(56.297%)
====================================================================================================

====================================================================================================
End dump timing report
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 7.813 sec
Current time: Mon Jul 17 17:32:27 2023
Action synthesize: Peak memory pool usage is 236,380,160 bytes
