Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec 17 21:21:42 2024
| Host         : DESKTOP-T0U5DNL running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                |  572 |     0 |          0 |     70560 |  0.81 |
|   LUT as Logic          |  572 |     0 |          0 |     70560 |  0.81 |
|   LUT as Memory         |    0 |     0 |          0 |     28800 |  0.00 |
| CLB Registers           |  402 |     0 |          0 |    141120 |  0.28 |
|   Register as Flip Flop |  402 |     0 |          0 |    141120 |  0.28 |
|   Register as Latch     |    0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                  |   20 |     0 |          0 |      8820 |  0.23 |
| F7 Muxes                |   57 |     0 |          0 |     35280 |  0.16 |
| F8 Muxes                |    0 |     0 |          0 |     17640 |  0.00 |
| F9 Muxes                |    0 |     0 |          0 |      8820 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 64    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 338   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  238 |     0 |          0 |      8820 |  2.70 |
|   CLBL                                     |  183 |     0 |            |           |       |
|   CLBM                                     |   55 |     0 |            |           |       |
| LUT as Logic                               |  572 |     0 |          0 |     70560 |  0.81 |
|   using O5 output only                     |   16 |       |            |           |       |
|   using O6 output only                     |  499 |       |            |           |       |
|   using O5 and O6                          |   57 |       |            |           |       |
| LUT as Memory                              |    0 |     0 |          0 |     28800 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
| CLB Registers                              |  402 |     0 |          0 |    141120 |  0.28 |
|   Register driven from within the CLB      |  261 |       |            |           |       |
|   Register driven from outside the CLB     |  141 |       |            |           |       |
|     LUT in front of the register is unused |  131 |       |            |           |       |
|     LUT in front of the register is used   |   10 |       |            |           |       |
| Unique Control Sets                        |   28 |       |          0 |     17640 |  0.16 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   60 |     0 |          0 |       216 | 27.78 |
|   RAMB36/FIFO*    |   60 |     0 |          0 |       216 | 27.78 |
|     RAMB36E2 only |   60 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       432 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       360 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   39 |    39 |          0 |        82 | 47.56 |
| HPIOB_M          |   11 |    11 |          0 |        26 | 42.31 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |   11 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   10 |    10 |          0 |        26 | 38.46 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |   10 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    8 |     8 |          0 |        12 | 66.67 |
|   INPUT          |    6 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    2 |       |            |           |       |
| HDIOB_S          |   10 |    10 |          0 |        12 | 83.33 |
|   INPUT          |    7 |       |            |           |       |
|   OUTPUT         |    3 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |          0 |       196 |  2.55 |
|   BUFGCE             |    5 |     0 |          0 |        88 |  5.68 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| PS8       |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     |  340 |                 CLB |
| FDRE     |  338 |            Register |
| LUT3     |   95 |                 CLB |
| LUT5     |   74 |                 CLB |
| LUT4     |   69 |                 CLB |
| FDCE     |   64 |            Register |
| RAMB36E2 |   60 |            BLOCKRAM |
| MUXF7    |   57 |                 CLB |
| LUT2     |   40 |                 CLB |
| OBUF     |   25 |                 I/O |
| CARRY8   |   20 |                 CLB |
| INBUF    |   13 |                 I/O |
| IBUFCTRL |   13 |              Others |
| LUT1     |   11 |                 CLB |
| BUFGCE   |    5 |               Clock |
| OBUFT    |    1 |                 I/O |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| ram_camera |    1 |
+------------+------+


