

================================================================
== Vitis HLS Report for 'bin_conv_Pipeline_VITIS_LOOP_348_11'
================================================================
* Date:           Fri Dec 13 13:11:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_348_11  |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       85|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       21|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       21|      121|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln840_29_fu_125_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln840_30_fu_160_p2  |         +|   0|  0|  13|           6|           6|
    |add_ln840_fu_110_p2     |         +|   0|  0|  14|           7|           1|
    |fixed_buffer_V_d0       |         +|   0|  0|  19|          12|          12|
    |icmp_ln1027_fu_104_p2   |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln840_fu_136_p2     |       xor|   0|  0|   8|           7|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  85|          51|          48|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_9   |   9|          2|    7|         14|
    |i_V_fu_38                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |fixed_buffer_V_addr_reg_191  |  11|   0|   11|          0|
    |i_V_fu_38                    |   7|   0|    7|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  21|   0|   21|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_348_11|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_348_11|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_348_11|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_348_11|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_348_11|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_348_11|  return value|
|zext_ln840_4                |   in|   11|     ap_none|                         zext_ln840_4|        scalar|
|fixed_buffer_V_address0     |  out|   11|   ap_memory|                       fixed_buffer_V|         array|
|fixed_buffer_V_ce0          |  out|    1|   ap_memory|                       fixed_buffer_V|         array|
|fixed_buffer_V_we0          |  out|    1|   ap_memory|                       fixed_buffer_V|         array|
|fixed_buffer_V_d0           |  out|   12|   ap_memory|                       fixed_buffer_V|         array|
|fixed_buffer_V_address1     |  out|   11|   ap_memory|                       fixed_buffer_V|         array|
|fixed_buffer_V_ce1          |  out|    1|   ap_memory|                       fixed_buffer_V|         array|
|fixed_buffer_V_q1           |   in|   12|   ap_memory|                       fixed_buffer_V|         array|
|conv_out_buffer_V_address0  |  out|    7|   ap_memory|                    conv_out_buffer_V|         array|
|conv_out_buffer_V_ce0       |  out|    1|   ap_memory|                    conv_out_buffer_V|         array|
|conv_out_buffer_V_q0        |   in|    5|   ap_memory|                    conv_out_buffer_V|         array|
|conv_out_buffer_V_address1  |  out|    7|   ap_memory|                    conv_out_buffer_V|         array|
|conv_out_buffer_V_ce1       |  out|    1|   ap_memory|                    conv_out_buffer_V|         array|
|conv_out_buffer_V_q1        |   in|    5|   ap_memory|                    conv_out_buffer_V|         array|
|icmp_ln1019_16              |   in|    1|     ap_none|                       icmp_ln1019_16|        scalar|
+----------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.93>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%icmp_ln1019_16_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1019_16"   --->   Operation 6 'read' 'icmp_ln1019_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln840_4_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln840_4"   --->   Operation 7 'read' 'zext_ln840_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i_V"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body407"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V_9 = load i7 %i_V"   --->   Operation 10 'load' 'i_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.59ns)   --->   "%icmp_ln1027 = icmp_eq  i7 %i_V_9, i7 64"   --->   Operation 12 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln840 = add i7 %i_V_9, i7 1"   --->   Operation 14 'add' 'add_ln840' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln348 = br i1 %icmp_ln1027, void %for.body407.split, void %for.end432_ifconv.exitStub" [Accel.cpp:348]   --->   Operation 15 'br' 'br_ln348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_V_10_cast = zext i7 %i_V_9"   --->   Operation 16 'zext' 'i_V_10_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i7 %i_V_9"   --->   Operation 17 'zext' 'zext_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.73ns)   --->   "%add_ln840_29 = add i11 %zext_ln840_4_read, i11 %zext_ln840"   --->   Operation 18 'add' 'add_ln840_29' <Predicate = (!icmp_ln1027)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln840_14 = zext i11 %add_ln840_29"   --->   Operation 19 'zext' 'zext_ln840_14' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_14"   --->   Operation 20 'getelementptr' 'fixed_buffer_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_out_buffer_V_addr = getelementptr i5 %conv_out_buffer_V, i64 0, i64 %i_V_10_cast"   --->   Operation 21 'getelementptr' 'conv_out_buffer_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.22ns)   --->   "%xor_ln840 = xor i7 %i_V_9, i7 64"   --->   Operation 22 'xor' 'xor_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln840_15 = zext i7 %xor_ln840"   --->   Operation 23 'zext' 'zext_ln840_15' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_out_buffer_V_addr_1 = getelementptr i5 %conv_out_buffer_V, i64 0, i64 %zext_ln840_15"   --->   Operation 24 'getelementptr' 'conv_out_buffer_V_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [Accel.cpp:348]   --->   Operation 25 'specloopname' 'specloopname_ln348' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %icmp_ln1019_16_read, void %for.inc420.split.0, void %for.inc430" [Accel.cpp:350]   --->   Operation 26 'br' 'br_ln350' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.56ns)   --->   "%conv_out_buffer_V_load = load i7 %conv_out_buffer_V_addr"   --->   Operation 27 'load' 'conv_out_buffer_V_load' <Predicate = (!icmp_ln1027 & !icmp_ln1019_16_read)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_1 : Operation 28 [2/2] (0.56ns)   --->   "%conv_out_buffer_V_load_1 = load i7 %conv_out_buffer_V_addr_1"   --->   Operation 28 'load' 'conv_out_buffer_V_load_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_16_read)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_1 : Operation 29 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load = load i11 %fixed_buffer_V_addr"   --->   Operation 29 'load' 'fixed_buffer_V_load' <Predicate = (!icmp_ln1027 & !icmp_ln1019_16_read)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln348 = store i7 %add_ln840, i7 %i_V" [Accel.cpp:348]   --->   Operation 30 'store' 'store_ln348' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln348 = br void %for.body407" [Accel.cpp:348]   --->   Operation 31 'br' 'br_ln348' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 32 [1/2] (0.56ns)   --->   "%conv_out_buffer_V_load = load i7 %conv_out_buffer_V_addr"   --->   Operation 32 'load' 'conv_out_buffer_V_load' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln840 = sext i5 %conv_out_buffer_V_load"   --->   Operation 33 'sext' 'sext_ln840' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (0.56ns)   --->   "%conv_out_buffer_V_load_1 = load i7 %conv_out_buffer_V_addr_1"   --->   Operation 34 'load' 'conv_out_buffer_V_load_1' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln840_8 = sext i5 %conv_out_buffer_V_load_1"   --->   Operation 35 'sext' 'sext_ln840_8' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load = load i11 %fixed_buffer_V_addr"   --->   Operation 36 'load' 'fixed_buffer_V_load' <Predicate = (!icmp_ln1019_16_read)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln840_30 = add i6 %sext_ln840_8, i6 %sext_ln840"   --->   Operation 37 'add' 'add_ln840_30' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln840_9 = sext i6 %add_ln840_30"   --->   Operation 38 'sext' 'sext_ln840_9' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.74ns)   --->   "%add_ln840_31 = add i12 %sext_ln840_9, i12 %fixed_buffer_V_load"   --->   Operation 39 'add' 'add_ln840_31' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.20ns)   --->   "%store_ln840 = store i12 %add_ln840_31, i11 %fixed_buffer_V_addr"   --->   Operation 40 'store' 'store_ln840' <Predicate = (!icmp_ln1019_16_read)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln355 = br void %for.inc430" [Accel.cpp:355]   --->   Operation 41 'br' 'br_ln355' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln840_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fixed_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ conv_out_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ icmp_ln1019_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                      (alloca           ) [ 010]
icmp_ln1019_16_read      (read             ) [ 011]
zext_ln840_4_read        (read             ) [ 000]
store_ln0                (store            ) [ 000]
br_ln0                   (br               ) [ 000]
i_V_9                    (load             ) [ 000]
specpipeline_ln0         (specpipeline     ) [ 000]
icmp_ln1027              (icmp             ) [ 010]
speclooptripcount_ln0    (speclooptripcount) [ 000]
add_ln840                (add              ) [ 000]
br_ln348                 (br               ) [ 000]
i_V_10_cast              (zext             ) [ 000]
zext_ln840               (zext             ) [ 000]
add_ln840_29             (add              ) [ 000]
zext_ln840_14            (zext             ) [ 000]
fixed_buffer_V_addr      (getelementptr    ) [ 011]
conv_out_buffer_V_addr   (getelementptr    ) [ 011]
xor_ln840                (xor              ) [ 000]
zext_ln840_15            (zext             ) [ 000]
conv_out_buffer_V_addr_1 (getelementptr    ) [ 011]
specloopname_ln348       (specloopname     ) [ 000]
br_ln350                 (br               ) [ 000]
store_ln348              (store            ) [ 000]
br_ln348                 (br               ) [ 000]
conv_out_buffer_V_load   (load             ) [ 000]
sext_ln840               (sext             ) [ 000]
conv_out_buffer_V_load_1 (load             ) [ 000]
sext_ln840_8             (sext             ) [ 000]
fixed_buffer_V_load      (load             ) [ 000]
add_ln840_30             (add              ) [ 000]
sext_ln840_9             (sext             ) [ 000]
add_ln840_31             (add              ) [ 000]
store_ln840              (store            ) [ 000]
br_ln355                 (br               ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln840_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln840_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fixed_buffer_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixed_buffer_V"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_out_buffer_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_buffer_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="icmp_ln1019_16">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln1019_16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_V_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="icmp_ln1019_16_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln1019_16_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="zext_ln840_4_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="11" slack="0"/>
<pin id="50" dir="0" index="1" bw="11" slack="0"/>
<pin id="51" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln840_4_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="fixed_buffer_V_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="12" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="11" slack="0"/>
<pin id="58" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fixed_buffer_V_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="conv_out_buffer_V_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="5" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="7" slack="0"/>
<pin id="65" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buffer_V_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="conv_out_buffer_V_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buffer_V_addr_1/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="7" slack="0"/>
<pin id="77" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="0"/>
<pin id="80" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="81" dir="0" index="5" bw="5" slack="2147483647"/>
<pin id="82" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="5" slack="0"/>
<pin id="83" dir="1" index="7" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_buffer_V_load/1 conv_out_buffer_V_load_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="1"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="92" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="12" slack="2147483647"/>
<pin id="94" dir="1" index="7" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="fixed_buffer_V_load/1 store_ln840/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_V_9_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_9/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln1027_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln840_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_V_10_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_V_10_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln840_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln840_29_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="7" slack="0"/>
<pin id="128" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_29/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln840_14_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840_14/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="xor_ln840_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="7" slack="0"/>
<pin id="139" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln840/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln840_15_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840_15/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln348_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="7" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln348/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln840_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln840/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln840_8_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln840_8/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln840_30_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="5" slack="0"/>
<pin id="163" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_30/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln840_9_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln840_9/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln840_31_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="0"/>
<pin id="173" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_31/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_V_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="184" class="1005" name="icmp_ln1019_16_read_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019_16_read "/>
</bind>
</comp>

<comp id="191" class="1005" name="fixed_buffer_V_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="1"/>
<pin id="193" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="fixed_buffer_V_addr "/>
</bind>
</comp>

<comp id="197" class="1005" name="conv_out_buffer_V_addr_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="1"/>
<pin id="199" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_buffer_V_addr "/>
</bind>
</comp>

<comp id="202" class="1005" name="conv_out_buffer_V_addr_1_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="1"/>
<pin id="204" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_buffer_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="84"><net_src comp="61" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="85"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="95"><net_src comp="54" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="101" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="124"><net_src comp="101" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="48" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="121" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="140"><net_src comp="101" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="151"><net_src comp="110" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="75" pin="7"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="75" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="86" pin="7"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="170" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="180"><net_src comp="38" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="187"><net_src comp="42" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="54" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="200"><net_src comp="61" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="205"><net_src comp="68" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="75" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fixed_buffer_V | {2 }
 - Input state : 
	Port: bin_conv_Pipeline_VITIS_LOOP_348_11 : zext_ln840_4 | {1 }
	Port: bin_conv_Pipeline_VITIS_LOOP_348_11 : fixed_buffer_V | {1 2 }
	Port: bin_conv_Pipeline_VITIS_LOOP_348_11 : conv_out_buffer_V | {1 2 }
	Port: bin_conv_Pipeline_VITIS_LOOP_348_11 : icmp_ln1019_16 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_V_9 : 1
		icmp_ln1027 : 2
		add_ln840 : 2
		br_ln348 : 3
		i_V_10_cast : 2
		zext_ln840 : 2
		add_ln840_29 : 3
		zext_ln840_14 : 4
		fixed_buffer_V_addr : 5
		conv_out_buffer_V_addr : 3
		xor_ln840 : 2
		zext_ln840_15 : 2
		conv_out_buffer_V_addr_1 : 3
		conv_out_buffer_V_load : 4
		conv_out_buffer_V_load_1 : 4
		fixed_buffer_V_load : 6
		store_ln348 : 3
	State 2
		sext_ln840 : 1
		sext_ln840_8 : 1
		add_ln840_30 : 2
		sext_ln840_9 : 3
		add_ln840_31 : 4
		store_ln840 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        add_ln840_fu_110        |    0    |    14   |
|    add   |       add_ln840_29_fu_125      |    0    |    18   |
|          |       add_ln840_30_fu_160      |    0    |    12   |
|          |       add_ln840_31_fu_170      |    0    |    19   |
|----------|--------------------------------|---------|---------|
|   icmp   |       icmp_ln1027_fu_104       |    0    |    10   |
|----------|--------------------------------|---------|---------|
|    xor   |        xor_ln840_fu_136        |    0    |    7    |
|----------|--------------------------------|---------|---------|
|   read   | icmp_ln1019_16_read_read_fu_42 |    0    |    0    |
|          |  zext_ln840_4_read_read_fu_48  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       i_V_10_cast_fu_116       |    0    |    0    |
|   zext   |        zext_ln840_fu_121       |    0    |    0    |
|          |      zext_ln840_14_fu_131      |    0    |    0    |
|          |      zext_ln840_15_fu_142      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        sext_ln840_fu_152       |    0    |    0    |
|   sext   |       sext_ln840_8_fu_156      |    0    |    0    |
|          |       sext_ln840_9_fu_166      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    80   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|conv_out_buffer_V_addr_1_reg_202|    7   |
| conv_out_buffer_V_addr_reg_197 |    7   |
|   fixed_buffer_V_addr_reg_191  |   11   |
|           i_V_reg_177          |    7   |
|   icmp_ln1019_16_read_reg_184  |    1   |
+--------------------------------+--------+
|              Total             |   33   |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_75 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_86 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   33   |   107  |
+-----------+--------+--------+--------+
