<html> 
 			<head> 			<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
			<title>Project Status Summary Page</title>
			<link rel="stylesheet" type="text/css" href="projectstatuspage.css" />
			<script type = "text/javascript" src="projectstatuspage.js"></script>
			</head>

 			<body style="background-color:#f0f0ff;">
 			
<table style="border:none;" width="100%" ><tr> <td class="outline">
<table width="100%" border="0" cellspacing="0" cellpadding="0"> 	     <thead class="tablehead"><tr><th colspan="4">Project Settings</th><tr> 
 <tr> <td class="optionTitle" align="left"> Project Name</td> <td> mlp_conv2d_top</td> <td class="optionTitle" align="left"> Device Name</td> <td> rev_1: Achronix Speedster7t : AC7t1500ES0</td> </tr>
<tr> <td class="optionTitle" align="left"> Implementation Name</td> <td> rev_1</td> <td class="optionTitle" align="left"> Top Module</td> <td> mlp_conv2d_top</td> </tr>
 		 </thead> 
		 <tbody> <tr> <td class="optionTitle" align="left"> Pipelining</td> <td> 1</td> <td class="optionTitle" align="left"> Retiming</td> <td> 1</td> </tr>
<tr> <td class="optionTitle" align="left"> Resource Sharing</td> <td> 1</td> <td class="optionTitle" align="left"> Fanout Guide</td> <td> 10000</td> </tr>
<tr> <td class="optionTitle" align="left"> Disable I/O Insertion</td> <td> 1</td> <td class="optionTitle" align="left"> Disable Sequential Optimizations</td> <td> 0</td> </tr>
<tr> <td class="optionTitle" align="left"> Clock Conversion</td> <td> 1</td> <td class="optionTitle" align="left"> FSM Compiler</td> <td> 1</td> </tr>
 
</tbody> 
  </table><br>	 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="9">Run Status</th></tr></thead>
         <tbody>
 		<tr>
 			<th align="left" width="17%">Job Name</th>
			<th align="left">Status</th>
 			<td class="lnote" align="center" title="Notes"></td>
 			<td class="lwarn" align="center" title="Warnings"></td>
 			<td class="lerror" align="center" title="Errors"></td>
 			<th align="left">CPU Time</th>
 			<th align="left">Real Time</th>
 			<th align="left">Memory</th>
 			<th align="left">Date/Time</th>
         </tr>
  <tr>
  <td class="optionTitle"> (compiler)</td><td>Complete</td>
 <td>316</td>
 <td>189</td>
<td>0</td>
<td>-</td>
<td>00m:02s</td>
<td>-</td>
<td><font size="-1">13 Jul 2022</font><br/><font size="-2">15:35:08</font></td>
</tr> 

 <tr>
  <td class="optionTitle"> (premap)</td><td>Complete *</td>
 <td>19</td>
 <td>69</td>
<td>0</td>
<td>0m:34s</td>
<td>0m:35s</td>
<td>593MB</td>
<td><font size="-1">12 Jul 2022</font><br/><font size="-2">14:39:03</font></td>
</tr> 

 <tr>
  <td class="optionTitle"> (fpga_mapper)</td><td>Complete</td>
 <td>95</td>
 <td>297</td>
<td>0</td>
<td>01m:17s</td>
<td>01m:21s</td>
<td>628MB</td>
<td><font size="-1">12 Jul 2022</font><br/><font size="-2">14:40:25</font></td>
</tr> 

 		</tbody>
     </table>
 <br> 
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="4">Area Summary</th></tr></thead>
<tfoot> <tr> <td class="optionTitle" colspan="2"></td><td class="optionTitle" colspan="2"></td></tr> 
 </tfoot> 
 <tbody> <tr> 
<td title ="Total DFF used" class="optionTitle" align="left">DFF</td> <td>3006 of 1382400 (less than 1%)</td>
<td title ="Total BRAM used" class="optionTitle" align="left">BRAM</td> <td>62 of 2560 (2.42%)</td>
</tr>
<tr> 
<td title ="Total LRAM used" class="optionTitle" align="left">LRAM</td> <td>0 of 2560 (0.00%)</td>
<td title ="Total MLP used" class="optionTitle" align="left">MLP</td> <td>60 of 2560 (2.34%)</td>
</tr>
<tr> 
<td title ="Total LUT used" class="optionTitle" align="left">LUT</td> <td>529 of 691200 (less than 1%)</td>
<td title ="Total ALU8 used" class="optionTitle" align="left">ALU8</td> <td>41 of 172800 (less than 1%)</td>
</tr>
 
</tbody>
    </table><br>
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="4">Timing Summary</th></tr></thead>
<tfoot> <tr> <td class="optionTitle" colspan="4"></td></tr> 
 </tfoot> 
<tbody> 
   <tr><th class="optionTitle" align= "left ">Clock Name</th><th class="optionTitle" align= "left ">Req Freq</th><th class="optionTitle" align= "left ">Est Freq</th><th class="optionTitle" align= "left ">Slack</th></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z576400_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z576400_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z576400_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z576400_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z777380_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z777380_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z777380_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z777380_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z978360_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z978360_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z978360_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z978360_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z1179340_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z1179340_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z1179340_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z1179340_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z1842800_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z1842800_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z1842800_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z1842800_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z2043780_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z2043780_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z2043780_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z2043780_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z2117110_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z2117110_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z2117110_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z2117110_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z2244760_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z2244760_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3097350_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3097350_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3097350_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3097350_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3298330_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3298330_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3298330_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3298330_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3499310_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3499310_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3499310_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3499310_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3700290_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3700290_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3700290_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3700290_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3901270_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3901270_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3901270_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z3901270_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z4363750_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z4363750_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z4363750_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z4363750_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z4564730_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z4564730_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z4564730_2|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z4564730_3|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z4765710_0|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">ACX_BRAM72K_Z4765710_1|mlpram_rden_inferred_clock</td><td  align="left">200.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">clk</td><td  align="left">602.4 MHz</td><td  align="left">345.9 MHz</td><td  align="left">-1.231</td></tr> 
<tr> <td  align="left">System</td><td  align="left">200.0 MHz</td><td  align="left">224.6 MHz</td><td  align="left">0.547</td></tr> 
</tbody> 
 </table>
<br>
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="4">Optimizations Summary</th></tr></thead>
 <tbody> <tr> 
<td title ="Retiming summary: Registers Before / After retiming" class="optionTitle" align="left">Retiming</td> <td>248 / 295</td>
<td class="optionTitle"></td><td></td></tr> 
</tbody>
    </table><br>
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="4">Optimizations Summary</th></tr></thead>
 <tbody> <tr> 
<td title ="Non-gated/non-generated clock trees / Gated/generated clock trees" class="optionTitle" align="left">Combined Clock Conversion</td> <td>61 / 0</td>
<td class="optionTitle"></td><td></td></tr> 
</tbody>
    </table><br>
<br> 
</td></tr></table></body> 
 </html>