{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.381,
        "copper_line_width": 0.381,
        "copper_text_italic": false,
        "copper_text_size_h": 1.524,
        "copper_text_size_v": 2.032,
        "copper_text_thickness": 0.3048,
        "copper_text_upright": true,
        "courtyard_line_width": 0.05,
        "other_line_width": 0.381,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": true,
        "silk_line_width": 0.381,
        "silk_text_italic": false,
        "silk_text_size_h": 1.524,
        "silk_text_size_v": 1.524,
        "silk_text_thickness": 0.3048,
        "silk_text_upright": true
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.25,
          "via_gap": 0.25,
          "width": 0.2
        }
      ],
      "drc_exclusions": [],
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.3,
        "min_microvia_drill": 0.127,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.2,
        "min_via_diameter": 0.61,
        "solder_mask_clearance": 0.07619999999999999,
        "solder_mask_min_width": 0.0,
        "solder_paste_clearance": 0.0,
        "solder_paste_margin_ratio": -0.0
      },
      "track_widths": [
        0.2,
        0.254,
        0.508,
        1.012
      ],
      "via_dimensions": [
        {
          "diameter": 0.61,
          "drill": 0.3
        },
        {
          "diameter": 0.61,
          "drill": 0.3
        },
        {
          "diameter": 0.8,
          "drill": 0.4
        }
      ]
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "176122-6.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": []
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "176122-6.net",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": "C:/Users/Vista_64_D630/Desktop/Jared/code/Hardware/trunk/rusefi.com/rusefi_lib/Border.kicad_wks"
  },
  "schematic": {
    "drawing": {
      "default_text_size": 60,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "net_format_name": "Pcbnew",
    "page_layout_descr_file": "C:/Users/Vista_64_D630/Desktop/Jared/code/Hardware/trunk/rusefi.com/rusefi_lib/Border.kicad_wks",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [],
  "text_variables": {}
}
