#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb 27 10:44:28 2025
# Process ID: 20628
# Current directory: C:/Users/ma378458/EEE3342C/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30144 C:\Users\ma378458\EEE3342C\project\project.xpr
# Log file: C:/Users/ma378458/EEE3342C/project/vivado.log
# Journal file: C:/Users/ma378458/EEE3342C/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ma378458/EEE3342C/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v w ]
add_files C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CLA
WARNING: [Synth 8-2611] redeclaration of ansi port S is not allowed [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:32]
ERROR: [Synth 8-2539] port A must not be declared to be an array [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:24]
ERROR: [Synth 8-2539] port B must not be declared to be an array [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:24]
ERROR: [Synth 8-2539] port S must not be declared to be an array [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:25]
Failed to read verilog 'C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v'
0 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CLA
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1081.914 ; gain = 24.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CLA' [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:23]
ERROR: [Synth 8-439] module 'Part' not found [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:41]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:37]
ERROR: [Synth 8-285] failed synthesizing module 'CLA' [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1120.609 ; gain = 63.484
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CLA
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1120.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CLA' [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:23]
ERROR: [Synth 8-439] module 'Part1' not found [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:41]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:37]
ERROR: [Synth 8-285] failed synthesizing module 'CLA' [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1120.609 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 92f6e52886f74c84833584099fe256bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim1_behav xil_defaultlib.Sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Part1
Compiling module xil_defaultlib.Sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sim1_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/xsim.dir/Sim1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 27 11:36:43 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim1_behav -key {Behavioral:sim_1:Functional:Sim1} -tclbatch {Sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source Sim1.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.609 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CLA
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1120.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CLA' [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:23]
INFO: [Synth 8-638] synthesizing module 'Part1' [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part1.v:23]
INFO: [Synth 8-256] done synthesizing module 'Part1' (1#1) [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part1.v:23]
WARNING: [Synth 8-350] instance 'Full_Adder' of module 'Part1' requires 5 connections, but only 4 given [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:41]
WARNING: [Synth 8-350] instance 'Full_Adder' of module 'Part1' requires 5 connections, but only 4 given [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:41]
WARNING: [Synth 8-350] instance 'Full_Adder' of module 'Part1' requires 5 connections, but only 4 given [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:41]
WARNING: [Synth 8-350] instance 'Full_Adder' of module 'Part1' requires 5 connections, but only 4 given [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:41]
WARNING: [Synth 8-350] instance 'Full_Adder' of module 'Part1' requires 5 connections, but only 4 given [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:41]
WARNING: [Synth 8-350] instance 'Full_Adder' of module 'Part1' requires 5 connections, but only 4 given [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:41]
WARNING: [Synth 8-350] instance 'Full_Adder' of module 'Part1' requires 5 connections, but only 4 given [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:41]
WARNING: [Synth 8-350] instance 'Full_Adder' of module 'Part1' requires 5 connections, but only 4 given [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:41]
INFO: [Synth 8-256] done synthesizing module 'CLA' (2#1) [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1120.609 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1120.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc]
WARNING: [Vivado 12-584] No ports matched 'X'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:9]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'C'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1469.688 ; gain = 349.078
8 Infos, 14 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1469.688 ; gain = 349.078
place_ports {A[7]} R2
place_ports {A[6]} T1
place_ports {A[5]} U1
place_ports {A[4]} W2
place_ports {A[3]} R3
place_ports {A[2]} T2
place_ports {A[1]} T3
place_ports {A[0]} V2
place_ports {B[7]} W13
place_ports {B[6]} W14
place_ports {B[5]} V15
place_ports {B[4]} W15
place_ports {B[3]} W17
place_ports {B[2]} W16
place_ports {B[1]} V16
place_ports {B[0]} V17
set_property package_pin "" [get_ports [list  {S[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {S[7]} {S[6]} {S[5]} {S[4]} {S[3]} {S[2]} {S[1]} {S[0]}]]
place_ports {S[7]} V14
place_ports {S[6]} U14
place_ports {S[5]} W18
place_ports {S[4]} V19
place_ports {S[3]} U19
place_ports {S[2]} E19
startgroup
set_property package_pin "" [get_ports [list  {S[2]}]]
place_ports {S[1]} E19
endgroup
startgroup
set_property package_pin "" [get_ports [list  {S[3]}]]
place_ports {S[2]} U19
endgroup
startgroup
set_property package_pin "" [get_ports [list  {S[4]}]]
place_ports {S[3]} V19
endgroup
startgroup
set_property package_pin "" [get_ports [list  {S[5]}]]
place_ports {S[4]} W18
endgroup
place_ports {S[5]} U15
place_ports {S[0]} U16
place_ports Cin U18
place_ports Cout V13
set_property IOSTANDARD LVCMOS33 [get_ports [list Cin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Cout]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ma378458/EEE3342C/project/project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 27 11:47:57 2025] Launched synth_1...
Run output will be captured here: C:/Users/ma378458/EEE3342C/project/project.runs/synth_1/runme.log
[Thu Feb 27 11:47:57 2025] Launched impl_1...
Run output will be captured here: C:/Users/ma378458/EEE3342C/project/project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A380DBA
set_property PROGRAM.FILE {C:/Users/ma378458/EEE3342C/project/project.runs/impl_1/CLA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ma378458/EEE3342C/project/project.runs/impl_1/CLA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 11:52:56 2025...
