# Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/nitish/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os)

.model helloworldfpga
.inputs A B C D
.outputs a b c d e f g
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_DAT=a_LUT3_O.XB2 I_EN=$true I_PAD_$inp=B O_EN=$false
.cname $iopadmap$helloworldfpga.B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/nitish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=a_LUT3_O.XSL I_EN=$true I_PAD_$inp=C O_EN=$false
.cname $iopadmap$helloworldfpga.C
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/nitish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=a_LUT3_O.XAB I_EN=$true I_PAD_$inp=D O_EN=$false
.cname $iopadmap$helloworldfpga.D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/nitish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=W O_EN=$true O_PAD_$out=a
.cname $iopadmap$helloworldfpga.a
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/nitish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$false O_EN=$true O_PAD_$out=b
.cname $iopadmap$helloworldfpga.b
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/nitish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$false O_EN=$true O_PAD_$out=c
.cname $iopadmap$helloworldfpga.c
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/nitish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=W O_EN=$true O_PAD_$out=d
.cname $iopadmap$helloworldfpga.d
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/nitish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=W O_EN=$true O_PAD_$out=e
.cname $iopadmap$helloworldfpga.e
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/nitish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=W O_EN=$true O_PAD_$out=f
.cname $iopadmap$helloworldfpga.f
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/nitish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$true O_EN=$true O_PAD_$out=g
.cname $iopadmap$helloworldfpga.g
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/nitish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt T_FRAG TBS=$true XA1=a_LUT3_O.XB2 XA2=a_LUT3_O.XB2 XAB=a_LUT3_O.XAB XB1=$false XB2=a_LUT3_O.XB2 XSL=a_LUT3_O.XSL XZ=W
.cname a_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/nitish/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/nitish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.names $false X
1 1
.names $false a_LUT3_O.I0
1 1
.names $false a_LUT3_O.I1
1 1
.names $false a_LUT3_O.I2
1 1
.names $false a_LUT3_O.O
1 1
.names a_LUT3_O.XB2 a_LUT3_O.XA1
1 1
.names a_LUT3_O.XB2 a_LUT3_O.XA2
1 1
.names $false a_LUT3_O.XB1
1 1
.end
