# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -i -t ps mapped_work/.comparator 
# Start time: 13:47:08 on Jan 11,2019
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: mapped/comparator.v(132): (vopt-2685) [TFMPC] - Too few port connections for 'r297'.  Expected 9, found 5.
# ** Warning: mapped/comparator.v(132): (vopt-2718) [TFMPC] - Missing connection for port 'NE'.
# ** Warning: mapped/comparator.v(132): (vopt-2718) [TFMPC] - Missing connection for port 'GE'.
# ** Warning: mapped/comparator.v(132): (vopt-2718) [TFMPC] - Missing connection for port 'LE'.
# ** Warning: mapped/comparator.v(132): (vopt-2718) [TFMPC] - Missing connection for port 'EQ'.
# Loading sv_std.std
# Loading work.comparator(fast)
# Loading work.comparator_DW01_cmp6_0(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.prim(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx2(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.oai21x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.oai22x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.aoi21x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.aoi22x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.xor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand3x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.and2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.or2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx1(behavioral)#1
less comparator.log
# Synthesizing design: comparator.sv
# dc_shell-t -x "source -echo do_mapping.tcl"
#                                         
#                            Design Compiler Graphical 
#                                  DC Ultra (TM)
#                                   DFTMAX (TM)
#                               Power Compiler (TM)
#                                  DesignWare (R)
#                                  DC Expert (TM)
#                                Design Vision (TM)
#                                HDL Compiler (TM)
#                                VHDL Compiler (TM)
#                                   DFT Compiler
#                                Design Compiler(R)
#                                         
#                Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
#                                         
#                     Copyright (c) 1988 - 2015 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#             or distribution of this software is strictly prohibited.
# Initializing...
# Step 1:  Read in the source file
# analyze -format sverilog -lib WORK { comparator.sv}
# Running PRESTO HDLC
# Compiling source file ./source/comparator.sv
# Presto compilation completed successfully.
# Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
# Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
# elaborate comparator -lib WORK
# Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
# Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
#   Loading link library 'osu05_stdcells'
#   Loading link library 'gtech'
# Running PRESTO HDLC
# Presto compilation completed successfully.
# Elaborated 1 design.
# Current design is now 'comparator'.
# uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
# compile -map_effort medium
# Information: Checking out the license 'DesignWare'. (SEC-104)
# Information: Evaluating DesignWare library utilization. (UISN-27)
# 
# ============================================================================
# | DesignWare Building Block Library  |         Version         | Available |
# ============================================================================
# | Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
# | Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
# ============================================================================
# 
# 
# 
#   Beginning Pass 1 Mapping
#   ------------------------
#   Processing 'comparator'
# 
#   Updating timing information
# Information: Updating design information... (UID-85)
# Information: Design 'comparator' has no optimization constraints set. (OPT-108)
# 
#   Beginning Implementation Selection
#   ----------------------------------
#   Processing 'comparator_DW01_cmp6_0'
# 
#   Beginning Mapping Optimizations  (Medium effort)
#   -------------------------------
#   Structuring 'comparator'
#   Mapping 'comparator'
# 
#                                   TOTAL                                      
#    ELAPSED            WORST NEG   SETUP    DESIGN                            
#     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
#   --------- --------- --------- --------- --------- -------------------------
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
# 
# 
# 
#   Beginning Delay Optimization Phase
#   ----------------------------------
# 
#                                   TOTAL                                      
#    ELAPSED            WORST NEG   SETUP    DESIGN                            
#     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
#   --------- --------- --------- --------- --------- -------------------------
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
# 
# 
#   Beginning Area-Recovery Phase  (cleanup)
#   -----------------------------
# 
#                                   TOTAL                                      
#    ELAPSED            WORST NEG   SETUP    DESIGN                            
#     TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
#   --------- --------- --------- --------- --------- -------------------------
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
#     0:00:02   21654.0      0.00       0.0       0.0                          
# Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
# 
# 
# Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 
# 
# 
#   Optimization Complete
#   ---------------------
# Step 4: Output reports
# report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/comparator.rep
# report_area >> reports/comparator.rep
# report_power -hier >> reports/comparator.rep
# Step 5: Output final VHDL and Verilog files
# write_file -format verilog -hierarchy -output "mapped/comparator.v"
# Writing verilog file '/home/ecegrid/a/mg130/ece337/Lab1/mapped/comparator.v'.
# Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
# echo "\nScript Done\n"
# 
# Script Done
# 
# echo "\nChecking Design\n"
# 
# Checking Design
# 
# check_design
#  
# ****************************************
# check_design summary:
# Version:     K-2015.06-SP1
# Date:        Fri Jan 11 13:47:04 2019
# ****************************************
# 
#                    Name                                            Total
# --------------------------------------------------------------------------------
# Inputs/Outputs                                                      5
#     Unconnected ports (LINT-28)                                     5
# 
# Cells                                                               1
#     Connected to power or ground (LINT-32)                          1
# --------------------------------------------------------------------------------
# 
# Warning: In design 'comparator_DW01_cmp6_0', port 'TC' is not connected to any nets. (LINT-28)
# Warning: In design 'comparator_DW01_cmp6_0', port 'EQ' is not connected to any nets. (LINT-28)
# Warning: In design 'comparator_DW01_cmp6_0', port 'LE' is not connected to any nets. (LINT-28)
# Warning: In design 'comparator_DW01_cmp6_0', port 'GE' is not connected to any nets. (LINT-28)
# Warning: In design 'comparator_DW01_cmp6_0', port 'NE' is not connected to any nets. (LINT-28)
# Warning: In design 'comparator', a pin on submodule 'r297' is connected to logic 1 or logic 0. (LINT-32)
#    Pin 'TC' is connected to logic 0. 
# quit
# 
# Thank you...
# Done
# 
# 
syschk comparator.log
# invalid command name "syschk"
