Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 05:21:49 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                2
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           32
    A tristate bus has a non tri-state driver (LINT-34)            32
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C479' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C483' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C487' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C821' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C367' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/o_div_clk_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[4]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[5]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[6]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[7]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/o_div_clk_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C619' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C622' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 05:23:46 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                2
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           32
    A tristate bus has a non tri-state driver (LINT-34)            32
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C479' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C483' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C487' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C821' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C367' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/o_div_clk_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[4]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[5]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[6]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[7]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/o_div_clk_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C619' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C622' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 05:25:56 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                2
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           32
    A tristate bus has a non tri-state driver (LINT-34)            32
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C479' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C483' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C487' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C821' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C367' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/o_div_clk_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[4]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[5]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[6]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[7]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/o_div_clk_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C619' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C622' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 07:27:28 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                2
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           32
    A tristate bus has a non tri-state driver (LINT-34)            32
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C837' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[4]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[5]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[6]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[7]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 07:33:18 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C837' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 07:43:58 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C837' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 07:54:20 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C837' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 08:05:52 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C837' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 08:12:31 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C837' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 08:14:59 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C837' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 08:22:42 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C837' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 08:26:28 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C837' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 08:32:11 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C837' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 09:29:37 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C837' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 09:34:42 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C837' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 09:37:21 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C817' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 09:39:33 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C817' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 09:59:59 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           29
    A tristate bus has a non tri-state driver (LINT-34)            29
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C817' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Gate_En' has non three-state driver 'SYS_CTRL_dut/Gate_En_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 10:01:53 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           29
    A tristate bus has a non tri-state driver (LINT-34)            29
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C817' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Gate_En' has non three-state driver 'SYS_CTRL_dut/Gate_En_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 10:05:19 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           29
    A tristate bus has a non tri-state driver (LINT-34)            29
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C817' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Gate_En' has non three-state driver 'SYS_CTRL_dut/Gate_En_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 10:08:19 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           29
    A tristate bus has a non tri-state driver (LINT-34)            29
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C817' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Gate_En' has non three-state driver 'SYS_CTRL_dut/Gate_En_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 10:20:19 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C817' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 10:52:55 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C719' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/C578/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/C577/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/C576/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/C576/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/C576/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/C576/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/C575/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/C575/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/C575/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/C575/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/C575/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/C575/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/C575/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/C575/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 11:00:01 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C719' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/C578/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/C577/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/C576/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/C576/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/C576/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/C576/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/C575/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/C575/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/C575/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/C575/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/C575/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/C575/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/C575/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/C575/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 11:27:43 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C719' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/C578/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/C577/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/C576/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/C576/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/C576/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/C576/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/C575/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/C575/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/C575/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/C575/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/C575/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/C575/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/C575/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/C575/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 11:36:09 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      9
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     1

Cells                                                              31
    Cells do not drive (LINT-1)                                    22
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                2
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           32
    A tristate bus has a non tri-state driver (LINT-34)            32
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'OUT_VALID' has non three-state driver 'ALU_dut/OUT_VALID_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[0]' has non three-state driver 'ALU_dut/ALU_OUT_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[1]' has non three-state driver 'ALU_dut/ALU_OUT_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[2]' has non three-state driver 'ALU_dut/ALU_OUT_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[3]' has non three-state driver 'ALU_dut/ALU_OUT_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[4]' has non three-state driver 'ALU_dut/ALU_OUT_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[5]' has non three-state driver 'ALU_dut/ALU_OUT_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[6]' has non three-state driver 'ALU_dut/ALU_OUT_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[7]' has non three-state driver 'ALU_dut/ALU_OUT_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[8]' has non three-state driver 'ALU_dut/ALU_OUT_reg[8]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[9]' has non three-state driver 'ALU_dut/ALU_OUT_reg[9]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[10]' has non three-state driver 'ALU_dut/ALU_OUT_reg[10]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[11]' has non three-state driver 'ALU_dut/ALU_OUT_reg[11]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[12]' has non three-state driver 'ALU_dut/ALU_OUT_reg[12]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[13]' has non three-state driver 'ALU_dut/ALU_OUT_reg[13]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[14]' has non three-state driver 'ALU_dut/ALU_OUT_reg[14]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ALU_OUT[15]' has non three-state driver 'ALU_dut/ALU_OUT_reg[15]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'F_Full' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/B_36/Z'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 11:44:07 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C719' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/C578/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/C577/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/C576/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/C576/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/C576/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/C576/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/C575/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/C575/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/C575/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/C575/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/C575/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/C575/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/C575/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/C575/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 17:39:25 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              32
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C719' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/C578/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/C577/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/C576/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/C576/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/C576/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/C576/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/C575/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/C575/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/C575/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/C575/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/C575/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/C575/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/C575/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/C575/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C352' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'FIFO_MEMORY', input pin 'A' of leaf cell 'C355' is connected to undriven net 'rclk_en'.  (LINT-58)
Warning: In design 'ASYNC_FIFO', input pin 'rclk_en' of hierarchical cell 'FIFO_MEMORY_dut' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 03:34:10 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              29
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C801' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C474' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 03:48:32 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              29
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C801' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C474' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 03:51:05 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              29
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C801' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C474' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 03:53:50 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              29
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C801' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C474' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 04:34:19 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              29
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C801' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C474' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 04:44:01 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              29
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C801' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C474' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 04:53:23 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              29
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C801' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/WrEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/RdEn_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/Addr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/Wr_D_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 06:20:36 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              29
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/C579/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/C578/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/C577/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/C577/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/C577/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/C577/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/C576/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/C576/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/C576/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/C576/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/C576/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/C576/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/C576/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/C576/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 06:26:00 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              29
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C704' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/C563/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/C562/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/C561/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/C561/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/C561/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/C561/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/C560/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/C560/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/C560/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/C560/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/C560/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/C560/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/C560/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/C560/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
Warning: Design 'SYS_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 06:46:38 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Multiply driven inputs (LINT-6)                                 8
    Unconnected ports (LINT-28)                                     9

Cells                                                              29
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           28
    A tristate bus has a non tri-state driver (LINT-34)            28
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'W_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ASYNC_FIFO', input port 'R_RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/C579/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/C578/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/C577/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/C577/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/C577/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/C577/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/C576/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/C576/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/C576/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/C576/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/C576/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/C576/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/C576/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/C576/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK' has non three-state driver 'CLK_DIV_TX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Rptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[0]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[1]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[2]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[3]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ASYNC_FIFO_dut/Wptr[4]' has non three-state driver 'ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 07:18:15 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     11
    Multiply driven inputs (LINT-6)                                 2
    Unconnected ports (LINT-28)                                     9

Cells                                                              29
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                          5
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           19
    A tristate bus has a non tri-state driver (LINT-34)            19
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_rst_n' has non three-state driver 'Rst_Sync_D2_dut/C46/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/C579/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/C578/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/C577/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/C577/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/C577/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/C577/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/C576/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/C576/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/C576/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/C576/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/C576/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/C576/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/C576/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/C576/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_D1' has non three-state driver 'Rst_Sync_D1_dut/C46/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 07:29:20 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Multiply driven inputs (LINT-6)                                10
    Unconnected ports (LINT-28)                                     9

Cells                                                              49
    Cells do not drive (LINT-1)                                    36
    Connected to power or ground (LINT-32)                         11
    Nets connected to multiple pins on same cell (LINT-33)          2

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           27
    A tristate bus has a non tri-state driver (LINT-34)            27
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C168' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C172' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C176' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'RST_n' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[4]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/o_div_clk' has non three-state driver 'CLK_DIV_RX_dut/C441/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'UART_RX_dut/U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_div_ratio[3]' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'CLK_DIV_RX_dut/i_rst_n' has non three-state driver 'Rst_Sync_D2_dut/C46/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/C579/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/C578/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/C577/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/C577/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/C577/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/C577/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/C576/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/C576/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/C576/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/C576/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/C576/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/C576/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/C576/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/C576/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_D1' has non three-state driver 'Rst_Sync_D1_dut/C46/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'UART_RX_dut/U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_dut/enable' has non three-state driver 'UART_RX_dut/C342/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_dut/edge_cnt[0]' has non three-state driver 'UART_RX_dut/edge_bit_dut/C137/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_dut/edge_cnt[1]' has non three-state driver 'UART_RX_dut/edge_bit_dut/C137/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_dut/edge_cnt[2]' has non three-state driver 'UART_RX_dut/edge_bit_dut/C137/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_dut/edge_cnt[3]' has non three-state driver 'UART_RX_dut/edge_bit_dut/C137/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_dut/edge_cnt[4]' has non three-state driver 'UART_RX_dut/edge_bit_dut/C137/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net 'CLK_DIV_RX_dut/i_div_ratio[3]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 07:35:52 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     28
    Multiply driven inputs (LINT-6)                                 7
    Unconnected ports (LINT-28)                                    15
    Port direction conflicts with RTL (LINT-69)                     6

Cells                                                              57
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         17
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Net type is unknown (LINT-38)                                   1
    Multiply driven net with constant driver (LINT-54)              1

Tristate                                                           15
    A tristate bus has a non tri-state driver (LINT-34)            15
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_20', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C168' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C172' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C176' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 1. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[4]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
Warning: In design 'UART_RX_20', the same net is connected to more than one pin on submodule 'dut_sample'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[4]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/C579/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/C578/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/C577/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/C577/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/C577/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/C577/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/C576/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/C576/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/C576/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/C576/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/C576/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/C576/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/C576/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/C576/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_D1' has non three-state driver 'Rst_Sync_D1_dut/C46/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', net '*Logic1*' has multiple drivers (unknown wired-logic type). (LINT-38)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Error: In design 'UART_RX_dut', input port 'Prescale[0]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[1]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[2]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[3]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[4]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[5]' is not being used in accordance with its stated direction. (LINT-69)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 07:39:58 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     28
    Multiply driven inputs (LINT-6)                                 7
    Unconnected ports (LINT-28)                                    15
    Port direction conflicts with RTL (LINT-69)                     6

Cells                                                              57
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         17
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Net type is unknown (LINT-38)                                   1
    Multiply driven net with constant driver (LINT-54)              1

Tristate                                                           15
    A tristate bus has a non tri-state driver (LINT-34)            15
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_20', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C168' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C172' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C176' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 1. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[4]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
Warning: In design 'UART_RX_20', the same net is connected to more than one pin on submodule 'dut_sample'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[4]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
Warning: In design 'SYS_TOP', three-state bus 'WrEn' has non three-state driver 'SYS_CTRL_dut/C579/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RdEn' has non three-state driver 'SYS_CTRL_dut/C578/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[0]' has non three-state driver 'SYS_CTRL_dut/C577/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[1]' has non three-state driver 'SYS_CTRL_dut/C577/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[2]' has non three-state driver 'SYS_CTRL_dut/C577/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Addr[3]' has non three-state driver 'SYS_CTRL_dut/C577/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[0]' has non three-state driver 'SYS_CTRL_dut/C576/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[1]' has non three-state driver 'SYS_CTRL_dut/C576/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[2]' has non three-state driver 'SYS_CTRL_dut/C576/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[3]' has non three-state driver 'SYS_CTRL_dut/C576/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[4]' has non three-state driver 'SYS_CTRL_dut/C576/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[5]' has non three-state driver 'SYS_CTRL_dut/C576/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[6]' has non three-state driver 'SYS_CTRL_dut/C576/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Wr_D[7]' has non three-state driver 'SYS_CTRL_dut/C576/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_D1' has non three-state driver 'Rst_Sync_D1_dut/C46/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', net '*Logic1*' has multiple drivers (unknown wired-logic type). (LINT-38)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Error: In design 'UART_RX_dut', input port 'Prescale[0]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[1]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[2]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[3]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[4]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[5]' is not being used in accordance with its stated direction. (LINT-69)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 07:46:46 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     27
    Multiply driven inputs (LINT-6)                                 6
    Unconnected ports (LINT-28)                                    15
    Port direction conflicts with RTL (LINT-69)                     6

Cells                                                              57
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         17
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                                6
    Unloaded nets (LINT-2)                                          4
    Net type is unknown (LINT-38)                                   1
    Multiply driven net with constant driver (LINT-54)              1
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_20', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_20', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C168' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C172' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_20', cell 'C176' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'UART_RX_20', input port 'Prescale[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_20', input port 'Prescale[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_20', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 1. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'UART_RX_20', a pin on submodule 'dut_sample' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[4]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
Warning: In design 'UART_RX_20', the same net is connected to more than one pin on submodule 'dut_sample'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[4]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
Warning: In design 'SYS_TOP', net '*Logic1*' has multiple drivers (unknown wired-logic type). (LINT-38)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Error: In design 'UART_RX_dut', input port 'Prescale[0]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[1]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[2]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[3]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[4]' is not being used in accordance with its stated direction. (LINT-69)
Error: In design 'UART_RX_dut', input port 'Prescale[5]' is not being used in accordance with its stated direction. (LINT-69)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 07:52:21 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              50
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         11
    Nets connected to multiple pins on same cell (LINT-33)          2

Nets                                                                4
    Unloaded nets (LINT-2)                                          4
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 08:02:21 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              50
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         11
    Nets connected to multiple pins on same cell (LINT-33)          2

Nets                                                                4
    Unloaded nets (LINT-2)                                          4
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 08:19:07 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              50
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         11
    Nets connected to multiple pins on same cell (LINT-33)          2

Nets                                                                4
    Unloaded nets (LINT-2)                                          4
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 08:27:05 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              50
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         11
    Nets connected to multiple pins on same cell (LINT-33)          2

Nets                                                                4
    Unloaded nets (LINT-2)                                          4
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 09:07:50 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Multiply driven inputs (LINT-6)                                 1
    Unconnected ports (LINT-28)                                    15

Cells                                                              32
    Cells do not drive (LINT-1)                                    25
    Connected to power or ground (LINT-32)                          6
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                               12
    Unloaded nets (LINT-2)                                         10
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           11
    A tristate bus has a non tri-state driver (LINT-34)            11
--------------------------------------------------------------------------------

Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
Warning: In design 'SYS_TOP', three-state bus 'Rst_Sync_D2_dut/SYNC_RST' has non three-state driver 'Rst_Sync_D2_dut/C46/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[0]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[1]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[2]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[3]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[4]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[5]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[6]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[7]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 09:16:00 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Multiply driven inputs (LINT-6)                                 1
    Unconnected ports (LINT-28)                                    15

Cells                                                              32
    Cells do not drive (LINT-1)                                    25
    Connected to power or ground (LINT-32)                          6
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                               12
    Unloaded nets (LINT-2)                                         10
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           11
    A tristate bus has a non tri-state driver (LINT-34)            11
--------------------------------------------------------------------------------

Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
Warning: In design 'SYS_TOP', three-state bus 'Rst_Sync_D2_dut/SYNC_RST' has non three-state driver 'Rst_Sync_D2_dut/C46/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[0]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[1]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[2]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[3]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[4]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[5]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[6]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[7]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 09:20:34 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Multiply driven inputs (LINT-6)                                 1
    Unconnected ports (LINT-28)                                    15

Cells                                                              32
    Cells do not drive (LINT-1)                                    25
    Connected to power or ground (LINT-32)                          6
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                               12
    Unloaded nets (LINT-2)                                         10
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           11
    A tristate bus has a non tri-state driver (LINT-34)            11
--------------------------------------------------------------------------------

Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
Warning: In design 'SYS_TOP', three-state bus 'Rst_Sync_D2_dut/SYNC_RST' has non three-state driver 'Rst_Sync_D2_dut/C46/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[0]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[1]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[2]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[3]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[4]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[5]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[6]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG3[7]' has non three-state driver 'Reg_file_dut/reg_file_reg[3][7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 09:28:48 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 18:17:22 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 18:19:56 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 21:39:10 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 21:56:58 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 21:59:18 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 22:00:48 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 22:03:23 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 22:29:55 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 22:31:52 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 22:33:29 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 22:34:36 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 22:40:07 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 22:43:06 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 22:51:37 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 22:55:38 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Sep 21 00:06:05 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Sep 21 00:08:42 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Sep 21 00:16:09 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              62
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG3[0]' driven by pin 'Reg_file_dut/REG3[0]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[1]' driven by pin 'Reg_file_dut/REG3[1]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[2]' driven by pin 'Reg_file_dut/REG3[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[3]' driven by pin 'Reg_file_dut/REG3[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[4]' driven by pin 'Reg_file_dut/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[5]' driven by pin 'Reg_file_dut/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[6]' driven by pin 'Reg_file_dut/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG3[7]' driven by pin 'Reg_file_dut/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_TX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_TX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Sep 21 04:40:09 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    15

Cells                                                              53
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         14
    Nets connected to multiple pins on same cell (LINT-33)          2

Nets                                                               10
    Unloaded nets (LINT-2)                                         10
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
