{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728520863708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728520863709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  9 18:41:03 2024 " "Processing started: Wed Oct  9 18:41:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728520863709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520863709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto2Arqui -c Proyecto2Arqui " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto2Arqui -c Proyecto2Arqui" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520863709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728520864272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728520864272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728520873310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520873310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vga_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728520873312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520873312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vgaController.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728520873313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520873313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728520873315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520873315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728520873317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520873317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728520873319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520873319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "procesador.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/procesador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728520873321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520873321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728520873322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520873322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuram " "Found entity 1: cpuram" {  } { { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728520873325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520873325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728520873390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuram cpuram:mem " "Elaborating entity \"cpuram\" for hierarchy \"cpuram:mem\"" {  } { { "top.sv" "mem" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728520873403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpuram:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpuram:mem\|altsyncram:altsyncram_component\"" {  } { { "cpuram.v" "altsyncram_component" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728520873450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpuram:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpuram:mem\|altsyncram:altsyncram_component\"" {  } { { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728520873451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpuram:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpuram:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file gray_image.mif " "Parameter \"init_file\" = \"gray_image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 500000 " "Parameter \"numwords_a\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 500000 " "Parameter \"numwords_b\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728520873451 ""}  } { { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728520873451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jvo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jvo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jvo2 " "Found entity 1: altsyncram_jvo2" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728520873634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520873634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jvo2 cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated " "Elaborating entity \"altsyncram_jvo2\" for hierarchy \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728520873635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0na " "Found entity 1: decode_0na" {  } { { "db/decode_0na.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/decode_0na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728520873696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520873696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0na cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|decode_0na:decode2 " "Elaborating entity \"decode_0na\" for hierarchy \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|decode_0na:decode2\"" {  } { { "db/altsyncram_jvo2.tdf" "decode2" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728520873696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_p2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_p2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_p2a " "Found entity 1: decode_p2a" {  } { { "db/decode_p2a.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/decode_p2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728520873747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520873747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_p2a cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|decode_p2a:rden_decode_a " "Elaborating entity \"decode_p2a\" for hierarchy \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|decode_p2a:rden_decode_a\"" {  } { { "db/altsyncram_jvo2.tdf" "rden_decode_a" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728520873747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ghb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ghb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ghb " "Found entity 1: mux_ghb" {  } { { "db/mux_ghb.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/mux_ghb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728520873806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520873806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ghb cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|mux_ghb:mux4 " "Elaborating entity \"mux_ghb\" for hierarchy \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|mux_ghb:mux4\"" {  } { { "db/altsyncram_jvo2.tdf" "mux4" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728520873807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_module " "Elaborating entity \"vga\" for hierarchy \"vga:vga_module\"" {  } { { "top.sv" "vga_module" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728520873822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:vga_module\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga:vga_module\|pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vga.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728520873824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga:vga_module\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga:vga_module\|vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vga.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728520873825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga:vga_module\|videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"vga:vga_module\|videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vga.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728520873826 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k videoGen.sv(6) " "Verilog HDL or VHDL warning at videoGen.sv(6): object \"k\" assigned a value but never read" {  } { { "videoGen.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/videoGen.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728520873827 "|top|vga:vga_module|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j videoGen.sv(7) " "Verilog HDL or VHDL warning at videoGen.sv(7): object \"j\" assigned a value but never read" {  } { { "videoGen.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/videoGen.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728520873827 "|top|vga:vga_module|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 videoGen.sv(14) " "Verilog HDL assignment warning at videoGen.sv(14): truncated value with size 32 to match size of target (18)" {  } { { "videoGen.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/videoGen.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728520873827 "|top|vga:vga_module|videoGen:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador procesador:cpu " "Elaborating entity \"procesador\" for hierarchy \"procesador:cpu\"" {  } { { "top.sv" "cpu" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728520873827 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "address procesador.sv(3) " "Output port \"address\" at procesador.sv(3) has no driver" {  } { { "procesador.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/procesador.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1728520873828 "|top|procesador:cpu"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a256 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a257 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a258 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a259 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a260 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a261 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a262 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a263 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a264 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a265 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a266 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a267 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a268 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a269 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a270 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a271 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a272 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a273 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 10977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a274 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11017 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a275 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a276 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a277 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a278 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a279 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a280 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a281 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a282 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a283 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a284 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a285 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a286 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a287 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a288 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a289 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a290 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a291 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a292 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a293 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a294 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a295 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a296 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a297 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a298 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 11977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a299 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12017 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a300 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a301 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a302 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a303 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a304 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a305 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a306 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a307 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a308 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a309 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a310 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a311 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a312 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a313 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a314 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a315 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a316 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a317 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a318 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a319 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a320 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a321 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a322 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a323 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 12977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a324 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13017 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a325 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a326 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a327 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a328 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a329 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a330 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a331 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a332 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a333 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a334 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a335 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a336 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a337 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a338 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a339 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a340 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a341 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a342 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a343 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a344 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a345 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a346 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a347 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a348 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 13977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a349 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14017 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a350 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a351 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a352 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a353 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a354 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a355 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a356 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a357 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a358 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a359 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a360 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a361 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a362 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a363 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a364 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a365 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a366 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a367 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a368 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a369 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a370 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a371 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a372 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a373 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 14977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a374 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15017 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a375 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a376 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a377 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a378 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a379 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a380 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a381 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a382 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a383 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a383"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a384 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a385 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a386 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a387 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a388 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a389 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a390 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a391 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a392 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a393 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a394 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a395 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a396 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a397 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a398 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 15977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a399 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16017 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a400 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a401 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a402 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a403 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a404 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a405 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a406 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a407 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a408 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a409 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a410 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a411 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a412 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a413 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a414 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a415 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a416 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a417 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a418 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a419 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a420 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a421 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a422 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a423 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 16977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a424 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17017 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a425 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a426 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a427 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a428 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a429 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a430 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a431 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a432 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a433 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a434 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a434"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a435 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a435"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a436 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a436"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a437 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a437"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a438 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a438"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a439 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a439"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a440 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a440"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a441 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a441"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a442 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a442"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a443 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a443"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a444 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a444"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a445 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a445"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a446 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a446"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a447 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a447"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a448 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 17977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a449 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18017 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a450 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a450"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a451 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a451"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a452 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a452"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a453 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a453"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a454 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a454"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a455 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a455"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a456 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a457 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a458 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a459 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a460 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a461 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a462 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a463 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a464 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a465 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a466 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a467 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a468 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a469 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a470 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a471 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a472 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a473 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 18977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a474 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19017 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a475 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a476 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a477 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a478 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a479 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a479"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a480 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a481 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a482 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a482"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a483 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a483"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a484 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a484"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a485 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a485"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a486 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a486"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a487 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a487"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a488 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a488"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a489 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a489"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a490 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a490"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a491 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a491"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a492 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a492"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a493 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a493"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a494 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a494"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a495 " "Synthesized away node \"cpuram:mem\|altsyncram:altsyncram_component\|altsyncram_jvo2:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_jvo2.tdf" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf" 19857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpuram.v" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728520874056 "|top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a495"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1728520874056 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1728520874056 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728520874640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728520874865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728520875519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728520875519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "542 " "Implemented 542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728520875681 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728520875681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "255 " "Implemented 255 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728520875681 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1728520875681 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1728520875681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728520875681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 248 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 248 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728520875736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  9 18:41:15 2024 " "Processing ended: Wed Oct  9 18:41:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728520875736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728520875736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728520875736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728520875736 ""}
