{"Source Block": ["zipcpu/rtl/core/prefetch.v@114:130@HdlStmProcess", "\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\to_pc <= o_wb_addr;\n\tinitial o_valid   = 1'b0;\n\tinitial o_illegal = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\tbegin\n\t\t\to_valid <= (i_pc == o_wb_addr)&&(~i_wb_err);\n\t\t\to_illegal <= i_wb_err;\n\t\tend else if (i_stalled_n)\n\t\tbegin\n\t\t\to_valid <= 1'b0;\n\t\t\to_illegal <= 1'b0;\n\t\tend\n\nendmodule\n"], "Clone Blocks": [["zipcpu/rtl/core/prefetch.v@112:122", "\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\to_i <= i_wb_data;\n\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\to_pc <= o_wb_addr;\n\tinitial o_valid   = 1'b0;\n\tinitial o_illegal = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\tbegin\n\t\t\to_valid <= (i_pc == o_wb_addr)&&(~i_wb_err);\n"], ["zipcpu/rtl/core/prefetch.v@106:118", "\t\telse if ((i_ce)&&(~o_wb_cyc))\n\t\t\to_wb_addr <= i_pc;\n\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\to_aux <= i_aux;\n\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\to_i <= i_wb_data;\n\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\to_pc <= o_wb_addr;\n\tinitial o_valid   = 1'b0;\n\tinitial o_illegal = 1'b0;\n"], ["zipcpu/rtl/core/prefetch.v@113:123", "\t\t\to_i <= i_wb_data;\n\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\to_pc <= o_wb_addr;\n\tinitial o_valid   = 1'b0;\n\tinitial o_illegal = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\tbegin\n\t\t\to_valid <= (i_pc == o_wb_addr)&&(~i_wb_err);\n\t\t\to_illegal <= i_wb_err;\n"]], "Diff Content": {"Delete": [[123, "\t\t\to_illegal <= i_wb_err;\n"]], "Add": [[123, "\t\t\to_illegal <= (i_wb_err)&&(i_pc == o_wb_addr);\n"]]}}