// Seed: 2589103315
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wor id_5,
    input tri id_6,
    output tri id_7,
    input wand id_8,
    input supply1 id_9,
    input wire id_10,
    input wand id_11,
    input tri0 id_12,
    output tri0 id_13,
    output tri id_14,
    input supply1 id_15,
    input supply1 id_16,
    input tri0 id_17
);
  assign id_7 = 1;
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output uwire id_2,
    output wor id_3,
    output uwire id_4
    , id_31,
    output uwire id_5,
    input tri id_6,
    input tri id_7,
    input supply0 id_8,
    output uwire id_9,
    output wand id_10,
    input supply0 id_11,
    input supply0 id_12,
    output supply1 id_13,
    output supply0 id_14,
    input tri0 id_15,
    input tri id_16,
    input supply1 id_17,
    output tri id_18,
    input tri1 id_19
    , id_32,
    output tri id_20,
    input wire id_21,
    output tri1 id_22,
    output uwire id_23#(
        .id_33(1),
        .id_34(id_32),
        .id_35(1),
        .id_36(1),
        .id_37(id_6 == id_33),
        .id_38(1),
        .id_39(1),
        .id_40(1'h0),
        .id_41(1)
    ),
    input tri0 id_24,
    input tri1 id_25,
    output tri0 id_26,
    output tri0 id_27,
    output supply1 id_28,
    input tri0 id_29
);
  wire id_42, id_43, id_44, id_45;
  module_0 modCall_1 (
      id_18,
      id_24,
      id_27,
      id_25,
      id_17,
      id_14,
      id_25,
      id_28,
      id_25,
      id_1,
      id_29,
      id_16,
      id_21,
      id_28,
      id_0,
      id_1,
      id_12,
      id_29
  );
endmodule
