{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522580790392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522580790402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 01 14:06:30 2018 " "Processing started: Sun Apr 01 14:06:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522580790402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522580790402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256-16round -c sha256-16round " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256-16round -c sha256-16round" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522580790402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522580791338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522580791338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus8paradd/par_add_7.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus8paradd/par_add_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_7 " "Found entity 1: par_add_7" {  } { { "quartus8paradd/par_add_7.v" "" { Text "C:/workspace/sha256-core/projects/quartus8paradd/par_add_7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522580814543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus8paradd/par_add_6.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus8paradd/par_add_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_6 " "Found entity 1: par_add_6" {  } { { "quartus8paradd/par_add_6.v" "" { Text "C:/workspace/sha256-core/projects/quartus8paradd/par_add_6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522580814550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus8paradd/par_add_4.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus8paradd/par_add_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_4 " "Found entity 1: par_add_4" {  } { { "quartus8paradd/par_add_4.v" "" { Text "C:/workspace/sha256-core/projects/quartus8paradd/par_add_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522580814560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus8paradd/adder_lpm_add.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus8paradd/adder_lpm_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_lpm_add " "Found entity 1: adder_lpm_add" {  } { { "quartus8paradd/adder_lpm_add.v" "" { Text "C:/workspace/sha256-core/projects/quartus8paradd/adder_lpm_add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522580814568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/multi/src/top/sha256_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/multi/src/top/sha256_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_spi " "Found entity 1: sha256_spi" {  } { { "../src/multi/src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/multi/src/top/sha256_spi.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522580814576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/multi/src/spi/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/multi/src/spi/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "../src/multi/src/spi/spi_slave.v" "" { Text "C:/workspace/sha256-core/src/multi/src/spi/spi_slave.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522580814582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/multi/src/sha/sha256_math.v 6 6 " "Found 6 design units, including 6 entities, in source file /workspace/sha256-core/src/multi/src/sha/sha256_math.v" { { "Info" "ISGN_ENTITY_NAME" "1 ch " "Found entity 1: ch" {  } { { "../src/multi/src/sha/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_math.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814595 ""} { "Info" "ISGN_ENTITY_NAME" "2 maj " "Found entity 2: maj" {  } { { "../src/multi/src/sha/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_math.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814595 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum0 " "Found entity 3: sum0" {  } { { "../src/multi/src/sha/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_math.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814595 ""} { "Info" "ISGN_ENTITY_NAME" "4 sum1 " "Found entity 4: sum1" {  } { { "../src/multi/src/sha/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_math.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814595 ""} { "Info" "ISGN_ENTITY_NAME" "5 sigm0 " "Found entity 5: sigm0" {  } { { "../src/multi/src/sha/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_math.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814595 ""} { "Info" "ISGN_ENTITY_NAME" "6 sigm1 " "Found entity 6: sigm1" {  } { { "../src/multi/src/sha/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_math.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522580814595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v 2 2 " "Found 2 design units, including 2 entities, in source file /workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_core " "Found entity 1: sha256_core" {  } { { "../src/multi/src/sha/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814604 ""} { "Info" "ISGN_ENTITY_NAME" "2 sha256_digester_comb " "Found entity 2: sha256_digester_comb" {  } { { "../src/multi/src/sha/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522580814604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/multi/src/sha/sha256_coefs.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/multi/src/sha/sha256_coefs.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_coefs " "Found entity 1: sha256_coefs" {  } { { "../src/multi/src/sha/sha256_coefs.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_coefs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522580814613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/multi/src/sha/sha256_adders.v 9 9 " "Found 9 design units, including 9 entities, in source file /workspace/sha256-core/src/multi/src/sha/sha256_adders.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha_adder " "Found entity 1: sha_adder" {  } { { "../src/multi/src/sha/sha256_adders.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814627 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_32b_param " "Found entity 2: adder_32b_param" {  } { { "../src/multi/src/sha/sha256_adders.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814627 ""} { "Info" "ISGN_ENTITY_NAME" "3 carry_select_adder_4bit_slice " "Found entity 3: carry_select_adder_4bit_slice" {  } { { "../src/multi/src/sha/sha256_adders.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814627 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2X1 " "Found entity 4: mux2X1" {  } { { "../src/multi/src/sha/sha256_adders.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814627 ""} { "Info" "ISGN_ENTITY_NAME" "5 ripple_carry_4_bit " "Found entity 5: ripple_carry_4_bit" {  } { { "../src/multi/src/sha/sha256_adders.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814627 ""} { "Info" "ISGN_ENTITY_NAME" "6 carry_select_adder_16bit " "Found entity 6: carry_select_adder_16bit" {  } { { "../src/multi/src/sha/sha256_adders.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814627 ""} { "Info" "ISGN_ENTITY_NAME" "7 carry_select_adder_32bit " "Found entity 7: carry_select_adder_32bit" {  } { { "../src/multi/src/sha/sha256_adders.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814627 ""} { "Info" "ISGN_ENTITY_NAME" "8 full_adder " "Found entity 8: full_adder" {  } { { "../src/multi/src/sha/sha256_adders.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814627 ""} { "Info" "ISGN_ENTITY_NAME" "9 half_adder " "Found entity 9: half_adder" {  } { { "../src/multi/src/sha/sha256_adders.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522580814627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522580814627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ss_edge sha256_spi.v(37) " "Verilog HDL Implicit Net warning at sha256_spi.v(37): created implicit net for \"ss_edge\"" {  } { { "../src/multi/src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/multi/src/top/sha256_spi.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580814628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sck_edge_f sha256_spi.v(38) " "Verilog HDL Implicit Net warning at sha256_spi.v(38): created implicit net for \"sck_edge_f\"" {  } { { "../src/multi/src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/multi/src/top/sha256_spi.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580814628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sck_edge_r sha256_spi.v(39) " "Verilog HDL Implicit Net warning at sha256_spi.v(39): created implicit net for \"sck_edge_r\"" {  } { { "../src/multi/src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/multi/src/top/sha256_spi.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580814628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256_spi " "Elaborating entity \"sha256_spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522580814919 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_edge sha256_spi.v(37) " "Verilog HDL or VHDL warning at sha256_spi.v(37): object \"ss_edge\" assigned a value but never read" {  } { { "../src/multi/src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/multi/src/top/sha256_spi.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522580814949 "|sha256_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_core sha256_core:sha256_core_inst " "Elaborating entity \"sha256_core\" for hierarchy \"sha256_core:sha256_core_inst\"" {  } { { "../src/multi/src/top/sha256_spi.v" "sha256_core_inst" { Text "C:/workspace/sha256-core/src/multi/src/top/sha256_spi.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580814953 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sha256_core_clk.v(108) " "Verilog HDL assignment warning at sha256_core_clk.v(108): truncated value with size 32 to match size of target (7)" {  } { { "../src/multi/src/sha/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522580814979 "|sha256_spi|sha256_core:sha256_core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_digester_comb sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1 " "Elaborating entity \"sha256_digester_comb\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\"" {  } { { "../src/multi/src/sha/sha256_core_clk.v" "inst_sh1" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum0 sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sum0:inst_sum0 " "Elaborating entity \"sum0\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sum0:inst_sum0\"" {  } { { "../src/multi/src/sha/sha256_core_clk.v" "inst_sum0" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1 sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sum1:inst_sum1 " "Elaborating entity \"sum1\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sum1:inst_sum1\"" {  } { { "../src/multi/src/sha/sha256_core_clk.v" "inst_sum1" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigm0 sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sigm0:inst_sigm0 " "Elaborating entity \"sigm0\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sigm0:inst_sigm0\"" {  } { { "../src/multi/src/sha/sha256_core_clk.v" "inst_sigm0" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigm1 sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sigm1:inst_sigm1 " "Elaborating entity \"sigm1\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sigm1:inst_sigm1\"" {  } { { "../src/multi/src/sha/sha256_core_clk.v" "inst_sigm1" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ch sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|ch:inst_ch " "Elaborating entity \"ch\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|ch:inst_ch\"" {  } { { "../src/multi/src/sha/sha256_core_clk.v" "inst_ch" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|maj:inst_maj " "Elaborating entity \"maj\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|maj:inst_maj\"" {  } { { "../src/multi/src/sha/sha256_core_clk.v" "inst_maj" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_coefs sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha256_coefs:inst_coef_clk " "Elaborating entity \"sha256_coefs\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha256_coefs:inst_coef_clk\"" {  } { { "../src/multi/src/sha/sha256_core_clk.v" "inst_coef_clk" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha_adder sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst " "Elaborating entity \"sha_adder\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\"" {  } { { "../src/multi/src/sha/sha256_core_clk.v" "sh_add_inst" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_core_clk.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32b_param sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch " "Elaborating entity \"adder_32b_param\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\"" {  } { { "../src/multi/src/sha/sha256_adders.v" "st1_kt_ch" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_32bit sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l " "Elaborating entity \"carry_select_adder_32bit\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l\"" {  } { { "../src/multi/src/sha/sha256_adders.v" "inst_csla_16_l" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_4_bit sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l\|ripple_carry_4_bit:rca1 " "Elaborating entity \"ripple_carry_4_bit\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l\|ripple_carry_4_bit:rca1\"" {  } { { "../src/multi/src/sha/sha256_adders.v" "rca1" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l\|ripple_carry_4_bit:rca1\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l\|ripple_carry_4_bit:rca1\|full_adder:fa0\"" {  } { { "../src/multi/src/sha/sha256_adders.v" "fa0" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l\|ripple_carry_4_bit:rca1\|full_adder:fa0\|half_adder:inst1 " "Elaborating entity \"half_adder\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l\|ripple_carry_4_bit:rca1\|full_adder:fa0\|half_adder:inst1\"" {  } { { "../src/multi/src/sha/sha256_adders.v" "inst1" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_4bit_slice sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l\|carry_select_adder_4bit_slice:csa_slice1 " "Elaborating entity \"carry_select_adder_4bit_slice\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l\|carry_select_adder_4bit_slice:csa_slice1\"" {  } { { "../src/multi/src/sha/sha256_adders.v" "csa_slice1" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580816894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2X1 sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l\|carry_select_adder_4bit_slice:csa_slice1\|mux2X1:ms0 " "Elaborating entity \"mux2X1\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l\|carry_select_adder_4bit_slice:csa_slice1\|mux2X1:ms0\"" {  } { { "../src/multi/src/sha/sha256_adders.v" "ms0" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580817041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2X1 sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l\|carry_select_adder_4bit_slice:csa_slice1\|mux2X1:mc0 " "Elaborating entity \"mux2X1\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_digester_comb:inst_sh1\|sha_adder:sh_add_inst\|adder_32b_param:st1_kt_ch\|carry_select_adder_32bit:inst_csla_16_l\|carry_select_adder_4bit_slice:csa_slice1\|mux2X1:mc0\"" {  } { { "../src/multi/src/sha/sha256_adders.v" "mc0" { Text "C:/workspace/sha256-core/src/multi/src/sha/sha256_adders.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580817072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_ints " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_ints\"" {  } { { "../src/multi/src/top/sha256_spi.v" "spi_ints" { Text "C:/workspace/sha256-core/src/multi/src/top/sha256_spi.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522580903083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522580954264 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/multi/src/spi/spi_slave.v" "" { Text "C:/workspace/sha256-core/src/multi/src/spi/spi_slave.v" 56 -1 0 } } { "../src/multi/src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/multi/src/top/sha256_spi.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1522581112230 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1522581112231 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522581640729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522581652660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522581652660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12698 " "Implemented 12698 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522581655599 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522581655599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12691 " "Implemented 12691 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522581655599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522581655599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522581656069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 01 14:20:56 2018 " "Processing ended: Sun Apr 01 14:20:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522581656069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:26 " "Elapsed time: 00:14:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522581656069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:50 " "Total CPU time (on all processors): 00:13:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522581656069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522581656069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1522581661805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522581661816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 01 14:21:00 2018 " "Processing started: Sun Apr 01 14:21:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522581661816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522581661816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sha256-16round -c sha256-16round " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sha256-16round -c sha256-16round" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522581661817 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1522581663551 ""}
{ "Info" "0" "" "Project  = sha256-16round" {  } {  } 0 0 "Project  = sha256-16round" 0 0 "Fitter" 0 0 1522581663552 ""}
{ "Info" "0" "" "Revision = sha256-16round" {  } {  } 0 0 "Revision = sha256-16round" 0 0 "Fitter" 0 0 1522581663553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1522581664208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1522581664209 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sha256-16round EP4CE10E22C6 " "Selected device EP4CE10E22C6 for design \"sha256-16round\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522581664348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522581664435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522581664435 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522581665126 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522581665146 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C6 " "Device EP4CE6E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522581666139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522581666139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522581666139 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522581666139 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/shteudfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/shteudfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/workspace/sha256-core/projects/" { { 0 { 0 ""} 0 41690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522581666301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/shteudfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/shteudfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/workspace/sha256-core/projects/" { { 0 { 0 ""} 0 41692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522581666301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/shteudfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/shteudfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/workspace/sha256-core/projects/" { { 0 { 0 ""} 0 41694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522581666301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/shteudfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/shteudfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/workspace/sha256-core/projects/" { { 0 { 0 ""} 0 41696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522581666301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/shteudfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/shteudfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/workspace/sha256-core/projects/" { { 0 { 0 ""} 0 41698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522581666301 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522581666301 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522581666318 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 7 " "No exact pin location assignment(s) for 7 pins of 7 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1522581667734 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sha256-16round.sdc " "Synopsys Design Constraints File file not found: 'sha256-16round.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1522581670922 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1522581670922 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1522581671220 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1522581671220 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1522581671224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522581673809 ""}  } { { "../src/multi/src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/multi/src/top/sha256_spi.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/workspace/sha256-core/projects/" { { 0 { 0 ""} 0 41682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522581673809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_rst_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node i_rst_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522581673809 ""}  } { { "../src/multi/src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/multi/src/top/sha256_spi.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/workspace/sha256-core/projects/" { { 0 { 0 ""} 0 41683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522581673809 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522581676149 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522581676159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522581676162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522581676178 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522581676191 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522581676204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522581676204 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522581676213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522581677313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1522581677321 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522581677321 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 3 2 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 3 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1522581677359 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1522581677359 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1522581677359 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522581677361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522581677361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522581677361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522581677361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522581677361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522581677361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522581677361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522581677361 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1522581677361 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1522581677361 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522581677941 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1522581677983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522581680629 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "12555 10320 combinational node " "Design contains 12555 blocks of type combinational node.  However, the device contains only 10320 blocks." {  } { { "f:/shteudfpga/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/workspace/sha256-core/projects/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, the device contains only %2!d! blocks." 0 0 "Fitter" 0 -1 1522581681906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522581681907 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1522581681907 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1522581690396 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/workspace/sha256-core/projects/output_files/sha256-16round.fit.smsg " "Generated suppressed messages file C:/workspace/sha256-core/projects/output_files/sha256-16round.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522581691944 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522581692851 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 01 14:21:32 2018 " "Processing ended: Sun Apr 01 14:21:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522581692851 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522581692851 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522581692851 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522581692851 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522581694107 ""}
