<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/docs/FPGA/SOC_IP/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'D:/docs/FPGA/SOC_IP/SOC_IP/SOC_IP_Top.v'
(VERI-1482) Analyzing Verilog file 'D:/docs/FPGA/SOC_IP/SOC_IP/SOC_IP.v'
INFO - D:/docs/FPGA/SOC_IP/SOC_IP/SOC_IP.v(49,10-49,68) (VERI-1328) analyzing included file 'D:/docs/FPGA/SOC_IP/SOC_IP/./lib/Mountjoy Modular/WS2812_IP/WS2812/2.2/rtl/WS2812.v'
INFO - D:/docs/FPGA/SOC_IP/SOC_IP/SOC_IP.v(49,10-49,68) (VERI-2320) back to file 'D:/docs/FPGA/SOC_IP/SOC_IP/SOC_IP.v'
INFO - D:/docs/FPGA/SOC_IP/SOC_IP/SOC_IP.v(53,10-53,58) (VERI-1328) analyzing included file 'D:/docs/FPGA/SOC_IP/SOC_IP/./lib/latticesemi.com/ip/cpu0/2.0.0/rtl/cpu0.v'
ERROR - D:/docs/FPGA/SOC_IP/SOC_IP/./lib/latticesemi.com/ip/cpu0/2.0.0/rtl/cpu0.v(1,1-1,2) (VERI-1137) syntax error near '%'
(VERI-1483) Verilog file 'D:/docs/FPGA/SOC_IP/SOC_IP/SOC_IP.v' ignored due to errors
INFO - D:/docs/FPGA/SOC_IP/SOC_IP/SOC_IP_Top.v(43,8-43,22) (VERI-1018) compiling module 'HelloWorld_Top'
WARNING - D:/docs/FPGA/SOC_IP/SOC_IP/SOC_IP_Top.v(57,1-65,3) (VERI-1063) instantiating unknown module 'SOC_IP'
INFO - D:/docs/FPGA/SOC_IP/SOC_IP/SOC_IP_Top.v(43,1-67,10) (VERI-9000) elaborating module 'HelloWorld_Top'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(494,1-496,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1759,1-1764,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - D:/docs/FPGA/SOC_IP/SOC_IP/./lib/Mountjoy Modular/WS2812_IP/WS2812/2.2/rtl/WS2812.v(11,8-11,14) (VERI-1018) compiling module 'WS2812'
INFO - D:/docs/FPGA/SOC_IP/SOC_IP/./lib/Mountjoy Modular/WS2812_IP/WS2812/2.2/rtl/WS2812.v(11,1-50,10) (VERI-9000) elaborating module 'WS2812'
INFO - D:/docs/FPGA/SOC_IP/SOC_IP/./lib/Mountjoy Modular/WS2812_IP/WS2812/2.2/rtl/WS2812.v(54,1-260,10) (VERI-9000) elaborating module 'WS2812_ipgen_WS2812_module_uniq_1'
Done: design load finished with (1) errors, and (1) warnings

</PRE></BODY></HTML>