m255
K4
z2
13
cModel Technology
Z0 dC:/questasim64_10.2c/examples
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
T_opt
Z1 VU?gDYXQ<9iia44ze_VoQI3
Z2 04 9 4 work testbench fast 0
Z3 =1-6c24087848a9-6565e19e-126-1654
Z4 o-quiet -auto_acc_if_foreign -work work +acc
Z5 n@_opt
Z6 OL;O;10.2c;57
Z7 dC:/questasim64_10.2c/examples
Z8 !s110 1701175710
vcounter
Z9 I]k4DD=D=IQdE2DbSeTB`;1
Z10 V`JN@9S9cnhjKRR_L]QIcM3
Z11 dD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit
Z12 w1702474141
Z13 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/counter.v
Z14 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/counter.v
L0 1
Z15 OL;L;10.2c;57
r1
31
Z16 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/counter.v|
Z17 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z18 !s110 1702734226
Z19 !s100 cE>VMWb6HU1TbM_E_[@>=1
Z20 !s108 1702734226.458000
Z21 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/counter.v|
!i10b 1
!s85 0
!i111 0
vCPU_model
Z22 I0H;iWZSh>1UEJPQh742_m1
R10
R11
Z23 w1702560213
Z24 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/cpu_model.v
Z25 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/cpu_model.v
L0 1
R15
r1
31
Z26 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/cpu_model.v|
R17
Z27 n@c@p@u_model
Z28 !s110 1702734230
!i10b 1
Z29 !s100 AHQ`2=LVQa9QC?f5[JSO<2
!s85 0
Z30 !s108 1702734230.130000
Z31 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/cpu_model.v|
!i111 0
vdecoder
R18
Z32 !s100 fK2a18B4R2l[L:=M9LN>Q0
Z33 I<kB;lkVcmCjhj0Nk0Lf1@1
R10
R11
Z34 w1701171184
Z35 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/decoder.v
Z36 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/decoder.v
L0 1
R15
r1
31
Z37 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/decoder.v|
R17
Z38 !s108 1702734226.515000
Z39 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/decoder.v|
!i10b 1
!s85 0
!i111 0
vencoder
R18
Z40 !s100 SAG=:GbPY]hhEnIVc6AKg2
Z41 IF>:o7=T]ZhX5NJ2o=lXJQ0
R10
R11
Z42 w1700817073
Z43 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/encoder.v
Z44 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/encoder.v
L0 1
R15
r1
31
Z45 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/encoder.v|
R17
Z46 !s108 1702734226.555000
Z47 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/encoder.v|
!i10b 1
!s85 0
!i111 0
voverflow_detect
R18
Z48 I_GnIUOoEa?V=O?n9`egnh2
R10
R11
Z49 w1702474481
Z50 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/overflow_detect.v
Z51 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/overflow_detect.v
L0 1
R15
r1
31
Z52 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/overflow_detect.v|
R17
Z53 !s100 ^0EaE2O7?CkGJn4ik`9EU3
Z54 !s108 1702734226.596000
Z55 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/overflow_detect.v|
!i10b 1
!s85 0
!i111 0
vread_write_control
Z56 !s110 1701175693
Z57 IcJjD]LY[W8W^?MMg<F6Zb1
R10
Z58 dD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit
Z59 w1700814931
Z60 8D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v
Z61 FD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v
L0 1
R15
r1
31
R17
Z62 !s100 =61_A5Be9D1iA>>X_l==50
Z63 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v|
Z64 !s108 1701175693.115000
Z65 !s107 D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v|
!i10b 1
!s85 0
!i111 0
vregistor
R18
Z66 InUL^LQG@?:F2HA?4BWg500
R10
R11
Z67 w1702560140
Z68 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/registor.v
Z69 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/registor.v
L0 1
R15
r1
31
Z70 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/registor.v|
R17
Z71 !s100 CQ1lDOG2QHg9QVM_k:gBZ0
Z72 !s108 1702734226.678000
Z73 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/registor.v|
!i10b 1
!s85 0
!i111 0
vregistor_control
R18
Z74 !s100 AeLIk_[JBJRV5FLO><5Ih3
Z75 IkddC36mC?f>_<FIOlF^hc2
R10
R11
Z76 w1702125839
Z77 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/register_control.v
Z78 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/register_control.v
L0 1
R15
r1
31
Z79 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/register_control.v|
R17
Z80 !s108 1702734226.637000
Z81 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/register_control.v|
!i10b 1
!s85 0
!i111 0
vselect_clock
R18
Z82 IaHmDZzCFBo0]oS3eazjAI3
R10
R11
Z83 w1702473800
Z84 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/select_clock.v
Z85 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/select_clock.v
L0 1
R15
r1
31
Z86 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/select_clock.v|
R17
Z87 !s100 =nkZoO?L]fA5IFz01MIPI3
Z88 !s108 1702734226.718000
Z89 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/select_clock.v|
!i10b 1
!s85 0
!i111 0
vsystem_signal
R28
!i10b 1
Z90 !s100 ]1RYF=8_=Mnc4WWY4C0D`3
Z91 ICQ<1T9lCL9YcXhVNHJ>S51
R10
R11
Z92 w1701171187
Z93 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/system_signals.v
Z94 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/system_signals.v
L0 1
R15
r1
!s85 0
31
!s108 1702734230.171000
!s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/system_signals.v|
Z95 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/system_signals.v|
!i111 0
R17
vtestbench
R18
Z96 !s100 j;6OAO4cJ@[bJOkD;Jz=41
Z97 Ia[0MoMT];26YMo@N@T9I=0
R10
R11
Z98 w1701175772
Z99 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/select_clk_tb.v
Z100 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/select_clk_tb.v
L0 3
R15
r1
31
Z101 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/select_clk_tb.v|
R17
Z102 !s108 1702734226.919000
Z103 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/select_clk_tb.v|
!i10b 1
!s85 0
!i111 0
vtestcase_1
Z104 !s110 1702127253
Z105 IiB8^BOLiz[okZMP;f>ig52
R10
R11
Z106 w1702126175
Z107 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testcase/testcase_1.v
Z108 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testcase/testcase_1.v
L0 1
R15
r1
31
Z109 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testcase/testcase_1.v|
R17
Z110 !s100 Yg55gdOPfaJ7^T=T77Wf[2
Z111 !s108 1702127253.340000
Z112 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testcase/testcase_1.v|
!i10b 1
!s85 0
!i111 0
vtimer
R18
Z113 IcnJNYJ2hnEB6H<lAl8RFJ0
R10
R11
Z114 w1702474539
Z115 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer.v
Z116 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer.v
L0 1
R15
r1
31
Z117 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer.v|
R17
Z118 !s100 3JL_JTFO]iMlzhFNa`bNI0
Z119 !s108 1702734226.758000
Z120 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer.v|
!i10b 1
!s85 0
!i111 0
vtimer_pready
R18
Z121 !s100 NHz:ag9d29SPQon<PjF>]3
Z122 Ib@YQRSNHUOV3JY4b5A`H00
R10
R11
Z123 w1700816582
Z124 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer_pready.v
Z125 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer_pready.v
L0 1
R15
r1
31
Z126 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer_pready.v|
R17
Z127 !s108 1702734226.798000
Z128 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer_pready.v|
!i10b 1
!s85 0
!i111 0
vtimer_tb
R18
Z129 I_5S5P:>c_X_aT?[i32zZ93
R10
R11
Z130 w1702283961
Z131 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/timer_tb.v
Z132 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/timer_tb.v
L0 1
R15
r1
31
R17
Z133 !s100 iZ?cBK=PlC7gcjDE4]S`63
Z134 !s108 1702734226.961000
Z135 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/timer_tb.v|
Z136 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/timer_tb.v|
!i10b 1
!s85 0
!i111 0
vunderflow_detect
R18
Z137 IgaQgfS^mGg^B1W^WCa=8a1
R10
R11
Z138 w1702445631
Z139 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/underflow_detect.v
Z140 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/underflow_detect.v
L0 1
R15
r1
31
Z141 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/underflow_detect.v|
R17
Z142 !s100 :b8EVE_TOG4^ji?NWmgo:2
Z143 !s108 1702734226.840000
Z144 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/underflow_detect.v|
!i10b 1
!s85 0
!i111 0
