

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Tue Nov 17 11:28:10 2020

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATDbits	set	3980
    48  0000                     _PORTBbits	set	3969
    49  0000                     _TRISBbits	set	3987
    50  0000                     _TRISDbits	set	3989
    51  0000                     _OSCCON	set	4051
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56  007F86                     __pcinit:
    57                           	callstack 0
    58  007F86                     start_initialization:
    59                           	callstack 0
    60  007F86                     __initialization:
    61                           	callstack 0
    62  007F86                     end_of_initialization:
    63                           	callstack 0
    64  007F86                     __end_of__initialization:
    65                           	callstack 0
    66  007F86  0100               	movlb	0
    67  007F88  EFC6  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70  000000                     __pcstackCOMRAM:
    71                           	callstack 0
    72  000000                     
    73                           ; 2 bytes @ 0x0
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 24 in file "gpio_main.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  2   14[None  ] int 
    86 ;; Registers used:
    87 ;;		wreg, status,2
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    93 ;;      Params:         0       0       0       0       0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0       0       0
    95 ;;      Temps:          0       0       0       0       0       0       0       0       0
    96 ;;      Totals:         0       0       0       0       0       0       0       0       0
    97 ;;Total ram usage:        0 bytes
    98 ;; This function calls:
    99 ;;		Nothing
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106  007F8C                     __ptext0:
   107                           	callstack 0
   108  007F8C                     _main:
   109                           	callstack 31
   110  007F8C                     
   111                           ;gpio_main.c: 25:     OSCCON=0x72;
   112  007F8C  0E72               	movlw	114
   113  007F8E  6ED3               	movwf	211,c	;volatile
   114  007F90                     
   115                           ;gpio_main.c: 27:     TRISDbits.TRISD7 = 0;
   116  007F90  9E95               	bcf	149,7,c	;volatile
   117  007F92                     
   118                           ;gpio_main.c: 28:     TRISDbits.TRISD6 = 0;
   119  007F92  9C95               	bcf	149,6,c	;volatile
   120  007F94                     
   121                           ;gpio_main.c: 29:     TRISDbits.TRISD5 = 0;
   122  007F94  9A95               	bcf	149,5,c	;volatile
   123  007F96                     
   124                           ;gpio_main.c: 30:     TRISDbits.TRISD4 = 0;
   125  007F96  9895               	bcf	149,4,c	;volatile
   126  007F98                     
   127                           ;gpio_main.c: 32:     TRISBbits.TRISB7 = 1;
   128  007F98  8E93               	bsf	147,7,c	;volatile
   129  007F9A                     
   130                           ;gpio_main.c: 33:     TRISBbits.TRISB6 = 1;
   131  007F9A  8C93               	bsf	147,6,c	;volatile
   132  007F9C                     
   133                           ;gpio_main.c: 34:     TRISBbits.TRISB5 = 1;
   134  007F9C  8A93               	bsf	147,5,c	;volatile
   135  007F9E                     
   136                           ;gpio_main.c: 35:     TRISBbits.TRISB4 = 1;
   137  007F9E  8893               	bsf	147,4,c	;volatile
   138  007FA0                     l720:
   139                           
   140                           ;gpio_main.c: 37:         if(!PORTBbits.RB4){LATDbits.LATD4=1;}else{LATDbits.LATD4=0;}
   141  007FA0  B881               	btfsc	129,4,c	;volatile
   142  007FA2  EFD5  F03F         	goto	u11
   143  007FA6  EFD7  F03F         	goto	u10
   144  007FAA                     u11:
   145  007FAA  EFDA  F03F         	goto	l16
   146  007FAE                     u10:
   147  007FAE  888C               	bsf	140,4,c	;volatile
   148  007FB0  EFDB  F03F         	goto	l17
   149  007FB4                     l16:
   150  007FB4  988C               	bcf	140,4,c	;volatile
   151  007FB6                     l17:
   152                           
   153                           ;gpio_main.c: 38:         if(!PORTBbits.RB5){LATDbits.LATD5=1;}else{LATDbits.LATD5=0;}
   154  007FB6  BA81               	btfsc	129,5,c	;volatile
   155  007FB8  EFE0  F03F         	goto	u21
   156  007FBC  EFE2  F03F         	goto	u20
   157  007FC0                     u21:
   158  007FC0  EFE5  F03F         	goto	l18
   159  007FC4                     u20:
   160  007FC4  8A8C               	bsf	140,5,c	;volatile
   161  007FC6  EFE6  F03F         	goto	l19
   162  007FCA                     l18:
   163  007FCA  9A8C               	bcf	140,5,c	;volatile
   164  007FCC                     l19:
   165                           
   166                           ;gpio_main.c: 39:         if(!PORTBbits.RB6){LATDbits.LATD6=1;}else{LATDbits.LATD6=0;}
   167  007FCC  BC81               	btfsc	129,6,c	;volatile
   168  007FCE  EFEB  F03F         	goto	u31
   169  007FD2  EFED  F03F         	goto	u30
   170  007FD6                     u31:
   171  007FD6  EFF0  F03F         	goto	l20
   172  007FDA                     u30:
   173  007FDA  8C8C               	bsf	140,6,c	;volatile
   174  007FDC  EFF1  F03F         	goto	l21
   175  007FE0                     l20:
   176  007FE0  9C8C               	bcf	140,6,c	;volatile
   177  007FE2                     l21:
   178                           
   179                           ;gpio_main.c: 40:         if(!PORTBbits.RB7){LATDbits.LATD7=1;}else{LATDbits.LATD7=0;}
   180  007FE2  BE81               	btfsc	129,7,c	;volatile
   181  007FE4  EFF6  F03F         	goto	u41
   182  007FE8  EFF8  F03F         	goto	u40
   183  007FEC                     u41:
   184  007FEC  EFFB  F03F         	goto	l22
   185  007FF0                     u40:
   186  007FF0  8E8C               	bsf	140,7,c	;volatile
   187  007FF2  EFD0  F03F         	goto	l720
   188  007FF6                     l22:
   189  007FF6  9E8C               	bcf	140,7,c	;volatile
   190  007FF8  EFD0  F03F         	goto	l720
   191  007FFC  EF00  F000         	goto	start
   192  008000                     __end_of_main:
   193                           	callstack 0
   194  0000                     
   195                           	psect	rparam
   196  0000                     
   197                           	psect	idloc
   198                           
   199                           ;Config register IDLOC0 @ 0x200000
   200                           ;	unspecified, using default values
   201  200000                     	org	2097152
   202  200000  FF                 	db	255
   203                           
   204                           ;Config register IDLOC1 @ 0x200001
   205                           ;	unspecified, using default values
   206  200001                     	org	2097153
   207  200001  FF                 	db	255
   208                           
   209                           ;Config register IDLOC2 @ 0x200002
   210                           ;	unspecified, using default values
   211  200002                     	org	2097154
   212  200002  FF                 	db	255
   213                           
   214                           ;Config register IDLOC3 @ 0x200003
   215                           ;	unspecified, using default values
   216  200003                     	org	2097155
   217  200003  FF                 	db	255
   218                           
   219                           ;Config register IDLOC4 @ 0x200004
   220                           ;	unspecified, using default values
   221  200004                     	org	2097156
   222  200004  FF                 	db	255
   223                           
   224                           ;Config register IDLOC5 @ 0x200005
   225                           ;	unspecified, using default values
   226  200005                     	org	2097157
   227  200005  FF                 	db	255
   228                           
   229                           ;Config register IDLOC6 @ 0x200006
   230                           ;	unspecified, using default values
   231  200006                     	org	2097158
   232  200006  FF                 	db	255
   233                           
   234                           ;Config register IDLOC7 @ 0x200007
   235                           ;	unspecified, using default values
   236  200007                     	org	2097159
   237  200007  FF                 	db	255
   238                           
   239                           	psect	config
   240                           
   241                           ;Config register CONFIG1L @ 0x300000
   242                           ;	unspecified, using default values
   243                           ;	PLL Prescaler Selection bits
   244                           ;	PLLDIV = 0x0, unprogrammed default
   245                           ;	System Clock Postscaler Selection bits
   246                           ;	CPUDIV = 0x0, unprogrammed default
   247                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   248                           ;	USBDIV = 0x0, unprogrammed default
   249  300000                     	org	3145728
   250  300000  00                 	db	0
   251                           
   252                           ;Config register CONFIG1H @ 0x300001
   253                           ;	Oscillator Selection bits
   254                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   255                           ;	Fail-Safe Clock Monitor Enable bit
   256                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   257                           ;	Internal/External Oscillator Switchover bit
   258                           ;	IESO = OFF, Oscillator Switchover mode disabled
   259  300001                     	org	3145729
   260  300001  09                 	db	9
   261                           
   262                           ;Config register CONFIG2L @ 0x300002
   263                           ;	Power-up Timer Enable bit
   264                           ;	PWRT = OFF, PWRT disabled
   265                           ;	Brown-out Reset Enable bits
   266                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   267                           ;	Brown-out Reset Voltage bits
   268                           ;	BORV = 3, Minimum setting 2.05V
   269                           ;	USB Voltage Regulator Enable bit
   270                           ;	VREGEN = OFF, USB voltage regulator disabled
   271  300002                     	org	3145730
   272  300002  1F                 	db	31
   273                           
   274                           ;Config register CONFIG2H @ 0x300003
   275                           ;	Watchdog Timer Enable bit
   276                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   277                           ;	Watchdog Timer Postscale Select bits
   278                           ;	WDTPS = 32768, 1:32768
   279  300003                     	org	3145731
   280  300003  1E                 	db	30
   281                           
   282                           ; Padding undefined space
   283  300004                     	org	3145732
   284  300004  FF                 	db	255
   285                           
   286                           ;Config register CONFIG3H @ 0x300005
   287                           ;	CCP2 MUX bit
   288                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   289                           ;	PORTB A/D Enable bit
   290                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   291                           ;	Low-Power Timer 1 Oscillator Enable bit
   292                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   293                           ;	MCLR Pin Enable bit
   294                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   295  300005                     	org	3145733
   296  300005  81                 	db	129
   297                           
   298                           ;Config register CONFIG4L @ 0x300006
   299                           ;	Stack Full/Underflow Reset Enable bit
   300                           ;	STVREN = ON, Stack full/underflow will cause Reset
   301                           ;	Single-Supply ICSP Enable bit
   302                           ;	LVP = OFF, Single-Supply ICSP disabled
   303                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   304                           ;	ICPRT = OFF, ICPORT disabled
   305                           ;	Extended Instruction Set Enable bit
   306                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   307                           ;	Background Debugger Enable bit
   308                           ;	DEBUG = 0x1, unprogrammed default
   309  300006                     	org	3145734
   310  300006  81                 	db	129
   311                           
   312                           ; Padding undefined space
   313  300007                     	org	3145735
   314  300007  FF                 	db	255
   315                           
   316                           ;Config register CONFIG5L @ 0x300008
   317                           ;	Code Protection bit
   318                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   319                           ;	Code Protection bit
   320                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   321                           ;	Code Protection bit
   322                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   323                           ;	Code Protection bit
   324                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   325  300008                     	org	3145736
   326  300008  0F                 	db	15
   327                           
   328                           ;Config register CONFIG5H @ 0x300009
   329                           ;	Boot Block Code Protection bit
   330                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   331                           ;	Data EEPROM Code Protection bit
   332                           ;	CPD = OFF, Data EEPROM is not code-protected
   333  300009                     	org	3145737
   334  300009  C0                 	db	192
   335                           
   336                           ;Config register CONFIG6L @ 0x30000A
   337                           ;	Write Protection bit
   338                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   339                           ;	Write Protection bit
   340                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   341                           ;	Write Protection bit
   342                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   343                           ;	Write Protection bit
   344                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   345  30000A                     	org	3145738
   346  30000A  0F                 	db	15
   347                           
   348                           ;Config register CONFIG6H @ 0x30000B
   349                           ;	Configuration Register Write Protection bit
   350                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   351                           ;	Boot Block Write Protection bit
   352                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   353                           ;	Data EEPROM Write Protection bit
   354                           ;	WRTD = OFF, Data EEPROM is not write-protected
   355  30000B                     	org	3145739
   356  30000B  E0                 	db	224
   357                           
   358                           ;Config register CONFIG7L @ 0x30000C
   359                           ;	Table Read Protection bit
   360                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   361                           ;	Table Read Protection bit
   362                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   363                           ;	Table Read Protection bit
   364                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   365                           ;	Table Read Protection bit
   366                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   367  30000C                     	org	3145740
   368  30000C  0F                 	db	15
   369                           
   370                           ;Config register CONFIG7H @ 0x30000D
   371                           ;	Boot Block Table Read Protection bit
   372                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   373  30000D                     	org	3145741
   374  30000D  40                 	db	64
   375                           tosu	equ	0xFFF
   376                           tosh	equ	0xFFE
   377                           tosl	equ	0xFFD
   378                           stkptr	equ	0xFFC
   379                           pclatu	equ	0xFFB
   380                           pclath	equ	0xFFA
   381                           pcl	equ	0xFF9
   382                           tblptru	equ	0xFF8
   383                           tblptrh	equ	0xFF7
   384                           tblptrl	equ	0xFF6
   385                           tablat	equ	0xFF5
   386                           prodh	equ	0xFF4
   387                           prodl	equ	0xFF3
   388                           indf0	equ	0xFEF
   389                           postinc0	equ	0xFEE
   390                           postdec0	equ	0xFED
   391                           preinc0	equ	0xFEC
   392                           plusw0	equ	0xFEB
   393                           fsr0h	equ	0xFEA
   394                           fsr0l	equ	0xFE9
   395                           wreg	equ	0xFE8
   396                           indf1	equ	0xFE7
   397                           postinc1	equ	0xFE6
   398                           postdec1	equ	0xFE5
   399                           preinc1	equ	0xFE4
   400                           plusw1	equ	0xFE3
   401                           fsr1h	equ	0xFE2
   402                           fsr1l	equ	0xFE1
   403                           bsr	equ	0xFE0
   404                           indf2	equ	0xFDF
   405                           postinc2	equ	0xFDE
   406                           postdec2	equ	0xFDD
   407                           preinc2	equ	0xFDC
   408                           plusw2	equ	0xFDB
   409                           fsr2h	equ	0xFDA
   410                           fsr2l	equ	0xFD9
   411                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Tue Nov 17 11:28:10 2020

                     l20 7FE0                       l21 7FE2                       l22 7FF6  
                     l16 7FB4                       l17 7FB6                       l18 7FCA  
                     l19 7FCC                       u10 7FAE                       u11 7FAA  
                     u20 7FC4                       u21 7FC0                       u30 7FDA  
                     u31 7FD6                       u40 7FF0                       u41 7FEC  
                    l710 7F96                      l702 7F8C                      l720 7FA0  
                    l712 7F98                      l704 7F90                      l722 7FAE  
                    l714 7F9A                      l706 7F92                      l724 7FC4  
                    l716 7F9C                      l708 7F94                      l726 7FDA  
                    l718 7F9E                      l728 7FF0                     _main 7F8C  
                   start 0000             ___param_bank 000000                    ?_main 0000  
        __initialization 7F86             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000                   _OSCCON 000FD3               __accesstop 0060  
__end_of__initialization 7F86            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F86  
                __ramtop 0800                  __ptext0 7F8C     end_of_initialization 7F86  
              _PORTBbits 000F81                _TRISBbits 000F93                _TRISDbits 000F95  
    start_initialization 7F86                 _LATDbits 000F8C                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0074  
