CPU "ARCH" Simulator, 2.5a(Jan 22 2015)
-----------------------------------------

Memory sets starting address to 100
100:  11020  LDB   020  A[00000]  B[00000]  XR[000]
101:  35103  TNB   103  A[00000]  B[00000]  XR[000]
102:  30104  TR    104  A[00000]  B[00000]  XR[000]
104:  11021  LDB   021  A[00000]  B[00000]  XR[000]
105:  35107  TNB   107  A[00000]  B[00001]  XR[000]
106:  30108  TR    108  A[00000]  B[00001]  XR[000]
108:  11022  LDB   022  A[00000]  B[00001]  XR[000]
109:  3510b  TNB   10b  A[00000]  B[00005]  XR[000]
10a:  3010c  TR    10c  A[00000]  B[00005]  XR[000]
10c:  11023  LDB   023  A[00000]  B[00005]  XR[000]
10d:  3510f  TNB   10f  A[00000]  B[fffff]  XR[000]
10f:  11020  LDB   020  A[00000]  B[fffff]  XR[000]
110:  35112  TNB   112  A[00000]  B[00000]  XR[000]
111:  30113  TR    113  A[00000]  B[00000]  XR[000]
113:  11024  LDB   024  A[00000]  B[00000]  XR[000]
114:  35116  TNB   116  A[00000]  B[ffffb]  XR[000]
116:  00000  HALT       A[00000]  B[ffffb]  XR[000]

Machine Halted - HALT instruction executed

Simulated time 90 cycles

LAST CPUObject DESTROYED; END OF SIMULATION
