INFO: [VRFC 10-2263] Analyzing Verilog file "D:/zynqUltraScale_hls/course_s3_hls/vivado/01_led_control/led_control.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/zynqUltraScale_hls/course_s3_hls/vivado/01_led_control/led_control.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/zynqUltraScale_hls/course_s3_hls/vivado/01_led_control/led_control.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [D:/zynqUltraScale_hls/course_s3_hls/vivado/01_led_control/led_control.srcs/sources_1/new/test.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/zynqUltraScale_hls/course_s3_hls/vivado/01_led_control/led_control.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
