// Seed: 1146675307
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input tri1 id_2
);
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    input supply0 id_2,
    output supply1 id_3,
    output tri1 id_4,
    output supply1 id_5,
    input wand id_6,
    output wire id_7,
    input tri0 id_8
);
  uwire id_10;
  wire  id_11;
  wire  id_12;
  tri0  id_13;
  initial id_10 = id_8;
  wire id_14;
  assign id_7 = id_13;
  wire id_15 = 1;
  wire id_16;
  wire id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26 = id_22, id_27, id_28;
  module_0 modCall_1 (
      id_10,
      id_13,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
