TimeQuest Timing Analyzer report for soc
Thu Jan 28 21:27:37 2021
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_27[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27[0]'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 52. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27[0]'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Board Trace Model Assignments
 63. Input Transition Times
 64. Signal Integrity Metrics (Slow 1200mv 0c Model)
 65. Signal Integrity Metrics (Slow 1200mv 85c Model)
 66. Signal Integrity Metrics (Fast 1200mv 0c Model)
 67. Setup Transfers
 68. Hold Transfers
 69. Recovery Transfers
 70. Removal Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; soc                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE22F17I7                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
;     Processors 3-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+---------------------------------------------------+-----------------------------------------------------+
; CLOCK_27[0]                                     ; Base      ; 37.037  ; 27.0 MHz  ; 0.000 ; 18.518  ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                   ; { CLOCK_27[0] }                                     ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.757  ; 25.15 MHz ; 0.000 ; 19.878  ; 50.00      ; 190       ; 177         ;       ;        ;           ;            ; false    ; CLOCK_27[0] ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 250.052 ; 4.0 MHz   ; 0.000 ; 125.026 ; 50.00      ; 1195      ; 177         ;       ;        ;           ;            ; false    ; CLOCK_27[0] ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 47.04 MHz  ; 47.04 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 119.86 MHz ; 119.86 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 31.414  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 228.793 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.308 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.412 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 245.772 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 3.253 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; CLOCK_27[0]                                     ; 18.326  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.593  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 124.741 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 31.414 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 8.575      ;
; 31.441 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 8.548      ;
; 31.447 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.196      ; 8.544      ;
; 31.731 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 8.258      ;
; 31.758 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 8.231      ;
; 31.764 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.196      ; 8.227      ;
; 31.788 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 8.201      ;
; 31.794 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 8.195      ;
; 31.809 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.190      ; 8.176      ;
; 31.815 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 8.174      ;
; 31.821 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 8.168      ;
; 31.821 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.196      ; 8.170      ;
; 31.823 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 8.164      ;
; 31.823 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 8.192      ;
; 31.827 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.196      ; 8.164      ;
; 31.842 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.219      ; 8.172      ;
; 31.875 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 8.140      ;
; 31.884 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.198      ; 8.109      ;
; 31.894 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.219      ; 8.120      ;
; 31.911 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.198      ; 8.082      ;
; 31.917 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.200      ; 8.078      ;
; 31.955 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 8.033      ;
; 32.004 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 7.985      ;
; 32.015 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 8.000      ;
; 32.016 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.972      ;
; 32.031 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 7.958      ;
; 32.034 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.219      ; 7.980      ;
; 32.037 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.196      ; 7.954      ;
; 32.095 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 7.920      ;
; 32.098 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.890      ;
; 32.110 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.188      ; 7.873      ;
; 32.114 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.219      ; 7.900      ;
; 32.118 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 7.871      ;
; 32.126 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.190      ; 7.859      ;
; 32.131 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 7.884      ;
; 32.136 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 7.853      ;
; 32.140 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.847      ;
; 32.145 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 7.844      ;
; 32.146 ; vga:vga|h_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.842      ;
; 32.151 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.196      ; 7.840      ;
; 32.158 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 7.857      ;
; 32.159 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.829      ;
; 32.163 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 7.826      ;
; 32.163 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.219      ; 7.851      ;
; 32.169 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.196      ; 7.822      ;
; 32.169 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.218      ; 7.844      ;
; 32.177 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.219      ; 7.837      ;
; 32.183 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.190      ; 7.802      ;
; 32.183 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 7.832      ;
; 32.189 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.190      ; 7.796      ;
; 32.190 ; vga:vga|h_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 7.825      ;
; 32.191 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.198      ; 7.802      ;
; 32.196 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 7.793      ;
; 32.197 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.790      ;
; 32.203 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.784      ;
; 32.209 ; vga:vga|h_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.219      ; 7.805      ;
; 32.215 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.219      ; 7.799      ;
; 32.218 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.198      ; 7.775      ;
; 32.221 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.218      ; 7.792      ;
; 32.223 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 7.766      ;
; 32.224 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.200      ; 7.771      ;
; 32.229 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.196      ; 7.762      ;
; 32.250 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 7.739      ;
; 32.258 ; vga:vga|h_cnt[1]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.730      ;
; 32.277 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 7.712      ;
; 32.279 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 7.710      ;
; 32.281 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.195      ; 7.709      ;
; 32.283 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.196      ; 7.708      ;
; 32.293 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.196      ; 7.698      ;
; 32.302 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.686      ;
; 32.302 ; vga:vga|h_cnt[1]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 7.713      ;
; 32.307 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.681      ;
; 32.312 ; vga:vga|h_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.676      ;
; 32.321 ; vga:vga|h_cnt[1]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.219      ; 7.693      ;
; 32.323 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 7.692      ;
; 32.340 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.195      ; 7.650      ;
; 32.341 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 7.648      ;
; 32.343 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.221      ; 7.673      ;
; 32.345 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.643      ;
; 32.350 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.638      ;
; 32.354 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.634      ;
; 32.355 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.219      ; 7.659      ;
; 32.356 ; vga:vga|h_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 7.659      ;
; 32.359 ; vga:vga|h_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 7.656      ;
; 32.361 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.218      ; 7.652      ;
; 32.362 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 7.653      ;
; 32.368 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.194      ; 7.621      ;
; 32.374 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.196      ; 7.617      ;
; 32.375 ; vga:vga|h_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.219      ; 7.639      ;
; 32.378 ; vga:vga|h_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.219      ; 7.636      ;
; 32.385 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.603      ;
; 32.399 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.190      ; 7.586      ;
; 32.402 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.586      ;
; 32.403 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 7.612      ;
; 32.405 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.220      ; 7.610      ;
; 32.407 ; vga:vga|h_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.581      ;
; 32.413 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.574      ;
; 32.422 ; vga:vga|h_cnt[0]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.566      ;
; 32.424 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.195      ; 7.566      ;
; 32.424 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.219      ; 7.590      ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+---------+----------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 228.793 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.079     ; 21.178     ;
; 228.874 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 21.100     ;
; 228.878 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 21.096     ;
; 228.879 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 21.095     ;
; 228.880 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 21.094     ;
; 228.888 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 21.085     ;
; 228.892 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 21.081     ;
; 228.917 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 21.056     ;
; 228.998 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.074     ; 20.978     ;
; 229.002 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.074     ; 20.974     ;
; 229.003 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.074     ; 20.973     ;
; 229.004 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.074     ; 20.972     ;
; 229.012 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.963     ;
; 229.016 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.959     ;
; 229.016 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.074     ; 20.960     ;
; 229.075 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.900     ;
; 229.097 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.071     ; 20.882     ;
; 229.101 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.071     ; 20.878     ;
; 229.102 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.071     ; 20.877     ;
; 229.102 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.079     ; 20.869     ;
; 229.103 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.071     ; 20.876     ;
; 229.111 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.072     ; 20.867     ;
; 229.115 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.072     ; 20.863     ;
; 229.156 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.072     ; 20.822     ;
; 229.160 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.072     ; 20.818     ;
; 229.161 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.072     ; 20.817     ;
; 229.162 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.072     ; 20.816     ;
; 229.170 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.073     ; 20.807     ;
; 229.174 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.073     ; 20.803     ;
; 229.183 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.791     ;
; 229.187 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.787     ;
; 229.188 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.786     ;
; 229.189 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.785     ;
; 229.197 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.776     ;
; 229.201 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.772     ;
; 229.232 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.079     ; 20.739     ;
; 229.245 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.728     ;
; 229.259 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.714     ;
; 229.313 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.661     ;
; 229.317 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.657     ;
; 229.318 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.656     ;
; 229.319 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.655     ;
; 229.327 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.646     ;
; 229.330 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 20.642     ;
; 229.331 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.642     ;
; 229.340 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.074     ; 20.636     ;
; 229.344 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.074     ; 20.632     ;
; 229.345 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.074     ; 20.631     ;
; 229.346 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.074     ; 20.630     ;
; 229.352 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 20.620     ;
; 229.354 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.621     ;
; 229.355 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 20.617     ;
; 229.358 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.617     ;
; 229.369 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.606     ;
; 229.411 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.564     ;
; 229.415 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.560     ;
; 229.416 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.559     ;
; 229.417 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.558     ;
; 229.425 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.549     ;
; 229.429 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.545     ;
; 229.443 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.530     ;
; 229.458 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.515     ;
; 229.462 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 20.510     ;
; 229.466 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.079     ; 20.505     ;
; 229.468 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.072     ; 20.510     ;
; 229.476 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.498     ;
; 229.479 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.495     ;
; 229.487 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.085     ; 20.478     ;
; 229.489 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[1][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.087     ; 20.474     ;
; 229.489 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[0][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.087     ; 20.474     ;
; 229.509 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.465     ;
; 229.511 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.463     ;
; 229.527 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.073     ; 20.450     ;
; 229.542 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[1][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.431     ;
; 229.542 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[0][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.431     ;
; 229.543 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.432     ;
; 229.545 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.428     ;
; 229.547 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.428     ;
; 229.547 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.427     ;
; 229.548 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.427     ;
; 229.549 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.426     ;
; 229.551 ; T80s:T80s|T80:u0|F[7]      ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 20.421     ;
; 229.551 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.423     ;
; 229.552 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.422     ;
; 229.553 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.421     ;
; 229.554 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.419     ;
; 229.557 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.417     ;
; 229.561 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 20.413     ;
; 229.561 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.412     ;
; 229.565 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 20.408     ;
; 229.567 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.408     ;
; 229.572 ; T80s:T80s|T80:u0|IR[3]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.072     ; 20.406     ;
; 229.575 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.073     ; 20.402     ;
; 229.578 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.073     ; 20.399     ;
; 229.582 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.393     ;
; 229.611 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.083     ; 20.356     ;
; 229.630 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[1][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.068     ; 20.352     ;
; 229.630 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[0][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.068     ; 20.352     ;
; 229.632 ; T80s:T80s|T80:u0|F[7]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.075     ; 20.343     ;
; 229.633 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.074     ; 20.343     ;
+---------+----------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+-------+-----------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.308 ; T80s:T80s|T80:u0|A[0]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 0.957      ;
; 0.370 ; T80s:T80s|T80:u0|A[10]      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.019      ;
; 0.371 ; T80s:T80s|T80:u0|A[2]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.020      ;
; 0.375 ; T80s:T80s|T80:u0|A[1]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.023      ;
; 0.385 ; T80s:T80s|T80:u0|DO[5]      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~porta_datain_reg0                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.042      ;
; 0.411 ; T80s:T80s|T80:u0|Halt_FF    ; T80s:T80s|T80:u0|Halt_FF                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.412 ; T80s:T80s|T80:u0|R[7]       ; T80s:T80s|T80:u0|R[7]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; T80s:T80s|T80:u0|Alternate  ; T80s:T80s|T80:u0|Alternate                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; T80s:T80s|T80:u0|BTR_r      ; T80s:T80s|T80:u0|BTR_r                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TState[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; cpu_reset_cnt[0]            ; cpu_reset_cnt[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.413 ; T80s:T80s|T80:u0|TState[1]  ; T80s:T80s|T80:u0|TState[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; T80s:T80s|T80:u0|MCycle[0]  ; T80s:T80s|T80:u0|MCycle[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; T80s:T80s|T80:u0|MCycle[2]  ; T80s:T80s|T80:u0|MCycle[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; T80s:T80s|T80:u0|MCycle[1]  ; T80s:T80s|T80:u0|MCycle[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; T80s:T80s|T80:u0|TState[0]  ; T80s:T80s|T80:u0|TState[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.426 ; T80s:T80s|T80:u0|DO[4]      ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.085      ;
; 0.427 ; T80s:T80s|T80:u0|DO[3]      ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.086      ;
; 0.435 ; T80s:T80s|T80:u0|DO[3]      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_datain_reg0                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.093      ;
; 0.439 ; T80s:T80s|T80:u0|Ap[0]      ; T80s:T80s|T80:u0|ACC[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.696      ;
; 0.439 ; T80s:T80s|T80:u0|Ap[4]      ; T80s:T80s|T80:u0|ACC[4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.696      ;
; 0.439 ; T80s:T80s|T80:u0|Ap[7]      ; T80s:T80s|T80:u0|ACC[7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.695      ;
; 0.442 ; T80s:T80s|T80:u0|A[5]       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.090      ;
; 0.446 ; T80s:T80s|T80:u0|I[1]       ; T80s:T80s|T80:u0|A[9]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.703      ;
; 0.447 ; T80s:T80s|T80:u0|DO[4]      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~porta_datain_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.100      ;
; 0.452 ; T80s:T80s|T80:u0|R[6]       ; T80s:T80s|T80:u0|R[6]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.709      ;
; 0.453 ; T80s:T80s|T80:u0|No_BTR     ; T80s:T80s|T80:u0|BTR_r                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.710      ;
; 0.456 ; T80s:T80s|T80:u0|Halt_FF    ; T80s:T80s|T80:u0|IR[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.714      ;
; 0.460 ; T80s:T80s|T80:u0|ACC[6]     ; T80s:T80s|T80:u0|Ap[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.717      ;
; 0.462 ; T80s:T80s|T80:u0|ACC[7]     ; T80s:T80s|T80:u0|Ap[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.718      ;
; 0.463 ; T80s:T80s|T80:u0|I[4]       ; T80s:T80s|T80:u0|A[12]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.720      ;
; 0.465 ; T80s:T80s|T80:u0|XY_Ind     ; T80s:T80s|T80:u0|RegAddrB_r[0]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.723      ;
; 0.467 ; T80s:T80s|DI_Reg[3]         ; T80s:T80s|T80:u0|TmpAddr[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.724      ;
; 0.467 ; T80s:T80s|T80:u0|ACC[5]     ; T80s:T80s|T80:u0|Ap[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.723      ;
; 0.468 ; T80s:T80s|T80:u0|ACC[2]     ; T80s:T80s|T80:u0|Ap[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.725      ;
; 0.486 ; T80s:T80s|T80:u0|MCycle[1]  ; T80s:T80s|T80:u0|Pre_XY_F_M[1]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.742      ;
; 0.503 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TmpAddr[9]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.760      ;
; 0.504 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TmpAddr[8]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.761      ;
; 0.504 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TmpAddr[11]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.761      ;
; 0.505 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TmpAddr[14]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.762      ;
; 0.505 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TmpAddr[12]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.762      ;
; 0.506 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TmpAddr[15]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.763      ;
; 0.563 ; T80s:T80s|T80:u0|Ap[2]      ; T80s:T80s|T80:u0|ACC[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.820      ;
; 0.582 ; T80s:T80s|T80:u0|MCycle[0]  ; T80s:T80s|T80:u0|Pre_XY_F_M[0]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.838      ;
; 0.590 ; T80s:T80s|DI_Reg[4]         ; T80s:T80s|T80:u0|TmpAddr[4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.847      ;
; 0.613 ; T80s:T80s|T80:u0|I[0]       ; T80s:T80s|T80:u0|A[8]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.870      ;
; 0.614 ; T80s:T80s|T80:u0|IR[3]      ; T80s:T80s|T80:u0|IntE_FF2                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.872      ;
; 0.621 ; T80s:T80s|T80:u0|A[0]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.268      ;
; 0.625 ; T80s:T80s|T80:u0|A[0]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.275      ;
; 0.626 ; T80s:T80s|T80:u0|I[5]       ; T80s:T80s|T80:u0|A[13]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.883      ;
; 0.631 ; T80s:T80s|T80:u0|ACC[1]     ; T80s:T80s|T80:u0|Ap[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.888      ;
; 0.632 ; T80s:T80s|T80:u0|ACC[0]     ; T80s:T80s|T80:u0|Ap[0]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.889      ;
; 0.634 ; T80s:T80s|T80:u0|I[2]       ; T80s:T80s|T80:u0|A[10]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.891      ;
; 0.637 ; T80s:T80s|T80:u0|Ap[5]      ; T80s:T80s|T80:u0|ACC[5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.893      ;
; 0.639 ; T80s:T80s|T80:u0|R[0]       ; T80s:T80s|T80:u0|A[0]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.895      ;
; 0.646 ; T80s:T80s|T80:u0|Ap[6]      ; T80s:T80s|T80:u0|ACC[6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.903      ;
; 0.647 ; T80s:T80s|T80:u0|ACC[4]     ; T80s:T80s|T80:u0|Ap[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.904      ;
; 0.647 ; T80s:T80s|T80:u0|TmpAddr[5] ; T80s:T80s|T80:u0|A[5]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.903      ;
; 0.648 ; T80s:T80s|T80:u0|Ap[1]      ; T80s:T80s|T80:u0|ACC[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.905      ;
; 0.650 ; T80s:T80s|T80:u0|A[4]       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.306      ;
; 0.652 ; T80s:T80s|T80:u0|I[3]       ; T80s:T80s|T80:u0|A[11]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.909      ;
; 0.652 ; cpu_reset_cnt[2]            ; cpu_reset_cnt[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.909      ;
; 0.652 ; cpu_reset_cnt[3]            ; cpu_reset_cnt[3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.909      ;
; 0.652 ; cpu_reset_cnt[6]            ; cpu_reset_cnt[6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.909      ;
; 0.653 ; cpu_reset_cnt[4]            ; cpu_reset_cnt[4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.910      ;
; 0.653 ; cpu_reset_cnt[5]            ; cpu_reset_cnt[5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.910      ;
; 0.655 ; T80s:T80s|T80:u0|A[1]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.331      ;
; 0.658 ; T80s:T80s|T80:u0|A[0]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.306      ;
; 0.659 ; cpu_reset_cnt[7]            ; cpu_reset_cnt[7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.916      ;
; 0.662 ; T80s:T80s|T80:u0|F[7]       ; T80s:T80s|T80:u0|Fp[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.918      ;
; 0.663 ; T80s:T80s|T80:u0|A[8]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.308      ;
; 0.665 ; T80s:T80s|T80:u0|R[3]       ; T80s:T80s|T80:u0|R[3]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.922      ;
; 0.666 ; T80s:T80s|T80:u0|R[5]       ; T80s:T80s|T80:u0|R[5]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.923      ;
; 0.667 ; T80s:T80s|T80:u0|R[1]       ; T80s:T80s|T80:u0|R[1]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.924      ;
; 0.668 ; cpu_reset_cnt[0]            ; cpu_reset_cnt[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.925      ;
; 0.670 ; T80s:T80s|T80:u0|R[2]       ; T80s:T80s|T80:u0|R[2]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.927      ;
; 0.673 ; T80s:T80s|T80:u0|A[0]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.318      ;
; 0.676 ; T80s:T80s|T80:u0|A[6]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.327      ;
; 0.679 ; T80s:T80s|T80:u0|R[4]       ; T80s:T80s|T80:u0|R[4]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.936      ;
; 0.680 ; T80s:T80s|T80:u0|R[4]       ; T80s:T80s|T80:u0|A[4]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.937      ;
; 0.680 ; T80s:T80s|T80:u0|A[5]       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.329      ;
; 0.681 ; T80s:T80s|T80:u0|A[6]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.330      ;
; 0.682 ; T80s:T80s|T80:u0|A[6]       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.333      ;
; 0.683 ; T80s:T80s|T80:u0|A[5]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.332      ;
; 0.684 ; T80s:T80s|T80:u0|A[1]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.333      ;
; 0.687 ; T80s:T80s|T80:u0|A[5]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.333      ;
; 0.688 ; T80s:T80s|T80:u0|DO[1]      ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.347      ;
; 0.690 ; T80s:T80s|T80:u0|A[3]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.336      ;
; 0.691 ; T80s:T80s|T80:u0|A[6]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.337      ;
; 0.692 ; T80s:T80s|T80:u0|A[3]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.341      ;
; 0.693 ; T80s:T80s|T80:u0|R[0]       ; T80s:T80s|T80:u0|R[0]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.950      ;
; 0.694 ; T80s:T80s|T80:u0|A[6]       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.344      ;
; 0.695 ; T80s:T80s|T80:u0|DO[1]      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~porta_datain_reg0                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.354      ;
; 0.705 ; T80s:T80s|T80:u0|A[6]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.349      ;
; 0.710 ; T80s:T80s|T80:u0|TState[1]  ; T80s:T80s|T80:u0|TmpAddr[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.966      ;
; 0.713 ; T80s:T80s|T80:u0|A[6]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.364      ;
; 0.715 ; T80s:T80s|T80:u0|A[4]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.362      ;
; 0.715 ; T80s:T80s|T80:u0|DO[5]      ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.375      ;
; 0.716 ; T80s:T80s|T80:u0|A[2]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.366      ;
; 0.716 ; T80s:T80s|T80:u0|DO[3]      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~porta_datain_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 1.371      ;
+-------+-----------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.412 ; vga:vga|video_counter[12]                                                     ; vga:vga|video_counter[12]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[0]                                                      ; vga:vga|video_counter[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[1]                                                      ; vga:vga|video_counter[1]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[2]                                                      ; vga:vga|video_counter[2]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[3]                                                      ; vga:vga|video_counter[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[4]                                                      ; vga:vga|video_counter[4]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[5]                                                      ; vga:vga|video_counter[5]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[6]                                                      ; vga:vga|video_counter[6]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[7]                                                      ; vga:vga|video_counter[7]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[8]                                                      ; vga:vga|video_counter[8]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[9]                                                      ; vga:vga|video_counter[9]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[10]                                                     ; vga:vga|video_counter[10]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[11]                                                     ; vga:vga|video_counter[11]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[13]                                                     ; vga:vga|video_counter[13]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|hs                                                                    ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|vs                                                                    ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; vga:vga|v_cnt[6]                                                              ; vga:vga|v_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.473 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.056      ;
; 0.661 ; vga:vga|h_cnt[2]                                                              ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.918      ;
; 0.661 ; vga:vga|v_cnt[3]                                                              ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.918      ;
; 0.662 ; vga:vga|h_cnt[3]                                                              ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.919      ;
; 0.664 ; vga:vga|h_cnt[4]                                                              ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.921      ;
; 0.665 ; vga:vga|v_cnt[5]                                                              ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.667 ; vga:vga|v_cnt[9]                                                              ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.924      ;
; 0.671 ; vga:vga|v_cnt[2]                                                              ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.928      ;
; 0.676 ; vga:vga|v_cnt[1]                                                              ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.933      ;
; 0.680 ; vga:vga|h_cnt[1]                                                              ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.937      ;
; 0.680 ; vga:vga|h_cnt[7]                                                              ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.937      ;
; 0.685 ; vga:vga|v_cnt[4]                                                              ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.942      ;
; 0.687 ; vga:vga|h_cnt[6]                                                              ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.944      ;
; 0.709 ; vga:vga|h_cnt[0]                                                              ; vga:vga|h_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.754 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.333      ;
; 0.757 ; vga:vga|v_cnt[6]                                                              ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.014      ;
; 0.757 ; vga:vga|v_cnt[6]                                                              ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.014      ;
; 0.770 ; vga:vga|video_counter[3]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.350      ;
; 0.774 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.358      ;
; 0.779 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.363      ;
; 0.782 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.366      ;
; 0.789 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.373      ;
; 0.795 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.378      ;
; 0.800 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.379      ;
; 0.803 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.387      ;
; 0.803 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.385      ;
; 0.810 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.389      ;
; 0.815 ; vga:vga|video_counter[5]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.394      ;
; 0.832 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.412      ;
; 0.833 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.417      ;
; 0.834 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.414      ;
; 0.841 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.421      ;
; 0.848 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.431      ;
; 0.857 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.439      ;
; 0.914 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.172      ;
; 0.978 ; vga:vga|v_cnt[3]                                                              ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.235      ;
; 0.979 ; vga:vga|h_cnt[3]                                                              ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.236      ;
; 0.988 ; vga:vga|h_cnt[2]                                                              ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.245      ;
; 0.993 ; vga:vga|v_cnt[1]                                                              ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.250      ;
; 0.993 ; vga:vga|h_cnt[2]                                                              ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.250      ;
; 0.995 ; vga:vga|v_cnt[5]                                                              ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.252      ;
; 0.996 ; vga:vga|h_cnt[4]                                                              ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.253      ;
; 0.998 ; vga:vga|h_cnt[1]                                                              ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.255      ;
; 0.998 ; vga:vga|v_cnt[2]                                                              ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.255      ;
; 1.000 ; vga:vga|v_cnt[8]                                                              ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.257      ;
; 1.003 ; vga:vga|v_cnt[2]                                                              ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.260      ;
; 1.012 ; vga:vga|v_cnt[4]                                                              ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.269      ;
; 1.013 ; vga:vga|h_cnt[0]                                                              ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.270      ;
; 1.014 ; vga:vga|h_cnt[6]                                                              ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.271      ;
; 1.016 ; vga:vga|h_cnt[5]                                                              ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.273      ;
; 1.018 ; vga:vga|h_cnt[0]                                                              ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.275      ;
; 1.019 ; vga:vga|v_cnt[0]                                                              ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.276      ;
; 1.020 ; vga:vga|video_counter[10]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.604      ;
; 1.024 ; vga:vga|v_cnt[0]                                                              ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.281      ;
; 1.057 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.637      ;
; 1.063 ; vga:vga|video_counter[9]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.643      ;
; 1.065 ; vga:vga|video_counter[4]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.643      ;
; 1.070 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.650      ;
; 1.071 ; vga:vga|video_counter[5]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.649      ;
; 1.076 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.656      ;
; 1.082 ; vga:vga|video_counter[5]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.662      ;
; 1.086 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.344      ;
; 1.087 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.345      ;
; 1.087 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.345      ;
; 1.089 ; vga:vga|video_counter[7]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.667      ;
; 1.089 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.347      ;
; 1.090 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.348      ;
; 1.090 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.348      ;
; 1.090 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.348      ;
; 1.096 ; vga:vga|video_counter[3]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.675      ;
; 1.097 ; vga:vga|h_cnt[6]                                                              ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.354      ;
; 1.098 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.678      ;
; 1.099 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.678      ;
; 1.099 ; vga:vga|video_counter[5]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.679      ;
; 1.099 ; vga:vga|v_cnt[3]                                                              ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.356      ;
; 1.102 ; vga:vga|v_cnt[4]                                                              ; vga:vga|v_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.359      ;
; 1.103 ; vga:vga|video_counter[11]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.681      ;
; 1.105 ; vga:vga|video_counter[11]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.681      ;
; 1.105 ; vga:vga|h_cnt[3]                                                              ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.362      ;
; 1.106 ; vga:vga|v_cnt[7]                                                              ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.363      ;
; 1.111 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.689      ;
; 1.113 ; vga:vga|video_counter[3]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.693      ;
; 1.114 ; vga:vga|v_cnt[1]                                                              ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.371      ;
+-------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                           ;
+---------+------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node        ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ISet[0]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 4.189      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|XY_State[0]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 4.189      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|XY_State[1]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 4.189      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Save_ALU_r       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 4.189      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|I[0]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 4.187      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[3]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.090     ; 4.188      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[4]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.090     ; 4.188      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|I[5]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 4.187      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|I[6]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 4.187      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|R[7]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 4.187      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|DI_Reg[4]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.090     ; 4.188      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|I[7]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 4.187      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|DI_Reg[3]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.090     ; 4.188      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|IntE_FF2         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 4.189      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|I[2]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 4.187      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|I[3]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 4.187      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Read_To_Reg_r[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.093     ; 4.185      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Halt_FF          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 4.189      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|XY_Ind           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 4.189      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|IR[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 4.189      ;
; 245.772 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ISet[1]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 4.189      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TState[1]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Pre_XY_F_M[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|MCycle[0]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ALU_Op_r[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ALU_Op_r[0]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ALU_Op_r[1]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ALU_Op_r[2]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Alternate        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.097     ; 4.180      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|BTR_r            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|PC[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.104     ; 4.173      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[1]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[0]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[1]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.105     ; 4.172      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[3]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[4]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[5]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|SP[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Fp[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Fp[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[8]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.103     ; 4.174      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Arith16_r        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.097     ; 4.180      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Z16_r            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Fp[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|PC[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.102     ; 4.175      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[13]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.103     ; 4.174      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|PC[13]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.102     ; 4.175      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[14]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.103     ; 4.174      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Fp[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|F[5]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.103     ; 4.174      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[5]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[7]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.101     ; 4.176      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[6]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.101     ; 4.176      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[5]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[3]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.101     ; 4.176      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[1]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.101     ; 4.176      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[9]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.103     ; 4.174      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|PC[9]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.102     ; 4.175      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|DO[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.104     ; 4.173      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|DO[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.104     ; 4.173      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[11]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.103     ; 4.174      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|PC[11]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.102     ; 4.175      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[12]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.103     ; 4.174      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|PC[12]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.102     ; 4.175      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Fp[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[15]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.103     ; 4.174      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[10]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.103     ; 4.174      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|PC[10]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.102     ; 4.175      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Fp[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Fp[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|F[7]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|DO[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.104     ; 4.173      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|DO[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.103     ; 4.174      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[2]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.100     ; 4.177      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Fp[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|DO[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.104     ; 4.173      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|DO[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.104     ; 4.173      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|DO[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.104     ; 4.173      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|DO[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.104     ; 4.173      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|No_BTR           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|MCycles[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|MCycles[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|MCycles[1]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.099     ; 4.178      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Pre_XY_F_M[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Pre_XY_F_M[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
; 245.773 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|MCycle[1]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.098     ; 4.179      ;
+---------+------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+-------+------------------+------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ALU_Op_r[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.516      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.511      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.516      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[1]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[0]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[1]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[5]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.516      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[3]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.510      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.516      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[4]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.516      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|SP[5]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[1]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.516      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[6]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[5]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.516      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[7]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.514      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[6]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.514      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[3]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.514      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[1]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.514      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[4]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.511      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[3]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.511      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[4]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.516      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.516      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[2]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.516      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[7]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.516      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[5]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.511      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[2]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[3]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.516      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[3]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.515      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.511      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.511      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.511      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.511      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|SP[12]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.520      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|SP[14]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.520      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|SP[9]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.520      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|IntE_FF2    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.527      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Halt_FF     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.527      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|IR[3]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.527      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|DI_Reg[0]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.517      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|DI_Reg[1]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.517      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|DI_Reg[2]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.517      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|DI_Reg[7]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.517      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|DI_Reg[6]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.517      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|DI_Reg[5]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.517      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|IR[1]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.517      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|IR[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.517      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|IR[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.517      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|IR[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.517      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|IR[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.517      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|IR[5]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.517      ;
; 3.253 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|IR[4]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.517      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TState[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.516      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Alternate   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.519      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.516      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.516      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.516      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[1]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.513      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.513      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Arith16_r   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.519      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.516      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.513      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.513      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[0]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.513      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[5]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.512      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.516      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[5]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.516      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.513      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.513      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.513      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[4]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.513      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.516      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.513      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.513      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[1]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.512      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TState[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.513      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|SP[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.521      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|SP[3]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.521      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|I[0]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.525      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[0]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.526      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[1]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.526      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|I[1]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.525      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.526      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.526      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|I[5]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.525      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[2]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.526      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[3]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.526      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|I[4]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.525      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[4]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.526      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[5]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.526      ;
; 3.254 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|SP[11]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.521      ;
+-------+------------------+------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_27[0]'                                                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 18.326 ; 18.326       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.326 ; 18.326       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 18.326 ; 18.326       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.337 ; 18.337       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 18.369 ; 18.369       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.667 ; 18.667       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.700 ; 18.700       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 18.710 ; 18.710       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.710 ; 18.710       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 18.710 ; 18.710       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 19.593 ; 19.813       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[0]                                                                              ;
; 19.593 ; 19.813       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[1]                                                                              ;
; 19.593 ; 19.813       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[2]                                                                              ;
; 19.593 ; 19.813       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[3]                                                                              ;
; 19.593 ; 19.813       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[4]                                                                              ;
; 19.593 ; 19.813       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[5]                                                                              ;
; 19.593 ; 19.813       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[6]                                                                              ;
; 19.593 ; 19.813       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[7]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[0]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[1]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[2]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[3]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[4]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[5]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[6]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[7]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[8]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[9]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|hs                                                                                    ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[0]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[1]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[2]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[3]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[4]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[5]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[6]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[7]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[8]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[9]                                                                              ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[11]                                                                     ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[1]                                                                      ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[5]                                                                      ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[7]                                                                      ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[8]                                                                      ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[9]                                                                      ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vs                                                                                    ;
; 19.597 ; 19.817       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0]                 ;
; 19.597 ; 19.817       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[0]                                                                      ;
; 19.597 ; 19.817       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[10]                                                                     ;
; 19.597 ; 19.817       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[12]                                                                     ;
; 19.597 ; 19.817       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[13]                                                                     ;
; 19.597 ; 19.817       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[2]                                                                      ;
; 19.597 ; 19.817       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[3]                                                                      ;
; 19.597 ; 19.817       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[4]                                                                      ;
; 19.597 ; 19.817       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[6]                                                                      ;
; 19.635 ; 19.870       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.635 ; 19.870       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.635 ; 19.870       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.635 ; 19.870       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.635 ; 19.870       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.636 ; 19.871       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.636 ; 19.871       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.636 ; 19.871       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.636 ; 19.871       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.636 ; 19.871       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.636 ; 19.871       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.637 ; 19.872       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.638 ; 19.873       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.638 ; 19.873       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.638 ; 19.873       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.639 ; 19.874       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.643 ; 19.878       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.644 ; 19.879       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.644 ; 19.879       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.644 ; 19.879       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.645 ; 19.880       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.645 ; 19.880       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.646 ; 19.881       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.646 ; 19.881       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.646 ; 19.881       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.646 ; 19.881       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.646 ; 19.881       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.646 ; 19.881       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.647 ; 19.882       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.647 ; 19.882       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.647 ; 19.882       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.647 ; 19.882       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0]                 ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[0]                                                                      ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[10]                                                                     ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[11]                                                                     ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[12]                                                                     ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[13]                                                                     ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[1]                                                                      ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[2]                                                                      ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[3]                                                                      ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[4]                                                                      ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[5]                                                                      ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[6]                                                                      ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[7]                                                                      ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[8]                                                                      ;
; 19.752 ; 19.940       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[9]                                                                      ;
; 19.753 ; 19.941       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[0]                                                                              ;
; 19.753 ; 19.941       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[1]                                                                              ;
; 19.753 ; 19.941       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[2]                                                                              ;
; 19.753 ; 19.941       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[3]                                                                              ;
; 19.753 ; 19.941       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[4]                                                                              ;
; 19.753 ; 19.941       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[5]                                                                              ;
; 19.753 ; 19.941       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[6]                                                                              ;
; 19.753 ; 19.941       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[7]                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                          ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                    ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------+
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[0]                       ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[1]                       ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[2]                       ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[5]                       ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[6]                       ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[7]                       ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[0]                   ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[1]                   ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[2]                   ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[3]                   ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[4]                   ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[5]                   ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[6]                   ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[7]                   ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ALU_Op_r[2]              ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|A[1]                     ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|A[3]                     ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|A[5]                     ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|A[6]                     ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|A[7]                     ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Ap[0]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Ap[1]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Ap[2]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Ap[3]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Ap[4]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Ap[5]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Ap[6]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Ap[7]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusA[1]                  ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusA[3]                  ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusA[4]                  ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusA[6]                  ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|DO[0]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|DO[1]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|DO[2]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|DO[3]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|DO[4]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|DO[5]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|DO[6]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|DO[7]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|F[0]                     ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|F[1]                     ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|F[2]                     ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|F[3]                     ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|F[4]                     ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|F[5]                     ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|F[6]                     ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|F[7]                     ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Fp[0]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Fp[1]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Fp[2]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Fp[3]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Fp[4]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Fp[5]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Fp[6]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Fp[7]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|IR[0]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|IR[1]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|IR[2]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|IR[4]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|IR[5]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|IR[6]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|IR[7]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|PC[0]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|PreserveC_r              ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|RegAddrB_r[1]            ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|SP[10]                   ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|SP[11]                   ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|SP[13]                   ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|SP[15]                   ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|SP[5]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|SP[8]                    ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TState[1]                ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[0]               ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[1]               ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[2]               ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[5]               ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[6]               ;
; 124.741 ; 124.961      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[7]               ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Alternate                ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Arith16_r                ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusA[2]                  ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusA[5]                  ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusA[7]                  ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusB[0]                  ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusB[1]                  ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusB[2]                  ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusB[3]                  ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusB[4]                  ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusB[6]                  ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Halt_FF                  ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|IR[3]                    ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|I[0]                     ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|I[2]                     ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|I[3]                     ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|I[5]                     ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|I[6]                     ;
; 124.742 ; 124.962      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|I[7]                     ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 8.773 ; 8.714 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 8.773 ; 8.714 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 6.615 ; 6.504 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 6.931 ; 6.725 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 7.922 ; 7.865 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 7.922 ; 7.865 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 7.765 ; 7.547 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 6.186 ; 6.040 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 6.666 ; 6.471 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 5.284 ; 5.160 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 6.996 ; 6.945 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 6.779 ; 6.768 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 6.996 ; 6.945 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 6.603 ; 6.399 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 6.660 ; 6.449 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 5.635 ; 5.559 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 5.020 ; 4.968 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 6.830 ; 6.763 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 5.020 ; 4.968 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 5.128 ; 5.013 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 4.340 ; 4.315 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 6.081 ; 6.045 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 5.750 ; 5.615 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 4.340 ; 4.315 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 4.816 ; 4.736 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 4.665 ; 4.542 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 4.611 ; 4.498 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 4.898 ; 4.879 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 5.072 ; 4.991 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 4.611 ; 4.498 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 4.717 ; 4.600 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 5.002 ; 4.925 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 51.25 MHz  ; 51.25 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 130.14 MHz ; 130.14 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 32.073  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 230.541 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.314 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.362 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 246.193 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 2.913 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; CLOCK_27[0]                                     ; 18.311  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.591  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 124.738 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 32.073 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.883      ;
; 32.099 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.167      ; 7.855      ;
; 32.105 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.851      ;
; 32.362 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.594      ;
; 32.388 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.167      ; 7.566      ;
; 32.394 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.562      ;
; 32.401 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.555      ;
; 32.410 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.569      ;
; 32.414 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.542      ;
; 32.427 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.167      ; 7.527      ;
; 32.429 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.550      ;
; 32.433 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.523      ;
; 32.436 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.162      ; 7.513      ;
; 32.440 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.167      ; 7.514      ;
; 32.446 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.510      ;
; 32.450 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.164      ; 7.501      ;
; 32.454 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.525      ;
; 32.473 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.506      ;
; 32.484 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.172      ; 7.475      ;
; 32.510 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.170      ; 7.447      ;
; 32.516 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.172      ; 7.443      ;
; 32.546 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.168      ; 7.409      ;
; 32.585 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.394      ;
; 32.596 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.360      ;
; 32.604 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.375      ;
; 32.604 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.168      ; 7.351      ;
; 32.622 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.167      ; 7.332      ;
; 32.628 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.328      ;
; 32.652 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.327      ;
; 32.671 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.308      ;
; 32.692 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.168      ; 7.263      ;
; 32.694 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.191      ; 7.284      ;
; 32.701 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.255      ;
; 32.705 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.274      ;
; 32.711 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.160      ; 7.236      ;
; 32.712 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.244      ;
; 32.724 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.255      ;
; 32.725 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.162      ; 7.224      ;
; 32.727 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.191      ; 7.251      ;
; 32.727 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.167      ; 7.227      ;
; 32.731 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.188      ; 7.244      ;
; 32.733 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.223      ;
; 32.735 ; vga:vga|h_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.168      ; 7.220      ;
; 32.738 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.191      ; 7.240      ;
; 32.738 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.167      ; 7.216      ;
; 32.739 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.164      ; 7.212      ;
; 32.744 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.212      ;
; 32.750 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.168      ; 7.205      ;
; 32.755 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.172      ; 7.204      ;
; 32.760 ; vga:vga|h_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.219      ;
; 32.764 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.162      ; 7.185      ;
; 32.771 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.191      ; 7.207      ;
; 32.771 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.185      ;
; 32.775 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.188      ; 7.200      ;
; 32.777 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.162      ; 7.172      ;
; 32.778 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.164      ; 7.173      ;
; 32.779 ; vga:vga|h_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.200      ;
; 32.781 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.170      ; 7.176      ;
; 32.787 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.172      ; 7.172      ;
; 32.791 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.164      ; 7.160      ;
; 32.797 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.167      ; 7.157      ;
; 32.803 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.153      ;
; 32.817 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.139      ;
; 32.823 ; vga:vga|h_cnt[1]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.133      ;
; 32.832 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.168      ; 7.123      ;
; 32.843 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.167      ; 7.111      ;
; 32.847 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.168      ; 7.108      ;
; 32.847 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.165      ; 7.105      ;
; 32.848 ; vga:vga|h_cnt[1]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.132      ;
; 32.849 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.107      ;
; 32.861 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.167      ; 7.093      ;
; 32.867 ; vga:vga|h_cnt[1]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.113      ;
; 32.868 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.168      ; 7.087      ;
; 32.869 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.191      ; 7.109      ;
; 32.870 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.168      ; 7.085      ;
; 32.877 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.168      ; 7.078      ;
; 32.882 ; vga:vga|h_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.074      ;
; 32.889 ; vga:vga|h_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.091      ;
; 32.897 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.059      ;
; 32.902 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.191      ; 7.076      ;
; 32.903 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.168      ; 7.052      ;
; 32.905 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.166      ; 7.048      ;
; 32.905 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.168      ; 7.050      ;
; 32.906 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.188      ; 7.069      ;
; 32.907 ; vga:vga|h_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.073      ;
; 32.908 ; vga:vga|h_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.072      ;
; 32.910 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.070      ;
; 32.923 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.167      ; 7.031      ;
; 32.926 ; vga:vga|h_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.054      ;
; 32.929 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.193      ; 7.051      ;
; 32.929 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 7.027      ;
; 32.936 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.191      ; 7.042      ;
; 32.949 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.166      ; 7.004      ;
; 32.959 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.162      ; 6.990      ;
; 32.963 ; vga:vga|h_cnt[0]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 6.993      ;
; 32.969 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.191      ; 7.009      ;
; 32.973 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.188      ; 7.002      ;
; 32.973 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.164      ; 6.978      ;
; 32.975 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.192      ; 7.004      ;
; 32.980 ; vga:vga|h_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.169      ; 6.976      ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+---------+----------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 230.541 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.069     ; 19.441     ;
; 230.596 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.068     ; 19.387     ;
; 230.631 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 19.353     ;
; 230.635 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 19.349     ;
; 230.652 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 19.334     ;
; 230.652 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 19.334     ;
; 230.655 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 19.331     ;
; 230.659 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 19.327     ;
; 230.686 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.066     ; 19.299     ;
; 230.690 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.066     ; 19.295     ;
; 230.707 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.064     ; 19.280     ;
; 230.707 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.064     ; 19.280     ;
; 230.710 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.064     ; 19.277     ;
; 230.711 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.064     ; 19.276     ;
; 230.714 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.064     ; 19.273     ;
; 230.743 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 19.241     ;
; 230.801 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.062     ; 19.188     ;
; 230.805 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.062     ; 19.184     ;
; 230.806 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.069     ; 19.176     ;
; 230.822 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.060     ; 19.169     ;
; 230.822 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.060     ; 19.169     ;
; 230.825 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.060     ; 19.166     ;
; 230.829 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.060     ; 19.162     ;
; 230.833 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 19.153     ;
; 230.837 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 19.149     ;
; 230.854 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.063     ; 19.134     ;
; 230.854 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.063     ; 19.134     ;
; 230.857 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.063     ; 19.131     ;
; 230.861 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.063     ; 19.127     ;
; 230.879 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.069     ; 19.103     ;
; 230.896 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 19.088     ;
; 230.900 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 19.084     ;
; 230.917 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 19.069     ;
; 230.917 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 19.069     ;
; 230.920 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 19.066     ;
; 230.924 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 19.062     ;
; 230.946 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.068     ; 19.037     ;
; 230.969 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 19.015     ;
; 230.973 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 19.011     ;
; 230.987 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.068     ; 18.996     ;
; 230.990 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.996     ;
; 230.990 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.996     ;
; 230.993 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.993     ;
; 230.997 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.989     ;
; 230.999 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.069     ; 18.983     ;
; 231.036 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.066     ; 18.949     ;
; 231.040 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.066     ; 18.945     ;
; 231.042 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 18.942     ;
; 231.043 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.069     ; 18.939     ;
; 231.046 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.069     ; 18.936     ;
; 231.057 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.064     ; 18.930     ;
; 231.057 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.064     ; 18.930     ;
; 231.060 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.064     ; 18.927     ;
; 231.064 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.064     ; 18.923     ;
; 231.089 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 18.895     ;
; 231.093 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 18.891     ;
; 231.098 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.068     ; 18.885     ;
; 231.101 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.068     ; 18.882     ;
; 231.110 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.876     ;
; 231.110 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.876     ;
; 231.113 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.873     ;
; 231.117 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.869     ;
; 231.133 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.069     ; 18.849     ;
; 231.138 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 18.846     ;
; 231.145 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.069     ; 18.837     ;
; 231.157 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.063     ; 18.831     ;
; 231.168 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.068     ; 18.815     ;
; 231.182 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[1][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 18.791     ;
; 231.182 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[0][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 18.791     ;
; 231.189 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.066     ; 18.796     ;
; 231.193 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.066     ; 18.792     ;
; 231.196 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.077     ; 18.778     ;
; 231.204 ; T80s:T80s|T80:u0|F[7]      ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.068     ; 18.779     ;
; 231.213 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.064     ; 18.774     ;
; 231.216 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.064     ; 18.771     ;
; 231.223 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 18.761     ;
; 231.223 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 18.761     ;
; 231.227 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 18.757     ;
; 231.228 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.758     ;
; 231.230 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.756     ;
; 231.235 ; T80s:T80s|T80:u0|IR[3]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.063     ; 18.753     ;
; 231.235 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 18.749     ;
; 231.239 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 18.745     ;
; 231.244 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.742     ;
; 231.244 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.742     ;
; 231.245 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 18.739     ;
; 231.245 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.068     ; 18.738     ;
; 231.247 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.739     ;
; 231.248 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.067     ; 18.736     ;
; 231.251 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.076     ; 18.724     ;
; 231.251 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.735     ;
; 231.252 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[1][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.062     ; 18.737     ;
; 231.252 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[0][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.062     ; 18.737     ;
; 231.252 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.068     ; 18.731     ;
; 231.256 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.730     ;
; 231.256 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.730     ;
; 231.259 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.727     ;
; 231.263 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.065     ; 18.723     ;
; 231.267 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[0][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.068     ; 18.716     ;
; 231.268 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[1][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.068     ; 18.715     ;
+---------+----------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.314 ; T80s:T80s|T80:u0|A[0]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.895      ;
; 0.363 ; T80s:T80s|T80:u0|R[7]                     ; T80s:T80s|T80:u0|R[7]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; T80s:T80s|T80:u0|Halt_FF                  ; T80s:T80s|T80:u0|Halt_FF                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; T80s:T80s|T80:u0|TState[1]                ; T80s:T80s|T80:u0|TState[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; T80s:T80s|T80:u0|MCycle[0]                ; T80s:T80s|T80:u0|MCycle[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; T80s:T80s|T80:u0|Alternate                ; T80s:T80s|T80:u0|Alternate                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; T80s:T80s|T80:u0|BTR_r                    ; T80s:T80s|T80:u0|BTR_r                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; T80s:T80s|T80:u0|MCycle[2]                ; T80s:T80s|T80:u0|MCycle[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; T80s:T80s|T80:u0|MCycle[1]                ; T80s:T80s|T80:u0|MCycle[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; T80s:T80s|T80:u0|TState[2]                ; T80s:T80s|T80:u0|TState[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; cpu_reset_cnt[0]                          ; cpu_reset_cnt[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.370 ; T80s:T80s|T80:u0|A[10]                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.951      ;
; 0.372 ; T80s:T80s|T80:u0|A[2]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.953      ;
; 0.374 ; T80s:T80s|T80:u0|TState[0]                ; T80s:T80s|T80:u0|TState[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.608      ;
; 0.381 ; T80s:T80s|T80:u0|A[1]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.962      ;
; 0.382 ; T80s:T80s|T80:u0|DO[5]                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~porta_datain_reg0                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.971      ;
; 0.405 ; T80s:T80s|T80:u0|Ap[7]                    ; T80s:T80s|T80:u0|ACC[7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.639      ;
; 0.406 ; T80s:T80s|T80:u0|Ap[0]                    ; T80s:T80s|T80:u0|ACC[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.640      ;
; 0.406 ; T80s:T80s|T80:u0|Ap[4]                    ; T80s:T80s|T80:u0|ACC[4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.640      ;
; 0.409 ; T80s:T80s|T80:u0|R[6]                     ; T80s:T80s|T80:u0|R[6]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.643      ;
; 0.410 ; T80s:T80s|T80:u0|No_BTR                   ; T80s:T80s|T80:u0|BTR_r                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.644      ;
; 0.412 ; T80s:T80s|T80:u0|I[1]                     ; T80s:T80s|T80:u0|A[9]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.647      ;
; 0.414 ; T80s:T80s|T80:u0|Halt_FF                  ; T80s:T80s|T80:u0|IR[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.648      ;
; 0.421 ; T80s:T80s|T80:u0|XY_Ind                   ; T80s:T80s|T80:u0|RegAddrB_r[0]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.656      ;
; 0.423 ; T80s:T80s|T80:u0|DO[3]                    ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 1.015      ;
; 0.424 ; T80s:T80s|T80:u0|DO[4]                    ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 1.016      ;
; 0.425 ; T80s:T80s|T80:u0|ACC[7]                   ; T80s:T80s|T80:u0|Ap[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.659      ;
; 0.425 ; T80s:T80s|T80:u0|ACC[6]                   ; T80s:T80s|T80:u0|Ap[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.659      ;
; 0.427 ; T80s:T80s|T80:u0|I[4]                     ; T80s:T80s|T80:u0|A[12]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.662      ;
; 0.430 ; T80s:T80s|T80:u0|ACC[5]                   ; T80s:T80s|T80:u0|Ap[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.664      ;
; 0.431 ; T80s:T80s|DI_Reg[3]                       ; T80s:T80s|T80:u0|TmpAddr[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.665      ;
; 0.431 ; T80s:T80s|T80:u0|DO[3]                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_datain_reg0                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 1.022      ;
; 0.432 ; T80s:T80s|T80:u0|ACC[2]                   ; T80s:T80s|T80:u0|Ap[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.666      ;
; 0.443 ; T80s:T80s|T80:u0|DO[4]                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~porta_datain_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.384      ; 1.028      ;
; 0.445 ; T80s:T80s|T80:u0|MCycle[1]                ; T80s:T80s|T80:u0|Pre_XY_F_M[1]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.679      ;
; 0.447 ; T80s:T80s|T80:u0|A[5]                     ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 1.028      ;
; 0.457 ; T80s:T80s|T80:u0|TState[2]                ; T80s:T80s|T80:u0|TmpAddr[9]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.691      ;
; 0.458 ; T80s:T80s|T80:u0|TState[2]                ; T80s:T80s|T80:u0|TmpAddr[8]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.692      ;
; 0.458 ; T80s:T80s|T80:u0|TState[2]                ; T80s:T80s|T80:u0|TmpAddr[11]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.692      ;
; 0.459 ; T80s:T80s|T80:u0|TState[2]                ; T80s:T80s|T80:u0|TmpAddr[14]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.693      ;
; 0.460 ; T80s:T80s|T80:u0|TState[2]                ; T80s:T80s|T80:u0|TmpAddr[12]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.694      ;
; 0.460 ; T80s:T80s|T80:u0|TState[2]                ; T80s:T80s|T80:u0|TmpAddr[15]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.694      ;
; 0.517 ; T80s:T80s|T80:u0|Ap[2]                    ; T80s:T80s|T80:u0|ACC[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.751      ;
; 0.527 ; T80s:T80s|T80:u0|MCycle[0]                ; T80s:T80s|T80:u0|Pre_XY_F_M[0]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.761      ;
; 0.541 ; T80s:T80s|DI_Reg[4]                       ; T80s:T80s|T80:u0|TmpAddr[4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.775      ;
; 0.562 ; T80s:T80s|T80:u0|IR[3]                    ; T80s:T80s|T80:u0|IntE_FF2                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.796      ;
; 0.567 ; T80s:T80s|T80:u0|I[0]                     ; T80s:T80s|T80:u0|A[8]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.801      ;
; 0.576 ; T80s:T80s|T80:u0|ACC[1]                   ; T80s:T80s|T80:u0|Ap[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.810      ;
; 0.578 ; T80s:T80s|T80:u0|ACC[0]                   ; T80s:T80s|T80:u0|Ap[0]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.812      ;
; 0.579 ; T80s:T80s|T80:u0|I[5]                     ; T80s:T80s|T80:u0|A[13]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.813      ;
; 0.587 ; T80s:T80s|T80:u0|I[2]                     ; T80s:T80s|T80:u0|A[10]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.821      ;
; 0.591 ; T80s:T80s|T80:u0|ACC[4]                   ; T80s:T80s|T80:u0|Ap[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.825      ;
; 0.591 ; T80s:T80s|T80:u0|Ap[6]                    ; T80s:T80s|T80:u0|ACC[6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.825      ;
; 0.593 ; T80s:T80s|T80:u0|Ap[1]                    ; T80s:T80s|T80:u0|ACC[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.827      ;
; 0.594 ; T80s:T80s|T80:u0|R[0]                     ; T80s:T80s|T80:u0|A[0]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 0.825      ;
; 0.596 ; cpu_reset_cnt[3]                          ; cpu_reset_cnt[3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.830      ;
; 0.596 ; cpu_reset_cnt[5]                          ; cpu_reset_cnt[5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.830      ;
; 0.597 ; T80s:T80s|T80:u0|Ap[5]                    ; T80s:T80s|T80:u0|ACC[5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.831      ;
; 0.597 ; cpu_reset_cnt[2]                          ; cpu_reset_cnt[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.831      ;
; 0.597 ; cpu_reset_cnt[6]                          ; cpu_reset_cnt[6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.831      ;
; 0.598 ; T80s:T80s|T80:u0|A[0]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.383      ; 1.182      ;
; 0.598 ; T80s:T80s|T80:u0|A[0]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 1.177      ;
; 0.598 ; cpu_reset_cnt[4]                          ; cpu_reset_cnt[4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.832      ;
; 0.600 ; T80s:T80s|T80:u0|I[3]                     ; T80s:T80s|T80:u0|A[11]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.834      ;
; 0.603 ; T80s:T80s|T80:u0|TmpAddr[5]               ; T80s:T80s|T80:u0|A[5]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.837      ;
; 0.603 ; cpu_reset_cnt[7]                          ; cpu_reset_cnt[7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.837      ;
; 0.607 ; T80s:T80s|T80:u0|F[7]                     ; T80s:T80s|T80:u0|Fp[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.841      ;
; 0.609 ; T80s:T80s|T80:u0|R[3]                     ; T80s:T80s|T80:u0|R[3]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.843      ;
; 0.609 ; T80s:T80s|T80:u0|R[5]                     ; T80s:T80s|T80:u0|R[5]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.843      ;
; 0.611 ; T80s:T80s|T80:u0|R[1]                     ; T80s:T80s|T80:u0|R[1]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.845      ;
; 0.614 ; T80s:T80s|T80:u0|R[2]                     ; T80s:T80s|T80:u0|R[2]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.848      ;
; 0.614 ; cpu_reset_cnt[0]                          ; cpu_reset_cnt[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.848      ;
; 0.619 ; T80s:T80s|T80:u0|A[1]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.405      ; 1.225      ;
; 0.620 ; T80s:T80s|T80:u0|R[4]                     ; T80s:T80s|T80:u0|R[4]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.854      ;
; 0.623 ; T80s:T80s|T80:u0|R[4]                     ; T80s:T80s|T80:u0|A[4]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.857      ;
; 0.629 ; T80s:T80s|T80:u0|A[0]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 1.212      ;
; 0.630 ; T80s:T80s|T80:u0|A[4]                     ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.385      ; 1.216      ;
; 0.634 ; T80s:T80s|T80:u0|R[0]                     ; T80s:T80s|T80:u0|R[0]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.868      ;
; 0.640 ; T80s:T80s|T80:u0|A[0]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 1.217      ;
; 0.641 ; T80s:T80s|T80:u0|A[8]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 1.218      ;
; 0.646 ; T80s:T80s|T80:u0|TState[1]                ; T80s:T80s|T80:u0|TmpAddr[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.880      ;
; 0.651 ; T80s:T80s|T80:u0|DO[1]                    ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 1.242      ;
; 0.655 ; T80s:T80s|T80:u0|A[6]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.383      ; 1.239      ;
; 0.659 ; T80s:T80s|T80:u0|A[6]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 1.242      ;
; 0.660 ; T80s:T80s|T80:u0|A[6]                     ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.384      ; 1.245      ;
; 0.660 ; T80s:T80s|T80:u0|DO[1]                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~porta_datain_reg0                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 1.252      ;
; 0.663 ; T80s:T80s|T80:u0|A[5]                     ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 1.245      ;
; 0.664 ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][2] ; T80s:T80s|T80:u0|RegBusA_r[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.899      ;
; 0.666 ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][3] ; T80s:T80s|T80:u0|RegBusA_r[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.900      ;
; 0.666 ; T80s:T80s|T80:u0|A[5]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 1.244      ;
; 0.666 ; T80s:T80s|T80:u0|A[5]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 1.249      ;
; 0.667 ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][4] ; T80s:T80s|T80:u0|RegBusA_r[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.901      ;
; 0.668 ; T80s:T80s|T80:u0|A[6]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 1.247      ;
; 0.668 ; T80s:T80s|T80:u0|A[1]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 1.251      ;
; 0.669 ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; T80s:T80s|T80:u0|RegBusA_r[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.903      ;
; 0.672 ; T80s:T80s|T80:u0|A[6]                     ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.383      ; 1.256      ;
; 0.672 ; T80s:T80s|T80:u0|A[3]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 1.255      ;
; 0.674 ; T80s:T80s|T80:u0|A[3]                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 1.253      ;
; 0.675 ; T80s:T80s|T80:u0|DO[5]                    ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 1.268      ;
; 0.680 ; T80s:T80s|T80:u0|DO[3]                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~porta_datain_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 1.267      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.362 ; vga:vga|video_counter[12]                                                     ; vga:vga|video_counter[12]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[0]                                                      ; vga:vga|video_counter[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[1]                                                      ; vga:vga|video_counter[1]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[2]                                                      ; vga:vga|video_counter[2]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[5]                                                      ; vga:vga|video_counter[5]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[6]                                                      ; vga:vga|video_counter[6]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[7]                                                      ; vga:vga|video_counter[7]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[8]                                                      ; vga:vga|video_counter[8]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[9]                                                      ; vga:vga|video_counter[9]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[10]                                                     ; vga:vga|video_counter[10]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[11]                                                     ; vga:vga|video_counter[11]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[13]                                                     ; vga:vga|video_counter[13]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|hs                                                                    ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|vs                                                                    ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.363 ; vga:vga|video_counter[3]                                                      ; vga:vga|video_counter[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; vga:vga|video_counter[4]                                                      ; vga:vga|video_counter[4]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.373 ; vga:vga|v_cnt[6]                                                              ; vga:vga|v_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.608      ;
; 0.435 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 0.954      ;
; 0.604 ; vga:vga|h_cnt[2]                                                              ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.838      ;
; 0.604 ; vga:vga|v_cnt[3]                                                              ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.839      ;
; 0.606 ; vga:vga|h_cnt[3]                                                              ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.840      ;
; 0.607 ; vga:vga|h_cnt[4]                                                              ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.841      ;
; 0.607 ; vga:vga|v_cnt[5]                                                              ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.842      ;
; 0.608 ; vga:vga|v_cnt[9]                                                              ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.843      ;
; 0.613 ; vga:vga|v_cnt[2]                                                              ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.848      ;
; 0.617 ; vga:vga|v_cnt[1]                                                              ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.852      ;
; 0.621 ; vga:vga|h_cnt[7]                                                              ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.855      ;
; 0.623 ; vga:vga|h_cnt[1]                                                              ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.857      ;
; 0.625 ; vga:vga|v_cnt[4]                                                              ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.860      ;
; 0.627 ; vga:vga|h_cnt[6]                                                              ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.861      ;
; 0.648 ; vga:vga|h_cnt[0]                                                              ; vga:vga|h_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.882      ;
; 0.685 ; vga:vga|v_cnt[6]                                                              ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.920      ;
; 0.685 ; vga:vga|v_cnt[6]                                                              ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.920      ;
; 0.691 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.207      ;
; 0.706 ; vga:vga|video_counter[3]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.222      ;
; 0.707 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.227      ;
; 0.713 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.231      ;
; 0.715 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.235      ;
; 0.720 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.240      ;
; 0.727 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.245      ;
; 0.733 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.249      ;
; 0.736 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.254      ;
; 0.736 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.251      ;
; 0.738 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.253      ;
; 0.744 ; vga:vga|video_counter[5]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.260      ;
; 0.758 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.275      ;
; 0.760 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.280      ;
; 0.766 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.283      ;
; 0.766 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 1.279      ;
; 0.775 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.293      ;
; 0.786 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.301      ;
; 0.845 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.891 ; vga:vga|v_cnt[3]                                                              ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.126      ;
; 0.892 ; vga:vga|h_cnt[2]                                                              ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.126      ;
; 0.893 ; vga:vga|h_cnt[3]                                                              ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.127      ;
; 0.901 ; vga:vga|v_cnt[2]                                                              ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.136      ;
; 0.903 ; vga:vga|v_cnt[8]                                                              ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.138      ;
; 0.903 ; vga:vga|h_cnt[2]                                                              ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.137      ;
; 0.904 ; vga:vga|v_cnt[1]                                                              ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.139      ;
; 0.906 ; vga:vga|h_cnt[4]                                                              ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.140      ;
; 0.909 ; vga:vga|v_cnt[5]                                                              ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.144      ;
; 0.909 ; vga:vga|h_cnt[1]                                                              ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.143      ;
; 0.912 ; vga:vga|v_cnt[2]                                                              ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.147      ;
; 0.913 ; vga:vga|v_cnt[4]                                                              ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.148      ;
; 0.915 ; vga:vga|h_cnt[6]                                                              ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.149      ;
; 0.915 ; vga:vga|h_cnt[0]                                                              ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.149      ;
; 0.919 ; vga:vga|v_cnt[0]                                                              ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.154      ;
; 0.926 ; vga:vga|video_counter[10]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.446      ;
; 0.926 ; vga:vga|h_cnt[0]                                                              ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.160      ;
; 0.930 ; vga:vga|v_cnt[0]                                                              ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.165      ;
; 0.934 ; vga:vga|h_cnt[5]                                                              ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.169      ;
; 0.964 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.481      ;
; 0.965 ; vga:vga|video_counter[9]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.482      ;
; 0.976 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.493      ;
; 0.977 ; vga:vga|video_counter[4]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.488      ;
; 0.978 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.493      ;
; 0.980 ; vga:vga|video_counter[5]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.492      ;
; 0.984 ; vga:vga|video_counter[5]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.501      ;
; 0.990 ; vga:vga|v_cnt[3]                                                              ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.225      ;
; 0.994 ; vga:vga|v_cnt[7]                                                              ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.229      ;
; 0.996 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.511      ;
; 0.997 ; vga:vga|video_counter[3]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.512      ;
; 0.998 ; vga:vga|v_cnt[4]                                                              ; vga:vga|v_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.233      ;
; 0.998 ; vga:vga|video_counter[7]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.510      ;
; 0.999 ; vga:vga|video_counter[5]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.516      ;
; 1.001 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.516      ;
; 1.003 ; vga:vga|v_cnt[1]                                                              ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.238      ;
; 1.003 ; vga:vga|h_cnt[3]                                                              ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.237      ;
; 1.004 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.237      ;
; 1.004 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.237      ;
; 1.005 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.238      ;
; 1.005 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.238      ;
; 1.005 ; vga:vga|h_cnt[4]                                                              ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.239      ;
; 1.006 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.239      ;
; 1.006 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.239      ;
; 1.006 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.239      ;
; 1.007 ; vga:vga|video_counter[11]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.519      ;
; 1.008 ; vga:vga|h_cnt[1]                                                              ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.242      ;
; 1.011 ; vga:vga|video_counter[3]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.527      ;
; 1.011 ; vga:vga|v_cnt[2]                                                              ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.246      ;
+-------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                            ;
+---------+------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node        ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ALU_Op_r[2]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.090     ; 3.768      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Ap[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Ap[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ACC[0]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ACC[1]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Ap[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ACC[4]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Ap[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ACC[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Fp[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.090     ; 3.768      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Ap[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ACC[2]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ISet[0]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 3.780      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|XY_State[0]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 3.780      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|XY_State[1]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 3.780      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Save_ALU_r       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 3.780      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Read_To_Reg_r[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.084     ; 3.774      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Read_To_Reg_r[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.084     ; 3.774      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Read_To_Reg_r[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.084     ; 3.774      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Read_To_Reg_r[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.084     ; 3.774      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|I[1]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|I[4]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[12]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.087     ; 3.771      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[14]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.087     ; 3.771      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[8]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[2]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[0]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[9]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|WR_n                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[9]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.087     ; 3.771      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[15]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|IntE_FF2         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.079     ; 3.779      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[10]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[11]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Halt_FF          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.079     ; 3.779      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|XY_Ind           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 3.780      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|IR[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.079     ; 3.779      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ISet[1]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 3.780      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[12]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[13]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ALU_Op_r[2]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.090     ; 3.768      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[0]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[1]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[4]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Fp[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.090     ; 3.768      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[2]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.767      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ISet[0]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 3.780      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|XY_State[0]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 3.780      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|XY_State[1]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 3.780      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Save_ALU_r       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 3.780      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Read_To_Reg_r[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.084     ; 3.774      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Read_To_Reg_r[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.084     ; 3.774      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Read_To_Reg_r[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.084     ; 3.774      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Read_To_Reg_r[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.084     ; 3.774      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|I[1]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|I[4]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|SP[12]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.087     ; 3.771      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|SP[14]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.087     ; 3.771      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[8]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[2]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[0]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[9]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|WR_n                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|SP[9]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.087     ; 3.771      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[15]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|IntE_FF2         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.079     ; 3.779      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[10]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[11]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Halt_FF          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.079     ; 3.779      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|XY_Ind           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 3.780      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|IR[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.079     ; 3.779      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ISet[1]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.078     ; 3.780      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[12]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.193 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|A[13]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.082     ; 3.776      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TState[1]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 3.768      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Pre_XY_F_M[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.088     ; 3.769      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|MCycle[0]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.088     ; 3.769      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ALU_Op_r[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.088     ; 3.769      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ALU_Op_r[0]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.088     ; 3.769      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ALU_Op_r[1]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.088     ; 3.769      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Alternate        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.088     ; 3.769      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|BTR_r            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.088     ; 3.769      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 3.768      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|PC[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.095     ; 3.762      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[1]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 3.768      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|PC[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.090     ; 3.767      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 3.768      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|PC[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.090     ; 3.767      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Ap[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 3.768      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Ap[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 3.768      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Ap[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.096     ; 3.761      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ACC[3]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 3.768      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ACC[5]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.089     ; 3.768      ;
; 246.194 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.091     ; 3.766      ;
+---------+------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                           ;
+-------+------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.913 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Read_To_Reg_r[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.157      ;
; 2.913 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Read_To_Reg_r[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.157      ;
; 2.913 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Read_To_Reg_r[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.157      ;
; 2.913 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Read_To_Reg_r[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.157      ;
; 2.913 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Read_To_Reg_r[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.156      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TState[1]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.152      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.152      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[1]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.152      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.152      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[8]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.147      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[6]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.152      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.152      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[13]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.147      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[14]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.147      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[5]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.152      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[5]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.152      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[9]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.147      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[11]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.147      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[12]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.147      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.152      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[15]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.147      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[10]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.147      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[2]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.152      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[3]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.152      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TState[2]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.147      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ISet[0]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.164      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|XY_State[0]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.164      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|XY_State[1]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.164      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Save_ALU_r       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.164      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[0]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.162      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[1]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.162      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|I[1]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.160      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[3]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.162      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[4]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.162      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[2]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.162      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[3]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.162      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|I[4]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.160      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[4]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.162      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[5]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.162      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[6]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.162      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[4]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.162      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[9]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.160      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|DI_Reg[4]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.162      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|DI_Reg[3]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.162      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|XY_Ind           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.164      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ISet[1]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.164      ;
; 2.914 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[12]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ALU_Op_r[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.154      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ALU_Op_r[0]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.154      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ALU_Op_r[1]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.154      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ALU_Op_r[2]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.153      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|BTR_r            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.154      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.153      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.153      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[3]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.153      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[5]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.153      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[8]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Z16_r            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.154      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.153      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[14]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.153      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[5]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.149      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[15]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.153      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.153      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.153      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[7]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.153      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.149      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.153      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|No_BTR           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.154      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|MCycle[2]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TState[0]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.152      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|I[0]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|I[5]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|SP[12]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 3.156      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|I[6]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|SP[14]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 3.156      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[8]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|R[7]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[2]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[0]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|WR_n                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|SP[9]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 3.156      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|I[7]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[15]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|IntE_FF2         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.163      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|I[2]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[10]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|I[3]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[11]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.160      ;
; 2.915 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Halt_FF          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.163      ;
+-------+------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27[0]'                                                                                          ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 18.311 ; 18.311       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.311 ; 18.311       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 18.311 ; 18.311       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.347 ; 18.347       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 18.375 ; 18.375       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.661 ; 18.661       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.690 ; 18.690       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 18.723 ; 18.723       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.723 ; 18.723       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 18.723 ; 18.723       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[5]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[8]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[9]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|hs                                                                                    ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[0]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[1]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[2]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[3]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[4]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[5]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[6]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[7]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[0]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[1]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[2]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[3]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[4]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[5]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[6]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[7]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[8]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[9]                                                                              ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[0]                                                                      ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[10]                                                                     ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[11]                                                                     ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[12]                                                                     ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[13]                                                                     ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[1]                                                                      ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[2]                                                                      ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[5]                                                                      ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[6]                                                                      ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[7]                                                                      ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[8]                                                                      ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[9]                                                                      ;
; 19.591 ; 19.809       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vs                                                                                    ;
; 19.592 ; 19.810       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0]                 ;
; 19.592 ; 19.810       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[0]                                                                              ;
; 19.592 ; 19.810       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[1]                                                                              ;
; 19.592 ; 19.810       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[2]                                                                              ;
; 19.592 ; 19.810       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[3]                                                                              ;
; 19.592 ; 19.810       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[4]                                                                              ;
; 19.592 ; 19.810       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[6]                                                                              ;
; 19.592 ; 19.810       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[7]                                                                              ;
; 19.592 ; 19.810       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[3]                                                                      ;
; 19.592 ; 19.810       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[4]                                                                      ;
; 19.640 ; 19.873       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.641 ; 19.874       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.641 ; 19.874       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.641 ; 19.874       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.642 ; 19.875       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.642 ; 19.875       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.642 ; 19.875       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.642 ; 19.875       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.642 ; 19.875       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.642 ; 19.875       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.642 ; 19.875       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.642 ; 19.875       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.642 ; 19.875       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.643 ; 19.876       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.643 ; 19.876       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.643 ; 19.876       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.647 ; 19.880       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.647 ; 19.880       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.648 ; 19.881       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.648 ; 19.881       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.648 ; 19.881       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.648 ; 19.881       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.648 ; 19.881       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.648 ; 19.881       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.648 ; 19.881       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.649 ; 19.882       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.649 ; 19.882       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.649 ; 19.882       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.649 ; 19.882       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.649 ; 19.882       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.650 ; 19.883       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.651 ; 19.884       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.758 ; 19.944       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[1]                                                                              ;
; 19.758 ; 19.944       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[0]                                                                      ;
; 19.758 ; 19.944       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[11]                                                                     ;
; 19.758 ; 19.944       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[1]                                                                      ;
; 19.758 ; 19.944       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[2]                                                                      ;
; 19.758 ; 19.944       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[5]                                                                      ;
; 19.758 ; 19.944       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[7]                                                                      ;
; 19.758 ; 19.944       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[8]                                                                      ;
; 19.758 ; 19.944       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[9]                                                                      ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0]                 ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[0]                                                                              ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[1]                                                                              ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[2]                                                                              ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[3]                                                                              ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[4]                                                                              ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[5]                                                                              ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[6]                                                                              ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[7]                                                                              ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[8]                                                                              ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[9]                                                                              ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|hs                                                                                    ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[0]                                                                              ;
; 19.759 ; 19.945       ; 0.186          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[2]                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                           ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                    ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------+
; 124.738 ; 124.956      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Read_To_Reg_r[0]         ;
; 124.738 ; 124.956      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Read_To_Reg_r[1]         ;
; 124.738 ; 124.956      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Read_To_Reg_r[2]         ;
; 124.738 ; 124.956      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Read_To_Reg_r[3]         ;
; 124.738 ; 124.956      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Read_To_Reg_r[4]         ;
; 124.738 ; 124.956      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|RegAddrA_r[0]            ;
; 124.738 ; 124.956      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|RegAddrA_r[2]            ;
; 124.738 ; 124.956      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|RegAddrB_r[2]            ;
; 124.738 ; 124.956      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|RegAddrC[0]              ;
; 124.738 ; 124.956      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|RegAddrC[1]              ;
; 124.738 ; 124.956      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|RegAddrC[2]              ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[3]                       ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[4]                       ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|A[12]                    ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|A[4]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|A[5]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|A[9]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusA[2]                  ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusA[5]                  ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|BusA[7]                  ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|F[2]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|F[3]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|F[6]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ISet[0]                  ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ISet[1]                  ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|I[1]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|I[4]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|R[0]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|R[1]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|R[2]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|R[3]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|R[4]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|R[5]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|R[6]                     ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|RegAddrA_r[1]            ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|RegAddrB_r[0]            ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|RegBusA_r[0]             ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|RegBusA_r[11]            ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|RegBusA_r[1]             ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|RegBusA_r[8]             ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|Save_ALU_r               ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[4][3] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[4][4] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[4][6] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][0] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][1] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][2] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][3] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][4] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][5] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][6] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][7] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][0] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][1] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][2] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][3] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][4] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][5] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][6] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][7] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[1][0] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][0] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TState[1]                ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TState[2]                ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[0]               ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[10]              ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[11]              ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[12]              ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[13]              ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[14]              ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[15]              ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[1]               ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[2]               ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[3]               ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[4]               ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[5]               ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[6]               ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[7]               ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[8]               ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|TmpAddr[9]               ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|XY_Ind                   ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|XY_State[0]              ;
; 124.739 ; 124.957      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|XY_State[1]              ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[0]                       ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[1]                       ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[2]                       ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[5]                       ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[6]                       ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[7]                       ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[3]                   ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[5]                   ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[7]                   ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ALU_Op_r[0]              ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ALU_Op_r[1]              ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ALU_Op_r[2]              ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ALU_Op_r[3]              ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|A[0]                     ;
; 124.740 ; 124.958      ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|A[10]                    ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 8.180 ; 7.877 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 8.180 ; 7.877 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 6.083 ; 5.913 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 6.367 ; 6.169 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 7.356 ; 7.123 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 7.356 ; 7.123 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 7.169 ; 6.889 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 5.666 ; 5.541 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 6.119 ; 5.938 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 4.903 ; 4.718 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 6.474 ; 6.302 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 6.285 ; 6.141 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 6.474 ; 6.302 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 6.067 ; 5.855 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 6.069 ; 5.837 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 5.236 ; 5.067 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 4.642 ; 4.521 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 6.379 ; 6.124 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 4.642 ; 4.521 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 4.748 ; 4.576 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 4.015 ; 3.938 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 5.645 ; 5.487 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 5.359 ; 5.095 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 4.015 ; 3.938 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 4.460 ; 4.323 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 4.332 ; 4.150 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 4.283 ; 4.094 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 4.542 ; 4.442 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 4.703 ; 4.545 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 4.283 ; 4.094 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 4.333 ; 4.125 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 4.651 ; 4.485 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.341  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 239.249 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.120 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 247.913 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.660 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; CLOCK_27[0]                                     ; 17.935  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.633  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 124.777 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 35.341 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.516      ;
; 35.360 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.497      ;
; 35.366 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.090      ; 4.490      ;
; 35.523 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.334      ;
; 35.538 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.319      ;
; 35.542 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.315      ;
; 35.548 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.090      ; 4.308      ;
; 35.549 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.308      ;
; 35.557 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.300      ;
; 35.563 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.090      ; 4.293      ;
; 35.568 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.289      ;
; 35.574 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.090      ; 4.282      ;
; 35.576 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.086      ; 4.276      ;
; 35.577 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.087      ; 4.276      ;
; 35.589 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.095      ; 4.272      ;
; 35.589 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.283      ;
; 35.608 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.095      ; 4.253      ;
; 35.608 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.264      ;
; 35.613 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.259      ;
; 35.614 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.094      ; 4.246      ;
; 35.632 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.240      ;
; 35.638 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.219      ;
; 35.667 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.190      ;
; 35.670 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.187      ;
; 35.686 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.171      ;
; 35.687 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.170      ;
; 35.692 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.090      ; 4.164      ;
; 35.717 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.155      ;
; 35.722 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.135      ;
; 35.726 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.083      ; 4.123      ;
; 35.729 ; vga:vga|h_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.128      ;
; 35.735 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.122      ;
; 35.736 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.136      ;
; 35.741 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.116      ;
; 35.743 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.114      ;
; 35.746 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.095      ; 4.115      ;
; 35.747 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.090      ; 4.109      ;
; 35.752 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.120      ;
; 35.754 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.103      ;
; 35.757 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.115      ;
; 35.758 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.086      ; 4.094      ;
; 35.759 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.087      ; 4.094      ;
; 35.760 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.090      ; 4.096      ;
; 35.761 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.096      ;
; 35.763 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.105      ; 4.108      ;
; 35.765 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.095      ; 4.096      ;
; 35.771 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.094      ; 4.089      ;
; 35.771 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.101      ;
; 35.773 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.086      ; 4.079      ;
; 35.774 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.087      ; 4.079      ;
; 35.776 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.096      ;
; 35.780 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.077      ;
; 35.782 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.104      ; 4.088      ;
; 35.783 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.074      ;
; 35.784 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.086      ; 4.068      ;
; 35.785 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.087      ; 4.068      ;
; 35.786 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.090      ; 4.070      ;
; 35.787 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.105      ; 4.084      ;
; 35.788 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.069      ;
; 35.789 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.103      ; 4.080      ;
; 35.789 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.083      ;
; 35.804 ; vga:vga|h_cnt[1]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.053      ;
; 35.806 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.104      ; 4.064      ;
; 35.807 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.050      ;
; 35.808 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.064      ;
; 35.809 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.048      ;
; 35.812 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.045      ;
; 35.813 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.090      ; 4.043      ;
; 35.813 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.103      ; 4.056      ;
; 35.817 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.040      ;
; 35.819 ; vga:vga|h_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.038      ;
; 35.821 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.036      ;
; 35.822 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.035      ;
; 35.824 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.090      ; 4.032      ;
; 35.825 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.032      ;
; 35.838 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.019      ;
; 35.838 ; vga:vga|v_cnt[1]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.019      ;
; 35.845 ; vga:vga|v_cnt[0]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.012      ;
; 35.849 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.008      ;
; 35.849 ; vga:vga|h_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.023      ;
; 35.855 ; vga:vga|h_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.002      ;
; 35.857 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 4.000      ;
; 35.863 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.090      ; 3.993      ;
; 35.866 ; vga:vga|h_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 3.991      ;
; 35.868 ; vga:vga|h_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 4.004      ;
; 35.884 ; vga:vga|h_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 3.988      ;
; 35.888 ; vga:vga|h_cnt[0]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 3.969      ;
; 35.891 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.105      ; 3.980      ;
; 35.899 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 3.973      ;
; 35.900 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 3.972      ;
; 35.902 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.086      ; 3.950      ;
; 35.903 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.087      ; 3.950      ;
; 35.903 ; vga:vga|h_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 3.969      ;
; 35.903 ; vga:vga|h_cnt[1]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.106      ; 3.969      ;
; 35.908 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.083      ; 3.941      ;
; 35.908 ; vga:vga|h_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 3.949      ;
; 35.910 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.104      ; 3.960      ;
; 35.911 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.090      ; 3.945      ;
; 35.917 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.103      ; 3.952      ;
; 35.918 ; vga:vga|h_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.757       ; 0.091      ; 3.939      ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+---------+----------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 239.249 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.749     ;
; 239.253 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.745     ;
; 239.284 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.714     ;
; 239.286 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.042     ; 10.711     ;
; 239.288 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.710     ;
; 239.321 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.042     ; 10.676     ;
; 239.331 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.038     ; 10.670     ;
; 239.335 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.038     ; 10.666     ;
; 239.341 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.659     ;
; 239.345 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.655     ;
; 239.354 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.037     ; 10.648     ;
; 239.358 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.037     ; 10.644     ;
; 239.368 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.632     ;
; 239.376 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.624     ;
; 239.380 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.620     ;
; 239.385 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.615     ;
; 239.385 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.615     ;
; 239.391 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.038     ; 10.610     ;
; 239.420 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.580     ;
; 239.420 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.580     ;
; 239.423 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.036     ; 10.580     ;
; 239.427 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.036     ; 10.576     ;
; 239.429 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.035     ; 10.575     ;
; 239.433 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.035     ; 10.571     ;
; 239.446 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.035     ; 10.558     ;
; 239.450 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.035     ; 10.554     ;
; 239.454 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.042     ; 10.543     ;
; 239.458 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.042     ; 10.539     ;
; 239.458 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.540     ;
; 239.462 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.536     ;
; 239.466 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.036     ; 10.537     ;
; 239.467 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.036     ; 10.536     ;
; 239.467 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.036     ; 10.536     ;
; 239.485 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.513     ;
; 239.489 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.509     ;
; 239.489 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.042     ; 10.508     ;
; 239.490 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.035     ; 10.514     ;
; 239.490 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.035     ; 10.514     ;
; 239.493 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.042     ; 10.504     ;
; 239.495 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.042     ; 10.502     ;
; 239.521 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.033     ; 10.485     ;
; 239.522 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.042     ; 10.475     ;
; 239.525 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.033     ; 10.481     ;
; 239.527 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.471     ;
; 239.531 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.467     ;
; 239.531 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.467     ;
; 239.536 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.464     ;
; 239.540 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.460     ;
; 239.550 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.450     ;
; 239.554 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.446     ;
; 239.559 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.038     ; 10.442     ;
; 239.563 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.038     ; 10.438     ;
; 239.564 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.042     ; 10.433     ;
; 239.565 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.033     ; 10.441     ;
; 239.565 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.033     ; 10.441     ;
; 239.566 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.432     ;
; 239.572 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.038     ; 10.429     ;
; 239.572 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[1][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.047     ; 10.420     ;
; 239.572 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[0][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.047     ; 10.420     ;
; 239.576 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.038     ; 10.425     ;
; 239.577 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.423     ;
; 239.581 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.419     ;
; 239.594 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.406     ;
; 239.594 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.406     ;
; 239.595 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.403     ;
; 239.607 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[1][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.047     ; 10.385     ;
; 239.607 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[0][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.047     ; 10.385     ;
; 239.609 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.391     ;
; 239.610 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.388     ;
; 239.613 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.038     ; 10.388     ;
; 239.614 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.384     ;
; 239.619 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.381     ;
; 239.621 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.379     ;
; 239.621 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.379     ;
; 239.623 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.377     ;
; 239.630 ; T80s:T80s|T80:u0|IR[4]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.368     ;
; 239.634 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.036     ; 10.369     ;
; 239.636 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.037     ; 10.366     ;
; 239.638 ; T80s:T80s|T80:u0|F[0]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.036     ; 10.365     ;
; 239.647 ; T80s:T80s|T80:u0|IR[5]     ; T80s:T80s|T80:u0|IncDecZ                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.042     ; 10.350     ;
; 239.663 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.337     ;
; 239.663 ; T80s:T80s|T80:u0|MCycle[1] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.337     ;
; 239.663 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.041     ; 10.335     ;
; 239.663 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.042     ; 10.334     ;
; 239.664 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.036     ; 10.339     ;
; 239.664 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[1][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.034     ; 10.341     ;
; 239.664 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[0][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.034     ; 10.341     ;
; 239.667 ; T80s:T80s|T80:u0|IR[1]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.042     ; 10.330     ;
; 239.668 ; T80s:T80s|T80:u0|F[6]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.036     ; 10.335     ;
; 239.671 ; T80s:T80s|T80:u0|IR[3]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[7][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.036     ; 10.332     ;
; 239.675 ; T80s:T80s|T80:u0|IR[3]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[5][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.036     ; 10.328     ;
; 239.677 ; T80s:T80s|T80:u0|F[2]      ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.038     ; 10.324     ;
; 239.681 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.047     ; 10.311     ;
; 239.683 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[3][5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.317     ;
; 239.684 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.047     ; 10.308     ;
; 239.686 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.039     ; 10.314     ;
; 239.687 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[1][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.033     ; 10.319     ;
; 239.687 ; T80s:T80s|T80:u0|MCycle[2] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[0][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.033     ; 10.319     ;
; 239.689 ; T80s:T80s|T80:u0|IR[2]     ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[2][1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.049     ; 10.301     ;
; 239.690 ; T80s:T80s|T80:u0|MCycle[0] ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.042     ; 10.307     ;
+---------+----------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+-------+-----------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.120 ; T80s:T80s|T80:u0|A[0]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.443      ;
; 0.155 ; T80s:T80s|T80:u0|A[2]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.478      ;
; 0.159 ; T80s:T80s|T80:u0|A[10]      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.482      ;
; 0.160 ; T80s:T80s|T80:u0|A[1]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.482      ;
; 0.160 ; T80s:T80s|T80:u0|DO[5]      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~porta_datain_reg0                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.487      ;
; 0.170 ; T80s:T80s|T80:u0|DO[3]      ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.499      ;
; 0.170 ; T80s:T80s|T80:u0|DO[4]      ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.499      ;
; 0.184 ; T80s:T80s|T80:u0|DO[3]      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_datain_reg0                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.512      ;
; 0.186 ; T80s:T80s|T80:u0|R[7]       ; T80s:T80s|T80:u0|R[7]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:T80s|T80:u0|Halt_FF    ; T80s:T80s|T80:u0|Halt_FF                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:T80s|T80:u0|TState[1]  ; T80s:T80s|T80:u0|TState[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:T80s|T80:u0|MCycle[0]  ; T80s:T80s|T80:u0|MCycle[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:T80s|T80:u0|MCycle[1]  ; T80s:T80s|T80:u0|MCycle[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cpu_reset_cnt[0]            ; cpu_reset_cnt[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; T80s:T80s|T80:u0|Alternate  ; T80s:T80s|T80:u0|Alternate                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:T80s|T80:u0|BTR_r      ; T80s:T80s|T80:u0|BTR_r                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:T80s|T80:u0|MCycle[2]  ; T80s:T80s|T80:u0|MCycle[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TState[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; T80s:T80s|T80:u0|A[5]       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.514      ;
; 0.192 ; T80s:T80s|T80:u0|DO[4]      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~porta_datain_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.515      ;
; 0.193 ; T80s:T80s|T80:u0|Ap[7]      ; T80s:T80s|T80:u0|ACC[7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; T80s:T80s|T80:u0|Ap[0]      ; T80s:T80s|T80:u0|ACC[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; T80s:T80s|T80:u0|Ap[4]      ; T80s:T80s|T80:u0|ACC[4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; T80s:T80s|T80:u0|TState[0]  ; T80s:T80s|T80:u0|TState[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; T80s:T80s|T80:u0|I[1]       ; T80s:T80s|T80:u0|A[9]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.319      ;
; 0.204 ; T80s:T80s|T80:u0|ACC[7]     ; T80s:T80s|T80:u0|Ap[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; T80s:T80s|T80:u0|R[6]       ; T80s:T80s|T80:u0|R[6]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; T80s:T80s|T80:u0|ACC[6]     ; T80s:T80s|T80:u0|Ap[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; T80s:T80s|DI_Reg[3]         ; T80s:T80s|T80:u0|TmpAddr[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; T80s:T80s|T80:u0|I[4]       ; T80s:T80s|T80:u0|A[12]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; T80s:T80s|T80:u0|ACC[5]     ; T80s:T80s|T80:u0|Ap[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; T80s:T80s|T80:u0|ACC[2]     ; T80s:T80s|T80:u0|Ap[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; T80s:T80s|T80:u0|Halt_FF    ; T80s:T80s|T80:u0|IR[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.332      ;
; 0.211 ; T80s:T80s|T80:u0|No_BTR     ; T80s:T80s|T80:u0|BTR_r                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.331      ;
; 0.217 ; T80s:T80s|T80:u0|XY_Ind     ; T80s:T80s|T80:u0|RegAddrB_r[0]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; T80s:T80s|T80:u0|MCycle[1]  ; T80s:T80s|T80:u0|Pre_XY_F_M[1]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.339      ;
; 0.238 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TmpAddr[8]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.358      ;
; 0.238 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TmpAddr[14]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.358      ;
; 0.238 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TmpAddr[9]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.358      ;
; 0.238 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TmpAddr[11]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.358      ;
; 0.240 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TmpAddr[12]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.360      ;
; 0.241 ; T80s:T80s|T80:u0|TState[2]  ; T80s:T80s|T80:u0|TmpAddr[15]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.361      ;
; 0.254 ; T80s:T80s|T80:u0|Ap[2]      ; T80s:T80s|T80:u0|ACC[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.266 ; T80s:T80s|T80:u0|I[0]       ; T80s:T80s|T80:u0|A[8]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; T80s:T80s|T80:u0|A[0]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.591      ;
; 0.266 ; T80s:T80s|T80:u0|MCycle[0]  ; T80s:T80s|T80:u0|Pre_XY_F_M[0]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; T80s:T80s|DI_Reg[4]         ; T80s:T80s|T80:u0|TmpAddr[4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.270 ; T80s:T80s|T80:u0|A[0]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.591      ;
; 0.273 ; T80s:T80s|T80:u0|I[5]       ; T80s:T80s|T80:u0|A[13]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; T80s:T80s|T80:u0|I[2]       ; T80s:T80s|T80:u0|A[10]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.395      ;
; 0.278 ; T80s:T80s|T80:u0|ACC[1]     ; T80s:T80s|T80:u0|Ap[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; T80s:T80s|T80:u0|ACC[0]     ; T80s:T80s|T80:u0|Ap[0]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; T80s:T80s|T80:u0|A[4]       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.607      ;
; 0.281 ; T80s:T80s|T80:u0|IR[3]      ; T80s:T80s|T80:u0|IntE_FF2                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; T80s:T80s|T80:u0|I[3]       ; T80s:T80s|T80:u0|A[11]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; T80s:T80s|T80:u0|R[0]       ; T80s:T80s|T80:u0|A[0]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.402      ;
; 0.283 ; T80s:T80s|T80:u0|TmpAddr[5] ; T80s:T80s|T80:u0|A[5]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; T80s:T80s|T80:u0|Ap[5]      ; T80s:T80s|T80:u0|ACC[5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.405      ;
; 0.287 ; T80s:T80s|T80:u0|ACC[4]     ; T80s:T80s|T80:u0|Ap[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.407      ;
; 0.292 ; T80s:T80s|T80:u0|A[0]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.616      ;
; 0.294 ; T80s:T80s|T80:u0|Ap[6]      ; T80s:T80s|T80:u0|ACC[6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; T80s:T80s|T80:u0|A[0]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.215      ; 0.614      ;
; 0.295 ; T80s:T80s|T80:u0|A[1]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.633      ;
; 0.295 ; T80s:T80s|T80:u0|Ap[1]      ; T80s:T80s|T80:u0|ACC[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; T80s:T80s|T80:u0|F[7]       ; T80s:T80s|T80:u0|Fp[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; cpu_reset_cnt[2]            ; cpu_reset_cnt[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cpu_reset_cnt[3]            ; cpu_reset_cnt[3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cpu_reset_cnt[5]            ; cpu_reset_cnt[5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cpu_reset_cnt[6]            ; cpu_reset_cnt[6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; T80s:T80s|T80:u0|A[6]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.624      ;
; 0.299 ; cpu_reset_cnt[4]            ; cpu_reset_cnt[4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; cpu_reset_cnt[7]            ; cpu_reset_cnt[7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; T80s:T80s|T80:u0|A[6]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.621      ;
; 0.301 ; T80s:T80s|T80:u0|A[6]       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.625      ;
; 0.302 ; cpu_reset_cnt[0]            ; cpu_reset_cnt[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; T80s:T80s|T80:u0|A[6]       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.630      ;
; 0.304 ; T80s:T80s|T80:u0|DO[1]      ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.634      ;
; 0.305 ; T80s:T80s|T80:u0|R[3]       ; T80s:T80s|T80:u0|R[3]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; T80s:T80s|T80:u0|R[5]       ; T80s:T80s|T80:u0|R[5]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; T80s:T80s|T80:u0|DO[5]      ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.636      ;
; 0.305 ; T80s:T80s|T80:u0|A[5]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.626      ;
; 0.305 ; T80s:T80s|T80:u0|A[6]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.628      ;
; 0.306 ; T80s:T80s|T80:u0|R[1]       ; T80s:T80s|T80:u0|R[1]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; T80s:T80s|T80:u0|A[8]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.215      ; 0.625      ;
; 0.307 ; T80s:T80s|T80:u0|R[2]       ; T80s:T80s|T80:u0|R[2]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.311 ; T80s:T80s|T80:u0|DO[1]      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~porta_datain_reg0                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.641      ;
; 0.312 ; T80s:T80s|T80:u0|R[4]       ; T80s:T80s|T80:u0|R[4]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; T80s:T80s|T80:u0|A[3]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.633      ;
; 0.314 ; T80s:T80s|T80:u0|R[4]       ; T80s:T80s|T80:u0|A[4]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; T80s:T80s|T80:u0|DO[3]      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~porta_datain_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.640      ;
; 0.314 ; T80s:T80s|T80:u0|A[6]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 0.632      ;
; 0.316 ; T80s:T80s|T80:u0|A[5]       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.641      ;
; 0.317 ; T80s:T80s|T80:u0|R[0]       ; T80s:T80s|T80:u0|R[0]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; T80s:T80s|T80:u0|A[6]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.643      ;
; 0.319 ; T80s:T80s|T80:u0|A[2]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.644      ;
; 0.320 ; T80s:T80s|T80:u0|A[5]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.645      ;
; 0.321 ; T80s:T80s|T80:u0|A[1]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.644      ;
; 0.323 ; T80s:T80s|T80:u0|A[3]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_address_reg0               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.646      ;
; 0.326 ; T80s:T80s|T80:u0|A[10]      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.651      ;
; 0.327 ; T80s:T80s|T80:u0|A[2]       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~porta_address_reg0              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.653      ;
+-------+-----------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga:vga|video_counter[12]                                                     ; vga:vga|video_counter[12]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[0]                                                      ; vga:vga|video_counter[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[1]                                                      ; vga:vga|video_counter[1]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[2]                                                      ; vga:vga|video_counter[2]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[3]                                                      ; vga:vga|video_counter[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[4]                                                      ; vga:vga|video_counter[4]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[5]                                                      ; vga:vga|video_counter[5]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[6]                                                      ; vga:vga|video_counter[6]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[7]                                                      ; vga:vga|video_counter[7]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[8]                                                      ; vga:vga|video_counter[8]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[9]                                                      ; vga:vga|video_counter[9]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[10]                                                     ; vga:vga|video_counter[10]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[11]                                                     ; vga:vga|video_counter[11]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[13]                                                     ; vga:vga|video_counter[13]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|hs                                                                    ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|vs                                                                    ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.194 ; vga:vga|v_cnt[6]                                                              ; vga:vga|v_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.483      ;
; 0.302 ; vga:vga|h_cnt[2]                                                              ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; vga:vga|h_cnt[4]                                                              ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; vga:vga|h_cnt[3]                                                              ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; vga:vga|v_cnt[3]                                                              ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga:vga|v_cnt[9]                                                              ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; vga:vga|v_cnt[5]                                                              ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; vga:vga|v_cnt[2]                                                              ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; vga:vga|v_cnt[1]                                                              ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.313 ; vga:vga|h_cnt[7]                                                              ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; vga:vga|h_cnt[1]                                                              ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; vga:vga|h_cnt[6]                                                              ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; vga:vga|v_cnt[4]                                                              ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.326 ; vga:vga|h_cnt[0]                                                              ; vga:vga|h_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.345 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.632      ;
; 0.348 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.634      ;
; 0.349 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.636      ;
; 0.352 ; vga:vga|v_cnt[6]                                                              ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.472      ;
; 0.352 ; vga:vga|v_cnt[6]                                                              ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.472      ;
; 0.352 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.634      ;
; 0.353 ; vga:vga|video_counter[3]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.636      ;
; 0.357 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.644      ;
; 0.359 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.645      ;
; 0.361 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.646      ;
; 0.366 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.648      ;
; 0.368 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.649      ;
; 0.369 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.652      ;
; 0.371 ; vga:vga|video_counter[5]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.653      ;
; 0.375 ; vga:vga|video_counter[6]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.662      ;
; 0.375 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.658      ;
; 0.378 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.661      ;
; 0.384 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.669      ;
; 0.387 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.668      ;
; 0.394 ; vga:vga|video_counter[12]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.677      ;
; 0.420 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.540      ;
; 0.452 ; vga:vga|h_cnt[3]                                                              ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; vga:vga|v_cnt[3]                                                              ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.459 ; vga:vga|v_cnt[1]                                                              ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; vga:vga|h_cnt[2]                                                              ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; vga:vga|h_cnt[5]                                                              ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.463 ; vga:vga|h_cnt[1]                                                              ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; vga:vga|h_cnt[4]                                                              ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; vga:vga|h_cnt[2]                                                              ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; vga:vga|video_counter[10]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.751      ;
; 0.465 ; vga:vga|v_cnt[5]                                                              ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; vga:vga|v_cnt[2]                                                              ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; vga:vga|v_cnt[8]                                                              ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; vga:vga|v_cnt[2]                                                              ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.473 ; vga:vga|v_cnt[4]                                                              ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; vga:vga|h_cnt[6]                                                              ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.473 ; vga:vga|h_cnt[0]                                                              ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.476 ; vga:vga|h_cnt[0]                                                              ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.477 ; vga:vga|v_cnt[0]                                                              ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; vga:vga|v_cnt[0]                                                              ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.487 ; vga:vga|h_cnt[6]                                                              ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.608      ;
; 0.495 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.778      ;
; 0.498 ; vga:vga|video_counter[9]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.781      ;
; 0.500 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.782      ;
; 0.504 ; vga:vga|video_counter[5]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.787      ;
; 0.508 ; vga:vga|video_counter[4]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.787      ;
; 0.510 ; vga:vga|video_counter[5]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.789      ;
; 0.511 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.794      ;
; 0.511 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; vga:vga|video_counter[3]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.794      ;
; 0.512 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; vga:vga|video_counter[1]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.795      ;
; 0.513 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0] ; vga:vga|pixel[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.516 ; vga:vga|video_counter[5]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.799      ;
; 0.516 ; vga:vga|v_cnt[3]                                                              ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; vga:vga|video_counter[0]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.798      ;
; 0.517 ; vga:vga|video_counter[3]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.800      ;
; 0.518 ; vga:vga|h_cnt[3]                                                              ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; vga:vga|v_cnt[7]                                                              ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; vga:vga|video_counter[7]                                                      ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.799      ;
; 0.520 ; vga:vga|v_cnt[7]                                                              ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.522 ; vga:vga|v_cnt[1]                                                              ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; vga:vga|v_cnt[4]                                                              ; vga:vga|v_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; vga:vga|video_counter[11]                                                     ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.802      ;
; 0.525 ; vga:vga|v_cnt[1]                                                              ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
+-------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                         ;
+---------+------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node        ; To Node                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TState[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Pre_XY_F_M[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.054     ; 2.072      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|MCycle[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.054     ; 2.072      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Alternate     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.054     ; 2.072      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Ap[7]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Ap[5]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Ap[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.062     ; 2.064      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ACC[3]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ACC[5]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[5]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.057     ; 2.069      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.059     ; 2.067      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Arith16_r     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.054     ; 2.072      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.059     ; 2.067      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.059     ; 2.067      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Fp[5]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[5]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.059     ; 2.067      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.059     ; 2.067      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.059     ; 2.067      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.059     ; 2.067      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|ACC[7]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.059     ; 2.067      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Fp[2]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Fp[7]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|F[7]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Fp[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|MCycles[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.054     ; 2.072      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Pre_XY_F_M[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.054     ; 2.072      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Pre_XY_F_M[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.054     ; 2.072      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|MCycle[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.054     ; 2.072      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TState[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.059     ; 2.067      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[2]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|I[0]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|R[0]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.050     ; 2.076      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|R[1]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.050     ; 2.076      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.050     ; 2.076      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|TmpAddr[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.050     ; 2.076      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|I[5]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|R[2]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.050     ; 2.076      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|R[3]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.050     ; 2.076      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|R[4]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.050     ; 2.076      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|R[5]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.050     ; 2.076      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[11]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[13]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|PreserveC_r   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|R[6]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.050     ; 2.076      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|I[6]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[6]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[8]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|R[7]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[7]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[4]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.050     ; 2.076      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[2]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[0]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|WR_n                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|DI_Reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.050     ; 2.076      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[4]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|I[7]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[15]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|DI_Reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.050     ; 2.076      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|IntE_FF2      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.049     ; 2.077      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[10]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[8]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[0]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[15]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|SP[1]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|I[2]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[10]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|I[3]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[11]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|Halt_FF       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.049     ; 2.077      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|IR[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.049     ; 2.077      ;
; 247.913 ; cpu_reset_cnt[6] ; T80s:T80s|T80:u0|A[13]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.052     ; 2.074      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TState[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Pre_XY_F_M[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.054     ; 2.072      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|MCycle[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.054     ; 2.072      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Alternate     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.054     ; 2.072      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[7]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[5]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Ap[3]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.062     ; 2.064      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[3]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|ACC[5]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|SP[5]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.057     ; 2.069      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.059     ; 2.067      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Arith16_r     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.054     ; 2.072      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.059     ; 2.067      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.059     ; 2.067      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|Fp[5]         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.055     ; 2.071      ;
; 247.913 ; cpu_reset_cnt[7] ; T80s:T80s|T80:u0|TmpAddr[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 250.052      ; -0.056     ; 2.070      ;
+---------+------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                           ;
+-------+------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TState[1]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.782      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Pre_XY_F_M[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.784      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|MCycle[0]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.784      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.782      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[1]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.782      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.783      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.783      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[3]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.783      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[5]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.783      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.782      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.783      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[5]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.782      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[7]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.783      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.783      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.783      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|MCycles[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.784      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Pre_XY_F_M[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.784      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Pre_XY_F_M[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.784      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|MCycle[1]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.784      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[3]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.788      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[4]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.788      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|DI_Reg[4]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.788      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|DI_Reg[3]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.788      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|IntE_FF2         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.789      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Halt_FF          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.789      ;
; 1.660 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|IR[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.789      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ALU_Op_r[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.784      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ALU_Op_r[0]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.784      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ALU_Op_r[1]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.784      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ALU_Op_r[2]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.783      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Alternate        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.784      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|BTR_r            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.784      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.778      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[0]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[1]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[4]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|SP[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[1]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.779      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[8]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[6]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Arith16_r        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.784      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Z16_r            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.784      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.783      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[6]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.780      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[13]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.780      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[14]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[0]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.779      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[5]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.779      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[7]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[6]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[5]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[3]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|A[1]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[9]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.780      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.778      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.778      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[11]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.780      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[12]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.780      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[4]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[4]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.779      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TmpAddr[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[15]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[3]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|PC[10]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.780      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[2]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Fp[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.783      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[7]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.783      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[5]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.778      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[1]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.779      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Ap[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ACC[2]           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|F[3]             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.782      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[7]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.778      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[0]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.778      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[6]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.778      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|DO[2]            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.778      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|No_BTR           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.784      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|MCycles[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.784      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|MCycles[1]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.784      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|MCycle[2]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|TState[0]        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.781      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|ISet[0]          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.790      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|XY_State[0]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.790      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|XY_State[1]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.790      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Save_ALU_r       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.790      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Read_To_Reg_r[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.785      ;
; 1.661 ; cpu_reset_cnt[0] ; T80s:T80s|T80:u0|Read_To_Reg_r[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.785      ;
+-------+------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27[0]'                                                                                          ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 17.935 ; 17.935       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 17.935 ; 17.935       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 17.935 ; 17.935       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 17.968 ; 17.968       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 17.978 ; 17.978       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 19.059 ; 19.059       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.069 ; 19.069       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 19.100 ; 19.100       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.100 ; 19.100       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.100 ; 19.100       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 19.633 ; 19.863       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.634 ; 19.864       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.634 ; 19.864       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.634 ; 19.864       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.634 ; 19.864       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.634 ; 19.864       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.634 ; 19.864       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.635 ; 19.865       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.635 ; 19.865       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.635 ; 19.865       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.635 ; 19.865       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.635 ; 19.865       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.635 ; 19.865       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.635 ; 19.865       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.635 ; 19.865       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.636 ; 19.866       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.658 ; 19.888       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.658 ; 19.888       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.659 ; 19.889       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.659 ; 19.889       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.659 ; 19.889       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.659 ; 19.889       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.659 ; 19.889       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.659 ; 19.889       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.659 ; 19.889       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.659 ; 19.889       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.659 ; 19.889       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.659 ; 19.889       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.659 ; 19.889       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.659 ; 19.889       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0]                 ;
; 19.660 ; 19.890       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.660 ; 19.890       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[0]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[1]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[2]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[3]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[4]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[5]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[6]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[7]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[8]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[9]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|hs                                                                                    ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[0]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[1]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[2]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[3]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[4]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[5]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[6]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[7]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[0]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[1]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[2]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[3]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[4]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[5]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[6]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[7]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[8]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[9]                                                                              ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[0]                                                                      ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[11]                                                                     ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[1]                                                                      ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[2]                                                                      ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[3]                                                                      ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[4]                                                                      ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[5]                                                                      ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[7]                                                                      ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[8]                                                                      ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[9]                                                                      ;
; 19.660 ; 19.876       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vs                                                                                    ;
; 19.661 ; 19.877       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[10]                                                                     ;
; 19.661 ; 19.877       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[12]                                                                     ;
; 19.661 ; 19.877       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[13]                                                                     ;
; 19.661 ; 19.877       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[6]                                                                      ;
; 19.695 ; 19.879       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[0]                                                                              ;
; 19.695 ; 19.879       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[1]                                                                              ;
; 19.695 ; 19.879       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[2]                                                                              ;
; 19.695 ; 19.879       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[3]                                                                              ;
; 19.695 ; 19.879       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[4]                                                                              ;
; 19.695 ; 19.879       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[5]                                                                              ;
; 19.695 ; 19.879       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[6]                                                                              ;
; 19.695 ; 19.879       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[7]                                                                              ;
; 19.695 ; 19.879       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[8]                                                                              ;
; 19.695 ; 19.879       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[9]                                                                              ;
; 19.696 ; 19.880       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0]                 ;
; 19.696 ; 19.880       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[0]                                                                              ;
; 19.696 ; 19.880       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[1]                                                                              ;
; 19.696 ; 19.880       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[2]                                                                              ;
; 19.696 ; 19.880       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[3]                                                                              ;
; 19.696 ; 19.880       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[4]                                                                              ;
; 19.696 ; 19.880       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[5]                                                                              ;
; 19.696 ; 19.880       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[6]                                                                              ;
; 19.696 ; 19.880       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[7]                                                                              ;
; 19.696 ; 19.880       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[8]                                                                              ;
; 19.696 ; 19.880       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[9]                                                                              ;
; 19.696 ; 19.880       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|hs                                                                                    ;
; 19.696 ; 19.880       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[0]                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                           ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 124.777 ; 125.007      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~porta_address_reg0                     ;
; 124.777 ; 125.007      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~porta_we_reg                           ;
; 124.777 ; 125.007      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~porta_address_reg0                    ;
; 124.777 ; 125.007      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~porta_we_reg                          ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; boot_rom:boot_rom|altsyncram:altsyncram_component|altsyncram_09a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; boot_rom:boot_rom|altsyncram:altsyncram_component|altsyncram_09a1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; boot_rom:boot_rom|altsyncram:altsyncram_component|altsyncram_09a1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a0~porta_we_reg             ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_address_reg0       ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_we_reg             ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a2~porta_address_reg0       ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a2~porta_we_reg             ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~porta_address_reg0                    ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~porta_we_reg                          ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~porta_address_reg0                    ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~porta_we_reg                          ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~porta_address_reg0                    ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~porta_we_reg                          ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~porta_address_reg0                    ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~porta_we_reg                          ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~porta_address_reg0                     ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~porta_we_reg                           ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_address_reg0                     ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_we_reg                           ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~porta_address_reg0                     ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~porta_we_reg                           ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~porta_address_reg0                     ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~porta_we_reg                           ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_address_reg0                     ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_we_reg                           ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~porta_address_reg0                     ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~porta_we_reg                           ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~porta_address_reg0                     ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~porta_we_reg                           ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~porta_address_reg0                     ;
; 124.778 ; 125.008      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~porta_we_reg                           ;
; 124.779 ; 125.009      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; boot_rom:boot_rom|altsyncram:altsyncram_component|altsyncram_09a1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 124.779 ; 125.009      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_address_reg0       ;
; 124.779 ; 125.009      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_we_reg             ;
; 124.779 ; 125.009      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~porta_datain_reg0                      ;
; 124.779 ; 125.009      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~porta_datain_reg0                     ;
; 124.779 ; 125.009      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~porta_address_reg0                    ;
; 124.779 ; 125.009      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~porta_we_reg                          ;
; 124.779 ; 125.009      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~porta_address_reg0                     ;
; 124.779 ; 125.009      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~porta_we_reg                           ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a1~porta_datain_reg0        ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a2~porta_datain_reg0        ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~porta_datain_reg0                     ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~porta_datain_reg0                     ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~porta_datain_reg0                     ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~porta_datain_reg0                     ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~porta_datain_reg0                      ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~porta_datain_reg0                      ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~porta_datain_reg0                      ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~porta_datain_reg0                      ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~porta_datain_reg0                      ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~porta_datain_reg0                      ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~porta_datain_reg0                      ;
; 124.780 ; 125.010      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~porta_datain_reg0                      ;
; 124.781 ; 125.011      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram4k:ram4k|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ram_block1a3~porta_datain_reg0        ;
; 124.781 ; 125.011      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~porta_datain_reg0                     ;
; 124.781 ; 125.011      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~porta_datain_reg0                      ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][0]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][1]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][2]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][3]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][4]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][5]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][6]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[5][7]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][0]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][1]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][2]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][4]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][5]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][6]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsH[7][7]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[2][4]                                                                        ;
; 124.807 ; 125.023      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|T80_Reg:Regs|RegsL[3][4]                                                                        ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[0]                                                                                              ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[1]                                                                                              ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[2]                                                                                              ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[3]                                                                                              ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[4]                                                                                              ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[5]                                                                                              ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[6]                                                                                              ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|DI_Reg[7]                                                                                              ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[0]                                                                                          ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[1]                                                                                          ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[2]                                                                                          ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[3]                                                                                          ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[4]                                                                                          ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[5]                                                                                          ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[6]                                                                                          ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ACC[7]                                                                                          ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ALU_Op_r[0]                                                                                     ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ALU_Op_r[1]                                                                                     ;
; 124.808 ; 125.024      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; T80s:T80s|T80:u0|ALU_Op_r[2]                                                                                     ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 4.339 ; 4.673 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 4.339 ; 4.673 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 3.384 ; 3.438 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 3.547 ; 3.504 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 3.941 ; 4.198 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 3.930 ; 4.198 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 3.941 ; 4.015 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 3.193 ; 3.172 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 3.423 ; 3.321 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 2.684 ; 2.745 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 3.584 ; 3.693 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 3.382 ; 3.593 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 3.584 ; 3.693 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 3.366 ; 3.336 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 3.397 ; 3.266 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 2.858 ; 2.957 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 2.511 ; 2.609 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 3.395 ; 3.613 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 2.511 ; 2.609 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 2.571 ; 2.665 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 2.180 ; 2.236 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 3.032 ; 3.203 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 2.847 ; 2.980 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 2.180 ; 2.236 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 2.410 ; 2.480 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 2.357 ; 2.414 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 2.281 ; 2.335 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 2.467 ; 2.568 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 2.537 ; 2.642 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 2.281 ; 2.335 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 2.342 ; 2.379 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 2.524 ; 2.617 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 31.414  ; 0.120 ; 245.772  ; 1.660   ; 17.935              ;
;  CLOCK_27[0]                                     ; N/A     ; N/A   ; N/A      ; N/A     ; 17.935              ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 31.414  ; 0.186 ; N/A      ; N/A     ; 19.591              ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 228.793 ; 0.120 ; 245.772  ; 1.660   ; 124.738             ;
; Design-wide TNS                                  ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_27[0]                                     ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 8.773 ; 8.714 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 8.773 ; 8.714 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 6.615 ; 6.504 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 6.931 ; 6.725 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 7.922 ; 7.865 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 7.922 ; 7.865 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 7.765 ; 7.547 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 6.186 ; 6.040 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 6.666 ; 6.471 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 5.284 ; 5.160 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 6.996 ; 6.945 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 6.779 ; 6.768 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 6.996 ; 6.945 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 6.603 ; 6.399 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 6.660 ; 6.449 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 5.635 ; 5.559 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 2.511 ; 2.609 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 3.395 ; 3.613 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 2.511 ; 2.609 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 2.571 ; 2.665 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 2.180 ; 2.236 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 3.032 ; 3.203 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 2.847 ; 2.980 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 2.180 ; 2.236 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 2.410 ; 2.480 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 2.357 ; 2.414 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 2.281 ; 2.335 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 2.467 ; 2.568 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 2.537 ; 2.642 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 2.281 ; 2.335 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 2.342 ; 2.379 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 2.524 ; 2.617 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_nCS ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; CLOCK_27[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_27[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_nCS ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; VGA_R[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_nCS ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_nCS ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_R[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_G[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 17705    ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5297969  ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 17705    ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5297969  ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1368     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1368     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 29    ; 29   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File image.qip not found
    Info (125063): set_global_assignment -name QIP_FILE image.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu Jan 28 21:27:32 2021
Info: Command: quartus_sta soc -c soc
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'soc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK_27[0] CLOCK_27[0]
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 190 -multiply_by 177 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1195 -multiply_by 177 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 31.414
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    31.414         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   228.793         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.308
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.308         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.412         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 245.772
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   245.772         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 3.253
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.253         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 18.326
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.326         0.000 CLOCK_27[0] 
    Info (332119):    19.593         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   124.741         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 32.073
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    32.073         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   230.541         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.314
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.314         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.362         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 246.193
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   246.193         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.913
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.913         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 18.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.311         0.000 CLOCK_27[0] 
    Info (332119):    19.591         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   124.738         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 35.341
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    35.341         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   239.249         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.120
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.120         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 247.913
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   247.913         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.660
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.660         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 17.935
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.935         0.000 CLOCK_27[0] 
    Info (332119):    19.633         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   124.777         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4702 megabytes
    Info: Processing ended: Thu Jan 28 21:27:37 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


