#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov  3 15:34:09 2022
# Process ID: 19744
# Current directory: C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/impl_1
# Command line: vivado.exe -log forw_back_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source forw_back_wrapper.tcl -notrace
# Log file: C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/impl_1/forw_back_wrapper.vdi
# Journal file: C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source forw_back_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.cache/ip 
Command: link_design -top forw_back_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_axi_smc_7/forw_back_axi_smc_7.dcp' for cell 'forw_back_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_forw_back_0_14/forw_back_forw_back_0_14.dcp' for cell 'forw_back_i/forw_back_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_rst_ps8_0_100M_7/forw_back_rst_ps8_0_100M_7.dcp' for cell 'forw_back_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_zynq_ultra_ps_e_0_0/forw_back_zynq_ultra_ps_e_0_0.dcp' for cell 'forw_back_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_auto_ds_0/forw_back_auto_ds_0.dcp' for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_auto_pc_0/forw_back_auto_pc_0.dcp' for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_zynq_ultra_ps_e_0_0/forw_back_zynq_ultra_ps_e_0_0.xdc] for cell 'forw_back_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_zynq_ultra_ps_e_0_0/forw_back_zynq_ultra_ps_e_0_0.xdc] for cell 'forw_back_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_axi_smc_7/bd_0/ip/ip_1/bd_698c_psr_aclk_0_board.xdc] for cell 'forw_back_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_axi_smc_7/bd_0/ip/ip_1/bd_698c_psr_aclk_0_board.xdc] for cell 'forw_back_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_axi_smc_7/bd_0/ip/ip_1/bd_698c_psr_aclk_0.xdc] for cell 'forw_back_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_axi_smc_7/bd_0/ip/ip_1/bd_698c_psr_aclk_0.xdc] for cell 'forw_back_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_rst_ps8_0_100M_7/forw_back_rst_ps8_0_100M_7_board.xdc] for cell 'forw_back_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_rst_ps8_0_100M_7/forw_back_rst_ps8_0_100M_7_board.xdc] for cell 'forw_back_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_rst_ps8_0_100M_7/forw_back_rst_ps8_0_100M_7.xdc] for cell 'forw_back_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_rst_ps8_0_100M_7/forw_back_rst_ps8_0_100M_7.xdc] for cell 'forw_back_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_auto_ds_0/forw_back_auto_ds_0_clocks.xdc] for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_auto_ds_0/forw_back_auto_ds_0_clocks.xdc] for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.465 ; gain = 482.477
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'forw_back_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'forw_back_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'forw_back_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'forw_back_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'forw_back_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'forw_back_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'forw_back_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'forw_back_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'forw_back_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'forw_back_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1949.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 687 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 56 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 41 instances
  RAM16X1S => RAM32X1S (RAMS32): 512 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 58 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances

17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1949.465 ; gain = 1534.422
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.465 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 134ced234

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.637 ; gain = 2.172

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 30 inverter(s) to 1966 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d26329f8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2119.258 ; gain = 0.141
INFO: [Opt 31-389] Phase Retarget created 268 cells and removed 602 cells
INFO: [Opt 31-1021] In phase Retarget, 21 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ab0b61aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2119.258 ; gain = 0.141
INFO: [Opt 31-389] Phase Constant propagation created 69 cells and removed 568 cells
INFO: [Opt 31-1021] In phase Constant propagation, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 161780aec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2119.258 ; gain = 0.141
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1183 cells
INFO: [Opt 31-1021] In phase Sweep, 104 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 161780aec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2119.258 ; gain = 0.141
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 161780aec

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2119.258 ; gain = 0.141
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 161780aec

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2119.258 ; gain = 0.141
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             268  |             602  |                                             21  |
|  Constant propagation         |              69  |             568  |                                             26  |
|  Sweep                        |               0  |            1183  |                                            104  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             30  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2119.258 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 765246cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2119.258 ; gain = 0.141

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.696 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 765246cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.376 . Memory (MB): peak = 4405.168 ; gain = 0.000
Ending Power Optimization Task | Checksum: 765246cd

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4405.168 ; gain = 2285.910

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 765246cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4405.168 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 4405.168 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 765246cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:54 ; elapsed = 00:01:33 . Memory (MB): peak = 4405.168 ; gain = 2455.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/impl_1/forw_back_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file forw_back_wrapper_drc_opted.rpt -pb forw_back_wrapper_drc_opted.pb -rpx forw_back_wrapper_drc_opted.rpx
Command: report_drc -file forw_back_wrapper_drc_opted.rpt -pb forw_back_wrapper_drc_opted.pb -rpx forw_back_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/impl_1/forw_back_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4405.168 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 4405.168 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 352552c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 4405.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 298fafbb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a2a3c8d6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a2a3c8d6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 4405.168 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: a2a3c8d6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18ccd85fb

Time (s): cpu = 00:01:16 ; elapsed = 00:00:57 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 4405.168 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 12cce43f8

Time (s): cpu = 00:02:07 ; elapsed = 00:01:36 . Memory (MB): peak = 4405.168 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1af8de41b

Time (s): cpu = 00:02:11 ; elapsed = 00:01:40 . Memory (MB): peak = 4405.168 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1af8de41b

Time (s): cpu = 00:02:11 ; elapsed = 00:01:40 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13bc4909e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:42 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16706e7e8

Time (s): cpu = 00:02:24 ; elapsed = 00:01:49 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 179985099

Time (s): cpu = 00:02:25 ; elapsed = 00:01:50 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 11274adfe

Time (s): cpu = 00:02:28 ; elapsed = 00:01:52 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 182fcfafc

Time (s): cpu = 00:02:28 ; elapsed = 00:01:52 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 17dd08710

Time (s): cpu = 00:02:33 ; elapsed = 00:01:57 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 13020ae5b

Time (s): cpu = 00:02:43 ; elapsed = 00:02:02 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 144f3ee7c

Time (s): cpu = 00:02:47 ; elapsed = 00:02:08 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1ca7a336b

Time (s): cpu = 00:02:47 ; elapsed = 00:02:08 . Memory (MB): peak = 4405.168 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ca7a336b

Time (s): cpu = 00:02:48 ; elapsed = 00:02:09 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f00f77a9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net forw_back_i/rst_ps8_0_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 1662 loads.
INFO: [Place 46-45] Replicated bufg driver forw_back_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1da03b6d7

Time (s): cpu = 00:03:21 ; elapsed = 00:02:33 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.074. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f9425c2c

Time (s): cpu = 00:03:21 ; elapsed = 00:02:34 . Memory (MB): peak = 4405.168 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f9425c2c

Time (s): cpu = 00:03:21 ; elapsed = 00:02:34 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f9425c2c

Time (s): cpu = 00:03:22 ; elapsed = 00:02:34 . Memory (MB): peak = 4405.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17e860ec9

Time (s): cpu = 00:03:26 ; elapsed = 00:02:38 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4405.168 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 20e76a9e8

Time (s): cpu = 00:03:26 ; elapsed = 00:02:38 . Memory (MB): peak = 4405.168 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20e76a9e8

Time (s): cpu = 00:03:26 ; elapsed = 00:02:39 . Memory (MB): peak = 4405.168 ; gain = 0.000
Ending Placer Task | Checksum: 201318b91

Time (s): cpu = 00:03:26 ; elapsed = 00:02:39 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:33 ; elapsed = 00:02:42 . Memory (MB): peak = 4405.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/impl_1/forw_back_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file forw_back_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file forw_back_wrapper_utilization_placed.rpt -pb forw_back_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file forw_back_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4405.168 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e6bec1d6 ConstDB: 0 ShapeSum: 952f171e RouteDB: 8543b29d

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16510b942

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 4405.168 ; gain = 0.000
Post Restoration Checksum: NetGraph: 7502966b NumContArr: a724b2be Constraints: 67b86950 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 183dfb279

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 183dfb279

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 183dfb279

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 16a2ec490

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1db70baae

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.213  | TNS=0.000  | WHS=-0.048 | THS=-1.832 |

Phase 2 Router Initialization | Checksum: 1bc9ec306

Time (s): cpu = 00:01:35 ; elapsed = 00:01:00 . Memory (MB): peak = 4405.168 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 35957
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30364
  Number of Partially Routed Nets     = 5593
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2401e0c28

Time (s): cpu = 00:01:46 ; elapsed = 00:01:08 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7681
 Number of Nodes with overlaps = 677
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.596  | TNS=0.000  | WHS=-0.005 | THS=-0.005 |

Phase 4.1 Global Iteration 0 | Checksum: 28015c90c

Time (s): cpu = 00:02:57 ; elapsed = 00:01:52 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2e2f47c6b

Time (s): cpu = 00:02:57 ; elapsed = 00:01:52 . Memory (MB): peak = 4405.168 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2e2f47c6b

Time (s): cpu = 00:02:58 ; elapsed = 00:01:52 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2bf7e0f8e

Time (s): cpu = 00:03:10 ; elapsed = 00:02:00 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.596  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2bf7e0f8e

Time (s): cpu = 00:03:11 ; elapsed = 00:02:00 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2bf7e0f8e

Time (s): cpu = 00:03:11 ; elapsed = 00:02:00 . Memory (MB): peak = 4405.168 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2bf7e0f8e

Time (s): cpu = 00:03:11 ; elapsed = 00:02:00 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22f383af2

Time (s): cpu = 00:03:21 ; elapsed = 00:02:06 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.596  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2c0b056e2

Time (s): cpu = 00:03:21 ; elapsed = 00:02:06 . Memory (MB): peak = 4405.168 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2c0b056e2

Time (s): cpu = 00:03:22 ; elapsed = 00:02:06 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.84731 %
  Global Horizontal Routing Utilization  = 6.66806 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2905f0309

Time (s): cpu = 00:03:22 ; elapsed = 00:02:07 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2905f0309

Time (s): cpu = 00:03:22 ; elapsed = 00:02:07 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2905f0309

Time (s): cpu = 00:03:27 ; elapsed = 00:02:14 . Memory (MB): peak = 4405.168 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.596  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2905f0309

Time (s): cpu = 00:03:28 ; elapsed = 00:02:14 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:28 ; elapsed = 00:02:14 . Memory (MB): peak = 4405.168 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:35 ; elapsed = 00:02:18 . Memory (MB): peak = 4405.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/impl_1/forw_back_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file forw_back_wrapper_drc_routed.rpt -pb forw_back_wrapper_drc_routed.pb -rpx forw_back_wrapper_drc_routed.rpx
Command: report_drc -file forw_back_wrapper_drc_routed.rpt -pb forw_back_wrapper_drc_routed.pb -rpx forw_back_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/impl_1/forw_back_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file forw_back_wrapper_methodology_drc_routed.rpt -pb forw_back_wrapper_methodology_drc_routed.pb -rpx forw_back_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file forw_back_wrapper_methodology_drc_routed.rpt -pb forw_back_wrapper_methodology_drc_routed.pb -rpx forw_back_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/impl_1/forw_back_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file forw_back_wrapper_power_routed.rpt -pb forw_back_wrapper_power_summary_routed.pb -rpx forw_back_wrapper_power_routed.rpx
Command: report_power -file forw_back_wrapper_power_routed.rpt -pb forw_back_wrapper_power_summary_routed.pb -rpx forw_back_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 4405.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file forw_back_wrapper_route_status.rpt -pb forw_back_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file forw_back_wrapper_timing_summary_routed.rpt -pb forw_back_wrapper_timing_summary_routed.pb -rpx forw_back_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file forw_back_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file forw_back_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file forw_back_wrapper_bus_skew_routed.rpt -pb forw_back_wrapper_bus_skew_routed.pb -rpx forw_back_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov  3 15:44:04 2022...
