[{"DBLP title": "Automated generation of directed tests for transition coverage in cache coherence protocols.", "DBLP authors": ["Xiaoke Qin", "Prabhat Mishra"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176423", "OA papers": [{"PaperId": "https://openalex.org/W3151820404", "PaperTitle": "Automated generation of directed tests for transition coverage in cache coherence protocols", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Qin", "Mishra"]}]}, {"DBLP title": "On ESL verification of memory consistency for system-on-chip multiprocessing.", "DBLP authors": ["Eberle A. Rambo", "Olav P. Henschel", "Luiz C. V. dos Santos"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176424", "OA papers": [{"PaperId": "https://openalex.org/W4243154477", "PaperTitle": "On ESL verification of memory consistency for system-on-chip multiprocessing", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universidade Federal de Santa Catarina": 3.0}, "Authors": ["E. A. Rambo", "Olav P. Henschel", "Luiz Eduardo dos Santos"]}]}, {"DBLP title": "Generating instruction streams using abstract CSP.", "DBLP authors": ["Yoav Katz", "Michal Rimon", "Avi Ziv"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176425", "OA papers": [{"PaperId": "https://openalex.org/W3142275771", "PaperTitle": "Generating instruction streams using abstract CSP", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Katz", "Rimon", "Ziv"]}]}, {"DBLP title": "A cycle-approximate, mixed-ISA simulator for the KAHRISMA architecture.", "DBLP authors": ["Timo Stripf", "Ralf K\u00f6nig", "J\u00fcrgen Becker"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176426", "OA papers": [{"PaperId": "https://openalex.org/W3143191405", "PaperTitle": "A cycle-approximate, mixed-ISA simulator for the KAHRISMA architecture", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Stripf", "Koenig", "Becker"]}]}, {"DBLP title": "A clustering-based scheme for concurrent trace in debugging NoC-based multicore systems.", "DBLP authors": ["Jianliang Gao", "Jianxin Wang", "Yinhe Han", "Lei Zhang", "Xiaowei Li"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176427", "OA papers": [{"PaperId": "https://openalex.org/W4244990170", "PaperTitle": "A clustering-based scheme for concurrent trace in debugging NoC-based multicore systems", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Chao Gao", "None Weidong Wang", "None Yinhe Han", "None Wanping Zhang", "None Chengbin Li"]}]}, {"DBLP title": "CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory.", "DBLP authors": ["Ke Chen", "Sheng Li", "Naveen Muralimanohar", "Jung Ho Ahn", "Jay B. Brockman", "Norman P. Jouppi"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176428", "OA papers": [{"PaperId": "https://openalex.org/W3146763006", "PaperTitle": "CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Chen", "Li", "Muralimanohar", "Ahn", "Brockman", "Jouppi"]}]}, {"DBLP title": "TagTM - accelerating STMs with hardware tags for fast meta-data access.", "DBLP authors": ["Srdjan Stipic", "Sasa Tomic", "Ferad Zyulkyarov", "Adri\u00e1n Cristal", "Osman S. \u00dcnsal", "Mateo Valero"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176429", "OA papers": [{"PaperId": "https://openalex.org/W3151404106", "PaperTitle": "TagTM - accelerating STMs with hardware tags for fast meta-data access", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Stipic", "Tomic", "Zyulkyarov", "Cristal", "Unsal", "Valero"]}]}, {"DBLP title": "Enabling dynamic assertion-based verification of embedded software through model-driven design.", "DBLP authors": ["Giuseppe Di Guglielmo", "Luigi Di Guglielmo", "Franco Fummi", "Graziano Pravadelli"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176430", "OA papers": [{"PaperId": "https://openalex.org/W4241818248", "PaperTitle": "Enabling dynamic assertion-based verification of embedded software through model-driven design", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Verona": 4.0}, "Authors": ["G. Di Guglielmo", "L. Di Guglielmo", "Franco Fummi", "Graziano Pravadelli"]}]}, {"DBLP title": "Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design.", "DBLP authors": ["Yu-Ting Chen", "Jason Cong", "Hui Huang", "Bin Liu", "Chunyue Liu", "Miodrag Potkonjak", "Glenn Reinman"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176431", "OA papers": [{"PaperId": "https://openalex.org/W3142248664", "PaperTitle": "Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Chen", "Cong", "Huang", "Liu", "Potkonjak", "Reinman"]}]}, {"DBLP title": "DRAM selection and configuration for real-time mobile systems.", "DBLP authors": ["Manil Dev Gomony", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176432", "OA papers": [{"PaperId": "https://openalex.org/W4234790801", "PaperTitle": "DRAM selection and configuration for real-time mobile systems", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Manil Dev Gomony", "C. Weis", "Bj\u00f6rn \u00c5kesson", "Norbert Wehn", "Kees Goossens"]}]}, {"DBLP title": "Using timing analysis for the design of future switched based Ethernet automotive networks.", "DBLP authors": ["Jonas Rox", "Rolf Ernst", "Paolo Giusto"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176433", "OA papers": [{"PaperId": "https://openalex.org/W3145390868", "PaperTitle": "Using timing analysis for the design of future switched based Ethernet automotive networks", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Rox", "Ernst", "Giusto"]}]}, {"DBLP title": "Fair energy resource allocation by minority game algorithm for smart buildings.", "DBLP authors": ["Chun Zhang", "Wei Wu", "Hantao Huang", "Hao Yu"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176434", "OA papers": [{"PaperId": "https://openalex.org/W4253516754", "PaperTitle": "Fair energy resource allocation by minority game algorithm for smart buildings", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Wanping Zhang", "None Hong Ren Wu", "None Xubo Huang", "None Jingyi Yu"]}]}, {"DBLP title": "On demand dependent deactivation of automotive ECUs.", "DBLP authors": ["Christoph Schmutzler", "Martin Simons", "J\u00fcrgen Becker"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176435", "OA papers": [{"PaperId": "https://openalex.org/W4210498745", "PaperTitle": "On demand dependent deactivation of automotive ECUs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Daimler (Germany)": 2.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Cornelia Schmutzler", "M. Simons", "J. A. Becker"]}]}, {"DBLP title": "Smart power unit with ultra low power radio trigger capabilities for wireless sensor networks.", "DBLP authors": ["Michele Magno", "Stevan Jovica Marinkovic", "Davide Brunelli", "Emanuel M. Popovici", "Brendan O'Flynn", "Luca Benini"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176436", "OA papers": [{"PaperId": "https://openalex.org/W3149456130", "PaperTitle": "Smart power unit with ultra low power radio trigger capabilities for wireless sensor networks", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Magno", "Marinkovic", "Brunelli", "Popovici", "O'Flynn", "Benini"]}]}, {"DBLP title": "IR-drop analysis of graphene-based power distribution networks.", "DBLP authors": ["Sandeep Miryala", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176437", "OA papers": [{"PaperId": "https://openalex.org/W3149449028", "PaperTitle": "IR-drop analysis of graphene-based power distribution networks", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Miryala", "Calimera", "Macii", "Poncino"]}]}, {"DBLP title": "Off-path leakage power aware routing for SRAM-based FPGAs.", "DBLP authors": ["Keheng Huang", "Yu Hu", "Xiaowei Li", "Bo Liu", "Hongjin Liu", "Jian Gong"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176438", "OA papers": [{"PaperId": "https://openalex.org/W4237995120", "PaperTitle": "Off-path leakage power aware routing for SRAM-based FPGAs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Xubo Huang", "None Jun Hu", "None Chengbin Li", "None Zhanwei Liu", "None Zhanwei Liu", "None Peng Gong"]}]}, {"DBLP title": "Stability and yield-oriented ultra-low-power embedded 6T SRAM cell design optimization.", "DBLP authors": ["Adam Makosiej", "Olivier Thomas", "Andrei Vladimirescu", "Amara Amara"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176439", "OA papers": [{"PaperId": "https://openalex.org/W3150130535", "PaperTitle": "Stability and yield-oriented ultra-low-power embedded 6T SRAM cell design optimization", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris": 2.0, "CEA LETI": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Makosiej", "Thomas", "Vladimirescu", "Amara"]}]}, {"DBLP title": "Post-synthesis leakage power minimization.", "DBLP authors": ["Mohammad Rahman", "Carl Sechen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176440", "OA papers": [{"PaperId": "https://openalex.org/W4205829060", "PaperTitle": "Post-synthesis leakage power minimization", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Md. Mustafizur Rahman", "Carl Sechen"]}]}, {"DBLP title": "Fast and lightweight support for nested parallelism on cluster-based embedded many-cores.", "DBLP authors": ["Andrea Marongiu", "Paolo Burgio", "Luca Benini"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176441", "OA papers": [{"PaperId": "https://openalex.org/W3149771602", "PaperTitle": "Fast and lightweight support for nested parallelism on cluster-based embedded many-cores", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Bologna": 3.0}, "Authors": ["Marongiu", "Burgio", "Benini"]}]}, {"DBLP title": "A divide and conquer based distributed run-time mapping methodology for many-core platforms.", "DBLP authors": ["Iraklis Anagnostopoulos", "Alexandros Bartzas", "Georgios Kathareios", "Dimitrios Soudris"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176442", "OA papers": [{"PaperId": "https://openalex.org/W3149668082", "PaperTitle": "A divide and conquer based distributed run-time mapping methodology for many-core platforms", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Anagnostopoulos", "Bartzas", "Kathareios", "Soudris"]}]}, {"DBLP title": "Dual Greedy: Adaptive garbage collection for page-mapping solid-state disks.", "DBLP authors": ["Wen-Huei Lin", "Li-Pin Chang"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176443", "OA papers": [{"PaperId": "https://openalex.org/W4250237909", "PaperTitle": "Dual Greedy: Adaptive garbage collection for page-mapping solid-state disks", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Carol Sze Ki Lin", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "EDA solutions to new-defect detection in advanced process technologies.", "DBLP authors": ["Erik Jan Marinissen", "Gilbert Vandling", "Sandeep Kumar Goel", "Friedrich Hapke", "Jason Rivers", "Nikolaus Mittermaier", "Swapnil Bahl"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176444", "OA papers": [{"PaperId": "https://openalex.org/W3141015482", "PaperTitle": "EDA solutions to new-defect detection in advanced process technologies", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Marinissen", "Vandling", "Goel", "Hapke", "Rivers", "Mittermaier", "Bahl"]}]}, {"DBLP title": "Beyond CMOS - benchmarking for future technologies.", "DBLP authors": ["Clivia M. Sotomayor Torres", "Jouni Ahopelto", "Mart W. M. Graef", "R. M. Popp", "Wolfgang Rosenstiel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176445", "OA papers": [{"PaperId": "https://openalex.org/W4250687923", "PaperTitle": "Beyond CMOS - benchmarking for future technologies", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["C. M. Sotomayor Torres", "Jouni Ahopelto", "Martin Graef", "Robert L. Popp", "Wolfgang Rosenstiel"]}]}, {"DBLP title": "Accurately timed transaction level models for virtual prototyping at high abstraction level.", "DBLP authors": ["Kun Lu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176446", "OA papers": [{"PaperId": "https://openalex.org/W3141304504", "PaperTitle": "Accurately timed transaction level models for virtual prototyping at high abstraction level", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Lu", "Muller-Gritschneder", "Schlichtmann"]}]}, {"DBLP title": "Out-of-order parallel simulation for ESL design.", "DBLP authors": ["Weiwei Chen", "Xu Han", "Rainer D\u00f6mer"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176447", "OA papers": [{"PaperId": "https://openalex.org/W3144740260", "PaperTitle": "Out-of-order parallel simulation for ESL design", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chen", "Han", "Domer"]}]}, {"DBLP title": "A probabilistic analysis method for functional qualification under Mutation Analysis.", "DBLP authors": ["Hsiu-Yi Lin", "Chun-Yao Wang", "Shih-Chieh Chang", "Yung-Chih Chen", "Hsuan-Ming Chou", "Ching-Yi Huang", "Yen-Chi Yang", "Chun-Chien Shen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176448", "OA papers": [{"PaperId": "https://openalex.org/W4250186662", "PaperTitle": "A probabilistic analysis method for functional qualification under Mutation Analysis", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 6.5, "Chung Yuan Christian University": 1.5}, "Authors": ["Carol Sze Ki Lin", "None Weidong Wang", "None Dau-Chyrh Chang", "None wei Chen", "None Chou", "None Xubo Huang", "None Liuqing Yang", "None Chun-Chien Shen"]}]}, {"DBLP title": "Approximating checkers for simulation acceleration.", "DBLP authors": ["Biruk Mammo", "Debapriya Chatterjee", "Dmitry Pidan", "Amir Nahir", "Avi Ziv", "Ronny Morad", "Valeria Bertacco"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176449", "OA papers": [{"PaperId": "https://openalex.org/W3146184603", "PaperTitle": "Approximating checkers for simulation acceleration", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Mammo", "Pidan", "Nahir", "Ziv", "Morad", "Bertacco"]}]}, {"DBLP title": "Multiple-source and multiple-destination charge migration in hybrid electrical energy storage systems.", "DBLP authors": ["Yanzhi Wang", "Qing Xie", "Massoud Pedram", "Younghyun Kim", "Naehyuck Chang", "Massimo Poncino"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176455", "OA papers": [{"PaperId": "https://openalex.org/W3148804696", "PaperTitle": "Multiple-source and multiple-destination charge migration in hybrid electrical energy storage systems", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Wang", "Xie", "Pedram", "Kim", "Chang", "Poncino"]}]}, {"DBLP title": "Benefits of green energy and proportionality in high speed wide area networks connecting data centers.", "DBLP authors": ["Baris Aksanli", "Tajana Simunic Rosing", "Inder Monga"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176458", "OA papers": [{"PaperId": "https://openalex.org/W3148021997", "PaperTitle": "Benefits of green energy and proportionality in high speed wide area networks connecting data centers", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Aksanli", "Rosing", "Monga"]}]}, {"DBLP title": "Quantifying the impact of frequency scaling on the energy efficiency of the single-chip cloud computer.", "DBLP authors": ["Andrea Bartolini", "MohammadSadegh Sadri", "John-Nicholas Furst", "Ayse Kivilcim Coskun", "Luca Benini"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176459", "OA papers": [{"PaperId": "https://openalex.org/W3149997300", "PaperTitle": "Quantifying the impact of frequency scaling on the energy efficiency of the single-chip cloud computer", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Bartolini", "Sadri", "Furst", "Coskun", "Benini"]}]}, {"DBLP title": "Neighbor-aware dynamic thermal management for multi-core platform.", "DBLP authors": ["Guanglei Liu", "Ming Fan", "Gang Quan"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176460", "OA papers": [{"PaperId": "https://openalex.org/W4234363432", "PaperTitle": "Neighbor-aware dynamic thermal management for multi-core platform", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Zhanwei Liu", "None Jiahuan Fan", "None Xie Quan"]}]}, {"DBLP title": "Playing games with scenario- and resource-aware SDF graphs through policy iteration.", "DBLP authors": ["Yang Yang", "Marc Geilen", "Twan Basten", "Sander Stuijk", "Henk Corporaal"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176462", "OA papers": [{"PaperId": "https://openalex.org/W3147601882", "PaperTitle": "Playing games with scenario- and resource-aware SDF graphs through policy iteration", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Yang", "Geilen", "Basten", "Stuijk", "Corporaal"]}]}, {"DBLP title": "Verifying timing synchronization constraints in distributed embedded architectures.", "DBLP authors": ["A. C. Rajeev", "Swarup Mohalik", "S. Ramesh"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176463", "OA papers": [{"PaperId": "https://openalex.org/W3142969547", "PaperTitle": "Verifying timing synchronization constraints in distributed embedded architectures", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"General Motors (India)": 3.0}, "Authors": ["Rajeev", "Mohalik", "Ramesh"]}]}, {"DBLP title": "Task implementation of synchronous finite state machines.", "DBLP authors": ["Marco Di Natale", "Haibo Zeng"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176464", "OA papers": [{"PaperId": "https://openalex.org/W4242843412", "PaperTitle": "Task implementation of synchronous finite state machines", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sant'Anna School of Advanced Studies": 1.0, "McGill University": 1.0}, "Authors": ["M. Di Natale", "None Haibo Zeng"]}]}, {"DBLP title": "NBTI mitigation by optimized NOP assignment and insertion.", "DBLP authors": ["Farshad Firouzi", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176465", "OA papers": [{"PaperId": "https://openalex.org/W3145285923", "PaperTitle": "NBTI mitigation by optimized NOP assignment and insertion", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Firouzi", "Kiamehr", "Tahoori"]}]}, {"DBLP title": "An accurate Single Event Effect digital design flow for reliable system level design.", "DBLP authors": ["Julian J. H. Pontes", "Ney Calazans", "Pascal Vivet"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176466", "OA papers": [{"PaperId": "https://openalex.org/W3147044877", "PaperTitle": "An accurate Single Event Effect digital design flow for reliable system level design", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Pontes", "Calazans", "Vivet"]}]}, {"DBLP title": "Cross entropy minimization for efficient estimation of SRAM failure rate.", "DBLP authors": ["Mohammed Abdul Shahid"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176467", "OA papers": [{"PaperId": "https://openalex.org/W3141081940", "PaperTitle": "Cross entropy minimization for efficient estimation of SRAM failure rate", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Shahid"]}]}, {"DBLP title": "Experimentally driven verification of synthetic biological circuits.", "DBLP authors": ["Boyan Yordanov", "Evan Appleton", "Rishi Ganguly", "Ebru Aydin Gol", "Swati Banerjee Carr", "Swapnil Bhatia", "Traci Haddock", "Calin Belta", "Douglas Densmore"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176468", "OA papers": [{"PaperId": "https://openalex.org/W4231057276", "PaperTitle": "Experimentally driven verification of synthetic biological circuits", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Boyan Yordanov", "E. Appleton", "Rajib Ganguly", "E. A. Gol", "Siobh\u00e1n B. Carr", "S.P. Bhatia", "Taeh Haddock", "Calin Belta", "Douglas Densmore"]}]}, {"DBLP title": "Genetic/bio design automation for (re-)engineering biological systems.", "DBLP authors": ["Soha Hassoun"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176469", "OA papers": [{"PaperId": "https://openalex.org/W3148034496", "PaperTitle": "Genetic/bio design automation for (re-)engineering biological systems", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Hassoun"]}]}, {"DBLP title": "Fast cycle estimation methodology for instruction-level emulator.", "DBLP authors": ["David Thach", "Yutaka Tamiya", "Shinya Kuwamura", "Atsushi Ike"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176470", "OA papers": [{"PaperId": "https://openalex.org/W3145364659", "PaperTitle": "Fast cycle estimation methodology for instruction-level emulator", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Thach", "Tamiya", "Kuwamura", "Ike"]}]}, {"DBLP title": "Verification coverage of embedded multicore applications.", "DBLP authors": ["Etem Deniz", "Alper Sen", "Jim Holt"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176471", "OA papers": [{"PaperId": "https://openalex.org/W3148687501", "PaperTitle": "Verification coverage of embedded multicore applications", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Bo\u011fazi\u00e7i University": 2.0}, "Authors": ["Deniz", "Sen", "Holt"]}]}, {"DBLP title": "Hazard driven test generation for SMT processors.", "DBLP authors": ["Padmaraj Singh", "Vijaykrishnan Narayanan", "David L. Landis"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176472", "OA papers": [{"PaperId": "https://openalex.org/W3146145377", "PaperTitle": "Hazard driven test generation for SMT processors", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Singh", "Narayanan", "Landis"]}]}, {"DBLP title": "Extending the lifetime of NAND flash memory by salvaging bad blocks.", "DBLP authors": ["Chundong Wang", "Weng-Fai Wong"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176473", "OA papers": [{"PaperId": "https://openalex.org/W4245235284", "PaperTitle": "Extending the lifetime of NAND flash memory by salvaging bad blocks", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Singapore": 2.0}, "Authors": ["None Weidong Wang", "None Yung-Chang Wong"]}]}, {"DBLP title": "A case study on the application of real phase-change RAM to main memory subsystem.", "DBLP authors": ["Suknam Kwon", "Dongki Kim", "Youngsik Kim", "Sungjoo Yoo", "Sunggu Lee"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176474", "OA papers": [{"PaperId": "https://openalex.org/W4234157967", "PaperTitle": "A case study on the application of real phase-change RAM to main memory subsystem", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pohang University of Science and Technology": 5.0}, "Authors": ["None Seok-Man Kwon", "None Sehoon Kim", "None Sehoon Kim", "None Young M. Yoo", "None Sangho Lee"]}]}, {"DBLP title": "A high-performance dense block matching solution for automotive 6D-vision.", "DBLP authors": ["Henning Sahlbach", "Sean Whitty", "Rolf Ernst"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176475", "OA papers": [{"PaperId": "https://openalex.org/W3142365015", "PaperTitle": "A high-performance dense block matching solution for automotive 6D-vision", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Sahlbach", "Whitty", "Ernst"]}]}, {"DBLP title": "Optimization intensive energy harvesting.", "DBLP authors": ["Mahsan Rofouei", "Mohammad Ali Ghodrat", "Miodrag Potkonjak", "Alfonso Martinez-Nova"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176476", "OA papers": [{"PaperId": "https://openalex.org/W3151731566", "PaperTitle": "Optimization intensive energy harvesting", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Rofouei", "Ghodrat", "Potkonjak", "Martinez-Nova"]}]}, {"DBLP title": "Designing FlexRay-based automotive architectures: A holistic OEM approach.", "DBLP authors": ["Paul Milbredt", "Michael Gla\u00df", "Martin Lukasiewycz", "Andreas Steininger", "J\u00fcrgen Teich"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176477", "OA papers": [{"PaperId": "https://openalex.org/W3143495267", "PaperTitle": "Designing FlexRay-based automotive architectures: A holistic OEM approach", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Milbredt", "Lukasiewycz", "Steininger", "Teich"]}]}, {"DBLP title": "Virtualized on-chip distributed computing for heterogeneous reconfigurable multi-core systems.", "DBLP authors": ["Stephan Werner", "Oliver Oey", "Diana G\u00f6hringer", "Michael H\u00fcbner", "J\u00fcrgen Becker"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176478", "OA papers": [{"PaperId": "https://openalex.org/W3148752835", "PaperTitle": "Virtualized on-chip distributed computing for heterogeneous reconfigurable multi-core systems", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Werner", "Oey", "Gohringer", "Hubner", "Becker"]}]}, {"DBLP title": "VaMV: Variability-aware Memory Virtualization.", "DBLP authors": ["Luis Angel D. Bathen", "Nikil D. Dutt", "Alex Nicolau", "Puneet Gupta"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176479", "OA papers": [{"PaperId": "https://openalex.org/W3142024031", "PaperTitle": "VaMV: Variability-aware Memory Virtualization", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Bathen", "Dutt", "Nicolau", "Gupta"]}]}, {"DBLP title": "Hybrid simulation for extensible processor cores.", "DBLP authors": ["Jovana Jovic", "Sergey Yakoushkin", "Luis Gabriel Murillo", "Juan Fernando Eusse", "Rainer Leupers", "Gerd Ascheid"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176480", "OA papers": [{"PaperId": "https://openalex.org/W3148209634", "PaperTitle": "Hybrid simulation for extensible processor cores", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Jovic", "Yakoushkin", "Murillo", "Eusse", "Leupers", "Ascheid"]}]}, {"DBLP title": "Leveraging reconfigurability to raise productivity in FPGA functional debug.", "DBLP authors": ["Zissis Poulos", "Yu-Shen Yang", "Jason Helge Anderson", "Andreas G. Veneris", "Bao Le"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176481", "OA papers": [{"PaperId": "https://openalex.org/W3150423068", "PaperTitle": "Leveraging reconfigurability to raise productivity in FPGA functional debug", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Poulos", "Yang", "Anderson", "Veneris", "Le"]}]}, {"DBLP title": "MOUSSE: Scaling modelling and verification to complex Heterogeneous Embedded Systems evolution.", "DBLP authors": ["Markus Becker", "Gilles B. Defo", "Franco Fummi", "Wolfgang M\u00fcller", "Graziano Pravadelli", "Sara Vinco"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176482", "OA papers": [{"PaperId": "https://openalex.org/W3151189031", "PaperTitle": "MOUSSE: Scaling modelling and verification to complex Heterogeneous Embedded Systems evolution", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Paderborn University": 3.0, "University of Verona": 3.0}, "Authors": ["Becker", "Defo", "Fummi", "Mueller", "Pravadelli", "Vinco"]}]}, {"DBLP title": "Run-time power-gating in caches of GPUs for leakage energy savings.", "DBLP authors": ["Yue Wang", "Soumyaroop Roy", "Nagarajan Ranganathan"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176483", "OA papers": [{"PaperId": "https://openalex.org/W3148457660", "PaperTitle": "Run-time power-gating in caches of GPUs for leakage energy savings", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Wang", "Roy", "Ranganathan"]}]}, {"DBLP title": "Automatic generation of functional models for embedded processor extensions.", "DBLP authors": ["Fei Sun"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176484", "OA papers": [{"PaperId": "https://openalex.org/W4231144343", "PaperTitle": "Automatic generation of functional models for embedded processor extensions", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tensilica, Inc., Santa Clara, CA, USA": 1.0}, "Authors": ["None Hongmei Sun"]}]}, {"DBLP title": "An integrated test generation tool for enhanced coverage of Simulink/Stateflow models.", "DBLP authors": ["Prakash Mohan Peranandam", "Sachin Raviram", "Manoranjan Satpathy", "Anand Yeolekar", "Ambar A. Gadkari", "S. Ramesh"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176485", "OA papers": [{"PaperId": "https://openalex.org/W3144270478", "PaperTitle": "An integrated test generation tool for enhanced coverage of Simulink/Stateflow models", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Peranandam", "Raviram", "Satpathy", "Yeolekar", "Gadkari", "Ramesh"]}]}, {"DBLP title": "Model driven resource usage simulation for critical embedded systems.", "DBLP authors": ["Micha\u00ebl Lafaye", "Laurent Pautet", "Etienne Borde", "Marc Gatti", "David Faura"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176486", "OA papers": [{"PaperId": "https://openalex.org/W3144188368", "PaperTitle": "Model driven resource usage simulation for critical embedded systems", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Lafaye", "Pautet", "Borde", "Gatti", "Faura"]}]}, {"DBLP title": "RAG: An efficient reliability analysis of logic circuits on graphics processing units.", "DBLP authors": ["Min Li", "Michael S. Hsiao"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176487", "OA papers": [{"PaperId": "https://openalex.org/W3145703329", "PaperTitle": "RAG: An efficient reliability analysis of logic circuits on graphics processing units", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Li", "Hsiao"]}]}, {"DBLP title": "Worst-case delay analysis of Variable Bit-Rate flows in network-on-chip with aggregate scheduling.", "DBLP authors": ["Fahimeh Jafari", "Axel Jantsch", "Zhonghai Lu"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176457", "OA papers": [{"PaperId": "https://openalex.org/W3139679017", "PaperTitle": "Worst-case delay analysis of Variable Bit-Rate flows in network-on-chip with aggregate scheduling", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Jafari", "Jantsch", "Lu"]}]}, {"DBLP title": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "DBLP authors": ["Giorgos Dimitrakopoulos", "Emmanouil Kalligeros"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176527", "OA papers": [{"PaperId": "https://openalex.org/W3149900750", "PaperTitle": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Dimitrakopoulos", "Kalligeros"]}]}, {"DBLP title": "Low power aging-aware register file design by duty cycle balancing.", "DBLP authors": ["Shuai Wang", "Tao Jin", "Chuanlei Zheng", "Guangshan Duan"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176528", "OA papers": [{"PaperId": "https://openalex.org/W4241505725", "PaperTitle": "Low power aging-aware register file design by duty cycle balancing", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Weidong Wang", "None Jin Jin", "None Xuemei Zheng", "None Junwei Duan"]}]}, {"DBLP title": "PowerAdviser: An RTL power platform for interactive sequential optimizations.", "DBLP authors": ["Nainala Vyagrheswarudu", "Subrangshu Das", "Abhishek Ranjan"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176529", "OA papers": [{"PaperId": "https://openalex.org/W3142199964", "PaperTitle": "PowerAdviser: An RTL power platform for interactive sequential optimizations", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Vyagrheswarudu", "Ranjan"]}]}, {"DBLP title": "Towards parallel execution of IEC 61131 industrial cyber-physical systems applications.", "DBLP authors": ["Arquimedes Canedo", "Mohammad Abdullah Al Faruque"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176530", "OA papers": [{"PaperId": "https://openalex.org/W3151750977", "PaperTitle": "Towards parallel execution of IEC 61131 industrial cyber-physical systems applications", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Canedo", "Al-Faruque"]}]}, {"DBLP title": "A scan pattern debugger for partial scan industrial designs.", "DBLP authors": ["Kameshwar Chandrasekar", "Supratik K. Misra", "Sanjay Sengupta", "Michael S. Hsiao"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176531", "OA papers": [{"PaperId": "https://openalex.org/W3152076439", "PaperTitle": "A scan pattern debugger for partial scan industrial designs", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chandrasekar", "Misra", "Sengupta", "Hsiao"]}]}, {"DBLP title": "FAST-GP: An RTL functional verification framework based on fault simulation on GP-GPUs.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Valerio Guarnieri"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176532", "OA papers": [{"PaperId": "https://openalex.org/W3143946361", "PaperTitle": "FAST-GP: An RTL functional verification framework based on fault simulation on GP-GPUs", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Verona": 3.0}, "Authors": ["Bombieri", "Fummi", "Guarnieri"]}]}, {"DBLP title": "Exploiting binary translation for fast ASIP design space exploration on FPGAs.", "DBLP authors": ["Sebastiano Pomata", "Paolo Meloni", "Giuseppe Tuveri", "Luigi Raffo", "Menno Lindwer"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176533", "OA papers": [{"PaperId": "https://openalex.org/W3152270808", "PaperTitle": "Exploiting binary translation for fast ASIP design space exploration on FPGAs", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Pomata", "Meloni", "Tuveri", "Raffo", "Lindwer"]}]}, {"DBLP title": "Design of a low-energy data processing architecture for WSN nodes.", "DBLP authors": ["Cedric Walravens", "Wim Dehaene"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176534", "OA papers": [{"PaperId": "https://openalex.org/W3146495446", "PaperTitle": "Design of a low-energy data processing architecture for WSN nodes", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"KU Leuven": 2.0}, "Authors": ["Walravens", "Dehaene"]}]}, {"DBLP title": "Application-specific power-efficient approach for reducing register file vulnerability.", "DBLP authors": ["Hamed Tabkhi", "Gunar Schirner"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176535", "OA papers": [{"PaperId": "https://openalex.org/W3143617133", "PaperTitle": "Application-specific power-efficient approach for reducing register file vulnerability", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Northeastern University": 2.0}, "Authors": ["Tabkhi", "Schirner"]}]}, {"DBLP title": "On-line scheduling of target sensitive periodic tasks with the gravitational task model.", "DBLP authors": ["Raphael Guerra", "Gerhard Fohler"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176536", "OA papers": [{"PaperId": "https://openalex.org/W3143485812", "PaperTitle": "On-line scheduling of target sensitive periodic tasks with the gravitational task model", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Guerra", "Fohler"]}]}, {"DBLP title": "Online scheduling for multi-core shared reconfigurable fabric.", "DBLP authors": ["Liang Chen", "Thomas Marconi", "Tulika Mitra"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176537", "OA papers": [{"PaperId": "https://openalex.org/W3141336604", "PaperTitle": "Online scheduling for multi-core shared reconfigurable fabric", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Chen", "Marconi", "Mitra"]}]}, {"DBLP title": "SCFIT: A FPGA-based fault injection technique for SEU fault model.", "DBLP authors": ["Abbas Mohammadi", "Mojtaba Ebrahimi", "Alireza Ejlali", "Seyed Ghassem Miremadi"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176538", "OA papers": [{"PaperId": "https://openalex.org/W3146229818", "PaperTitle": "SCFIT: A FPGA-based fault injection technique for SEU fault model", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Mohammadi", "Ebrahimi", "Ejlali", "Miremadi"]}]}, {"DBLP title": "QBf-based boolean function bi-decomposition.", "DBLP authors": ["Huan Chen", "Mikol\u00e1s Janota", "Jo\u00e3o Marques-Silva"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176606", "OA papers": [{"PaperId": "https://openalex.org/W2951543455", "PaperTitle": "QBf-based boolean function bi-decomposition", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University College Dublin": 2.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0}, "Authors": ["Huan Chen", "Mikol\u00e1\u0161 Janota", "Joao Marques-Silva"]}]}, {"DBLP title": "Automatic transition between structural system views in a safety relevant embedded systems development process.", "DBLP authors": ["Christian Ellen", "Christoph Etzien", "Markus Oertel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176607", "OA papers": [{"PaperId": "https://openalex.org/W3149916022", "PaperTitle": "Automatic transition between structural system views in a safety relevant embedded systems development process", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Oldenburger Institut f\u00fcr Informatik": 3.0}, "Authors": ["Ellen", "Etzien", "Oertel"]}]}, {"DBLP title": "Towards new applications of multi-function logic: Image multi-filtering.", "DBLP authors": ["Luk\u00e1s Sekanina", "Vojtech Salajka"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176608", "OA papers": [{"PaperId": "https://openalex.org/W3148157028", "PaperTitle": "Towards new applications of multi-function logic: Image multi-filtering", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Sekanina", "Salajka"]}]}, {"DBLP title": "Memory-map selection for firm real-time SDRAM controllers.", "DBLP authors": ["Sven Goossens", "Tim Kouters", "Benny Akesson", "Kees Goossens"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176609", "OA papers": [{"PaperId": "https://openalex.org/W4210611780", "PaperTitle": "Memory-map selection for firm real-time SDRAM controllers", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Eindhoven University of Technology": 4.0}, "Authors": ["Sander Goossens", "Tim W. D. M. Kouters", "Benny Akesson", "Kees Goossens"]}]}, {"DBLP title": "Real-time implementation and performance optimization of 3D sound localization on GPUs.", "DBLP authors": ["Yun Liang", "Zheng Cui", "Shengkui Zhao", "Kyle Rupnow", "Yihao Zhang", "Douglas L. Jones", "Deming Chen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176610", "OA papers": [{"PaperId": "https://openalex.org/W4251590233", "PaperTitle": "Real-time implementation and performance optimization of 3D sound localization on GPUs", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advanced Digital Sciences Center": 4.0, "Sun Yat-sen University": 1.0, "University of Illinois Urbana-Champaign": 2.0}, "Authors": ["None Yun Liang", "None Chun Cui", "None Shengkui Zhao", "Kyle Rupnow", "None Yihao Zhang", "David R. Jones", "None wei Chen"]}]}, {"DBLP title": "Impact of TSV area on the dynamic range and frame rate performance of 3D-integrated image sensors.", "DBLP authors": ["Adi Xhakoni", "David San Segundo Bello", "Georges G. E. Gielen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176611", "OA papers": [{"PaperId": "https://openalex.org/W4233584005", "PaperTitle": "Impact of TSV area on the dynamic range and frame rate performance of 3D-integrated image sensors", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"KU Leuven": 2.0, "Imec": 1.0}, "Authors": ["Adi Xhakoni", "David San Segundo Bello", "Georges Gielen"]}]}, {"DBLP title": "Minimizing the latency of quantum circuits during mapping to the ion-trap circuit fabric.", "DBLP authors": ["Mohammad Javad Dousti", "Massoud Pedram"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176612", "OA papers": [{"PaperId": "https://openalex.org/W2950583744", "PaperTitle": "Minimizing the latency of quantum circuits during mapping to the ion-trap circuit fabric", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Mohammad Javad Dousti", "Massoud Pedram"]}]}, {"DBLP title": "Voltage propagation method for 3-D power grid analysis.", "DBLP authors": ["Cheng Zhang", "Vasilis F. Pavlidis", "Giovanni De Micheli"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176613", "OA papers": [{"PaperId": "https://openalex.org/W4251101416", "PaperTitle": "Voltage propagation method for 3-D power grid analysis", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Wanping Zhang", "V. F. Pavlidis", "Giovanni De Micheli"]}]}, {"DBLP title": "Yield optimization for radio frequency receiver at system level.", "DBLP authors": ["Sergey A. Nazin", "Dominique Morche", "Alexandre Reinhardt"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176614", "OA papers": [{"PaperId": "https://openalex.org/W3144587526", "PaperTitle": "Yield optimization for radio frequency receiver at system level", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"CEA LETI": 2.0}, "Authors": ["Nazin", "Morche", "Reinhardt"]}]}, {"DBLP title": "Parallel statistical analysis of analog circuits by GPU-accelerated graph-based approach.", "DBLP authors": ["Xuexin Liu", "Sheldon X.-D. Tan", "Hai Wang"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176615", "OA papers": [{"PaperId": "https://openalex.org/W4233217607", "PaperTitle": "Parallel statistical analysis of analog circuits by GPU-accelerated graph-based approach", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["None Zhanwei Liu", "Shao Min Tan", "None Weidong Wang"]}]}, {"DBLP title": "Automated critical device identification for configurable analogue transistors.", "DBLP authors": ["Robert Rudolf", "Pouya Taatizadeh", "Reuben Wilcock", "Peter R. Wilson"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176616", "OA papers": [{"PaperId": "https://openalex.org/W3141087050", "PaperTitle": "Automated critical device identification for configurable analogue transistors", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Rudolf", "Taatizadeh", "Wilcock", "Wilson"]}]}, {"DBLP title": "Analysis of multi-domain scenarios for optimized dynamic power management strategies.", "DBLP authors": ["Jochen Zimmermann", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176617", "OA papers": [{"PaperId": "https://openalex.org/W3140051597", "PaperTitle": "Analysis of multi-domain scenarios for optimized dynamic power management strategies", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Zimmermann", "Bringmann", "Rosenstiely"]}]}, {"DBLP title": "PUF-based secure test wrapper design for cryptographic SoC testing.", "DBLP authors": ["Amitabh Das", "\u00dcnal Ko\u00e7abas", "Ahmad-Reza Sadeghi", "Ingrid Verbauwhede"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176618", "OA papers": [{"PaperId": "https://openalex.org/W3147830305", "PaperTitle": "PUF-based secure test wrapper design for cryptographic SoC testing", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Kocabas", "Sadeghi", "Verbauwhede"]}]}, {"DBLP title": "Analysis of instruction-level vulnerability to dynamic voltage and temperature variations.", "DBLP authors": ["Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176659", "OA papers": [{"PaperId": "https://openalex.org/W3141479522", "PaperTitle": "Analysis of instruction-level vulnerability to dynamic voltage and temperature variations", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, San Diego": 2.0, "University of Bologna": 1.0}, "Authors": ["Rahimi", "Benini", "Gupta"]}]}, {"DBLP title": "CrashTest'ing SWAT: Accurate, gate-level evaluation of symptom-based resiliency solutions.", "DBLP authors": ["Andrea Pellegrini", "Robert Smolinski", "Lei Chen", "Xin Fu", "Siva Kumar Sastry Hari", "Junhao Jiang", "Sarita V. Adve", "Todd M. Austin", "Valeria Bertacco"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176660", "OA papers": [{"PaperId": "https://openalex.org/W3142506685", "PaperTitle": "CrashTest'ing SWAT: Accurate, gate-level evaluation of symptom-based resiliency solutions", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "University of Illinois Urbana-Champaign": 5.0}, "Authors": ["Pellegrini", "Smolinski", "Chen", "Fu", "Hari", "Jiang", "Adve", "Austin", "Bertacco"]}]}, {"DBLP title": "A hybrid HW-SW approach for intermittent error mitigation in streaming-based embedded systems.", "DBLP authors": ["Mohamed M. Sabry", "David Atienza", "Francky Catthoor"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176661", "OA papers": [{"PaperId": "https://openalex.org/W3148359138", "PaperTitle": "A hybrid HW-SW approach for intermittent error mitigation in streaming-based embedded systems", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Sabry", "Atienza", "Catthoor"]}]}, {"DBLP title": "Probabilistic response time bound for CAN messages with arbitrary deadlines.", "DBLP authors": ["Philip Axer", "Maurice Sebastian", "Rolf Ernst"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176662", "OA papers": [{"PaperId": "https://openalex.org/W3143403491", "PaperTitle": "Probabilistic response time bound for CAN messages with arbitrary deadlines", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Axer", "Sebastian", "Ernst"]}]}, {"DBLP title": "Exploring pausible clocking based GALS design for 40-nm system integration.", "DBLP authors": ["Xin Fan", "Milos Krstic", "Eckhard Grass", "Birgit Sanders", "Christoph Heer"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176663", "OA papers": [{"PaperId": "https://openalex.org/W3146749039", "PaperTitle": "Exploring pausible clocking based GALS design for 40-nm system integration", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Fan", "Krstic", "Grass", "Sanders", "Heer"]}]}, {"DBLP title": "Static analysis of asynchronous clock domain crossings.", "DBLP authors": ["Shubhyant Chaturvedi"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176664", "OA papers": [{"PaperId": "https://openalex.org/W3147673367", "PaperTitle": "Static analysis of asynchronous clock domain crossings", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Chaturvedi"]}]}, {"DBLP title": "A scalable GPU-based approach to accelerate the multiple-choice knapsack problem.", "DBLP authors": ["Bharath Suri", "Unmesh D. Bordoloi", "Petru Eles"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176665", "OA papers": [{"PaperId": "https://openalex.org/W3141471645", "PaperTitle": "A scalable GPU-based approach to accelerate the multiple-choice knapsack problem", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Suri", "Bordoloi", "Eles"]}]}, {"DBLP title": "Enhancing non-linear kernels by an optimized memory hierarchy in a High Level Synthesis flow.", "DBLP authors": ["St\u00e9phane Mancini", "Fr\u00e9d\u00e9ric Rousseau"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176666", "OA papers": [{"PaperId": "https://openalex.org/W3139948261", "PaperTitle": "Enhancing non-linear kernels by an optimized memory hierarchy in a High Level Synthesis flow", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Mancini"]}]}, {"DBLP title": "Workload-aware voltage regulator optimization for power efficient multi-core processors.", "DBLP authors": ["Abhishek A. Sinkar", "Hao Wang", "Nam Sung Kim"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176667", "OA papers": [{"PaperId": "https://openalex.org/W3152411435", "PaperTitle": "Workload-aware voltage regulator optimization for power efficient multi-core processors", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Sinkar", "Wang", "Kim"]}]}, {"DBLP title": "An energy efficient DRAM subsystem for 3D integrated SoCs.", "DBLP authors": ["Christian Weis", "Igor Loi", "Luca Benini", "Norbert Wehn"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176668", "OA papers": [{"PaperId": "https://openalex.org/W3140615508", "PaperTitle": "An energy efficient DRAM subsystem for 3D integrated SoCs", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Weis", "Loi", "Benini", "Wehn"]}]}, {"DBLP title": "Eliminating invariants in UML/OCL models.", "DBLP authors": ["Mathias Soeken", "Robert Wille", "Rolf Drechsler"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176669", "OA papers": [{"PaperId": "https://openalex.org/W3148605620", "PaperTitle": "Eliminating invariants in UML/OCL models", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Soeken", "Wille", "Drechsler"]}]}, {"DBLP title": "On-chip source synchronous interface timing test scheme with calibration.", "DBLP authors": ["Hyunjin Kim", "Jacob A. Abraham"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176574", "OA papers": [{"PaperId": "https://openalex.org/W3146332385", "PaperTitle": "On-chip source synchronous interface timing test scheme with calibration", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Kim", "Abraham"]}]}, {"DBLP title": "Efficient variation-aware EM-semiconductor coupled solver for the TSV structures in 3D IC.", "DBLP authors": ["Yuanzhe Xu", "Wenjian Yu", "Quan Chen", "Lijun Jiang", "Ngai Wong"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176583", "OA papers": [{"PaperId": "https://openalex.org/W4234231545", "PaperTitle": "Efficient variation-aware EM-semiconductor coupled solver for the TSV structures in 3D IC", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Department of Electrical and Electronic Engineering, The University of Hong Kong, Hong Kong, China": 4.0, "Tsinghua University": 1.0}, "Authors": ["N. Xu", "None Jingyi Yu", "None wei Chen", "None Zhuo Jiang", "None Yung-Chang Wong"]}]}, {"DBLP title": "Verifying jitter in an analog and mixed signal design using dynamic time warping.", "DBLP authors": ["Rajeev Narayanan", "Alaeddine Daghar", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176584", "OA papers": [{"PaperId": "https://openalex.org/W3149986957", "PaperTitle": "Verifying jitter in an analog and mixed signal design using dynamic time warping", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Narayanan", "Daghar", "Zaki", "Tahar"]}]}, {"DBLP title": "MEDS: Mockup Electronic Data Sheets for automated testing of cyber-physical systems using digital mockups.", "DBLP authors": ["Bailey Miller", "Frank Vahid", "Tony Givargis"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176585", "OA papers": [{"PaperId": "https://openalex.org/W3144899370", "PaperTitle": "MEDS: Mockup Electronic Data Sheets for automated testing of cyber-physical systems using digital mockups", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Miller", "Vahid", "Givargis"]}]}, {"DBLP title": "Component-based and aspect-oriented methodology and tool for Real-Time Embedded Control Systems Design.", "DBLP authors": ["R\u00e9dha Hamouche", "R\u00e9my Kocik"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176586", "OA papers": [{"PaperId": "https://openalex.org/W3144516564", "PaperTitle": "Component-based and aspect-oriented methodology and tool for Real-Time Embedded Control Systems Design", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Hamouche", "Kocik"]}]}, {"DBLP title": "Cyber-physical cloud computing: The binding and migration problem.", "DBLP authors": ["Christoph M. Kirsch", "Eloi Pereira", "Raja Sengupta", "Hao Chen", "Robert Hansen", "Jiangchuan Huang", "Florian Landolt", "Michael Lippautz", "Andreas Rottmann", "Ryan Swick", "Rainer Trummer", "D. Vizzini"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176587", "OA papers": [{"PaperId": "https://openalex.org/W3140057936", "PaperTitle": "Cyber-physical cloud computing: The binding and migration problem", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Salzburg": 5.0, "University of California, Berkeley": 7.0}, "Authors": ["Kirsch", "Pereira", "Sengupta", "Chen", "Hansen", "Huang", "Landolt", "Lippautz", "Rottmann", "Swick", "Trummer", "Vizzini"]}]}, {"DBLP title": "An adaptive approach for online fault management in many-core architectures.", "DBLP authors": ["Cristiana Bolchini", "Antonio Miele", "Donatella Sciuto"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176589", "OA papers": [{"PaperId": "https://openalex.org/W3146450366", "PaperTitle": "An adaptive approach for online fault management in many-core architectures", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Bolchini", "Miele", "Sciuto"]}]}, {"DBLP title": "An hybrid architecture to detect transient faults in microprocessors: An experimental validation.", "DBLP authors": ["Salvatore Campagna", "Massimo Violante"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176590", "OA papers": [{"PaperId": "https://openalex.org/W3140855051", "PaperTitle": "An hybrid architecture to detect transient faults in microprocessors: An experimental validation", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Campagna", "Violante"]}]}, {"DBLP title": "Evaluation of a new RFID system performance monitoring approach.", "DBLP authors": ["Gilles Fritz", "Vincent Beroulle", "Oum-El-Kheir Aktouf", "David H\u00e9ly"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176591", "OA papers": [{"PaperId": "https://openalex.org/W3149752673", "PaperTitle": "Evaluation of a new RFID system performance monitoring approach", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Fritz", "Beroulle", "Aktouf", "Hely"]}]}, {"DBLP title": "A framework for simulating hybrid MTJ/CMOS circuits: Atoms to system approach.", "DBLP authors": ["Georgios Panagopoulos", "Charles Augustine", "Kaushik Roy"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176592", "OA papers": [{"PaperId": "https://openalex.org/W3146279708", "PaperTitle": "A framework for simulating hybrid MTJ/CMOS circuits: Atoms to system approach", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Purdue University System": 3.0}, "Authors": ["Panagopoulos", "Augustine", "Roy"]}]}, {"DBLP title": "A block-level flash memory management scheme for reducing write activities in PCM-based embedded systems.", "DBLP authors": ["Duo Liu", "Tianzheng Wang", "Yi Wang", "Zhiwei Qin", "Zili Shao"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176593", "OA papers": [{"PaperId": "https://openalex.org/W4241721528", "PaperTitle": "A block-level flash memory management scheme for reducing write activities in PCM-based embedded systems", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Zhanwei Liu", "None Weidong Wang", "None Weidong Wang", "N. Qin", "None Jianhua Shao"]}]}, {"DBLP title": "Architecting a common-source-line array for bipolar non-volatile memory devices.", "DBLP authors": ["Bo Zhao", "Jun Yang", "Youtao Zhang", "Yiran Chen", "Hai Li"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176594", "OA papers": [{"PaperId": "https://openalex.org/W4239242923", "PaperTitle": "Architecting a common-source-line array for bipolar non-volatile memory devices", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Pittsburgh": 4.0, "SUNY Polytechnic Institute": 1.0}, "Authors": ["None J. Zhao", "None Liuqing Yang", "None Wanping Zhang", "None wei Chen", "None Chengbin Li"]}]}, {"DBLP title": "Layout-aware optimization of stt mrams.", "DBLP authors": ["Sumeet Kumar Gupta", "Sang Phill Park", "Niladri Narayan Mojumder", "Kaushik Roy"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176595", "OA papers": [{"PaperId": "https://openalex.org/W3144904247", "PaperTitle": "Layout-aware optimization of stt mrams", "Year": 2012, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {}, "Authors": ["Gupta", "Park", "Mojumder", "Roy"]}]}, {"DBLP title": "Characterization of the bistable ring PUF.", "DBLP authors": ["Qingqing Chen", "Gy\u00f6rgy Csaba", "Paolo Lugli", "Ulf Schlichtmann", "Ulrich R\u00fchrmair"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176596", "OA papers": [{"PaperId": "https://openalex.org/W3146220423", "PaperTitle": "Characterization of the bistable ring PUF", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Munich": 4.5, "University of Notre Dame": 0.5}, "Authors": ["Chen", "Csaba", "Lugli", "Schlichtmann", "Ruhrmair"]}]}, {"DBLP title": "An operational matrix-based algorithm for simulating linear and fractional differential circuits.", "DBLP authors": ["Yuanzhe Wang", "Haotian Liu", "Grantham K. H. Pang", "Ngai Wong"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176597", "OA papers": [{"PaperId": "https://openalex.org/W4253738067", "PaperTitle": "An operational matrix-based algorithm for simulating linear and fractional differential circuits", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Department of Electrical and Electronic Engineering, The University of Hong Kong, Hong Kong, China": 4.0}, "Authors": ["None Weidong Wang", "None Zhanwei Liu", "Geordi Pang", "None Yung-Chang Wong"]}]}, {"DBLP title": "A flexible and fast software implementation of the FFT on the BPE platform.", "DBLP authors": ["Teo Cupaiuolo", "Daniele Lo Iacono"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176598", "OA papers": [{"PaperId": "https://openalex.org/W4229694606", "PaperTitle": "A flexible and fast software implementation of the FFT on the BPE platform", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Teo Cupaiuolo", "Daniele Lo Iacono"]}]}, {"DBLP title": "Hierarchical propagation of geometric constraints for full-custom physical design of ICs.", "DBLP authors": ["Maximilian Mittag", "Andreas Krinke", "G\u00f6ran Jerke", "Wolfgang Rosenstiel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176599", "OA papers": [{"PaperId": "https://openalex.org/W3147776005", "PaperTitle": "Hierarchical propagation of geometric constraints for full-custom physical design of ICs", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Robert Bosch (Germany)": 2.0, "TU Dresden": 1.0, "University of T\u00fcbingen": 1.0}, "Authors": ["Mittag", "Krinke", "Jerke", "Rosenstiel"]}]}, {"DBLP title": "Double-patterning friendly grid-based detailed routing with online conflict resolution.", "DBLP authors": ["Islam S. Abed", "Amr G. Wassal"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176706", "OA papers": [{"PaperId": "https://openalex.org/W3142152308", "PaperTitle": "Double-patterning friendly grid-based detailed routing with online conflict resolution", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cairo University": 1.0}, "Authors": ["Abed", "Wassal"]}]}, {"DBLP title": "Design and analysis of via-configurable routing fabrics for structured ASICs.", "DBLP authors": ["Hsin-Pei Tsai", "Rung-Bin Lin", "Liang-Chi Lai"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176707", "OA papers": [{"PaperId": "https://openalex.org/W4253175183", "PaperTitle": "Design and analysis of via-configurable routing fabrics for structured ASICs", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Er-Jung Tsai", "Carol Sze Ki Lin", "None Jiangshan Lai"]}]}, {"DBLP title": "Variation-aware leakage power model extraction for system-level hierarchical power analysis.", "DBLP authors": ["Yang Xu", "Bing Li", "Ralph Hasholzner", "Bernhard Rohfleisch", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176495", "OA papers": [{"PaperId": "https://openalex.org/W3149859224", "PaperTitle": "Variation-aware leakage power model extraction for system-level hierarchical power analysis", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Xu", "Li", "Hasholzner", "Rohfleisch", "Haubeltz", "Teichz"]}]}, {"DBLP title": "Runtime power estimator calibration for high-performance microprocessors.", "DBLP authors": ["Hai Wang", "Sheldon X.-D. Tan", "Xuexin Liu", "Ashish Gupta"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176496", "OA papers": [{"PaperId": "https://openalex.org/W3145902900", "PaperTitle": "Runtime power estimator calibration for high-performance microprocessors", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Wang", "Tan", "Liu", "Gupta"]}]}, {"DBLP title": "Estimation based power and supply voltage management for future RF-powered multi-core smart cards.", "DBLP authors": ["Norbert Druml", "Christian Steger", "Reinhold Weiss", "Andreas Genser", "Josef Haid"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176497", "OA papers": [{"PaperId": "https://openalex.org/W3139820721", "PaperTitle": "Estimation based power and supply voltage management for future RF-powered multi-core smart cards", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Graz University of Technology": 3.0, "Infineon Technologies (Austria)": 2.0}, "Authors": ["Druml", "Steger", "Weiss", "Genser", "Haid"]}]}, {"DBLP title": "Application-specific memory partitioning for joint energy and lifetime optimization.", "DBLP authors": ["Haroon Mahmood", "Massimo Poncino", "Mirko Loghi", "Enrico Macii"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176498", "OA papers": [{"PaperId": "https://openalex.org/W3150382070", "PaperTitle": "Application-specific memory partitioning for joint energy and lifetime optimization", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 3.0, "University of Udine": 1.0}, "Authors": ["Mahmood", "Poncino", "Loghi", "Macii"]}]}, {"DBLP title": "Hybrid source-level simulation of data caches using abstract cache models.", "DBLP authors": ["Stefan Stattelmann", "Gernot Gebhard", "Christoph Cullmann", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176500", "OA papers": [{"PaperId": "https://openalex.org/W3146396127", "PaperTitle": "Hybrid source-level simulation of data caches using abstract cache models", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Stattelmann", "Gebhard", "Cullmann", "Bringmann", "Rosenstiel"]}]}, {"DBLP title": "Accurate source-level simulation of embedded software with respect to compiler optimizations.", "DBLP authors": ["Zhonglei Wang", "J\u00f6rg Henkel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176501", "OA papers": [{"PaperId": "https://openalex.org/W4251963704", "PaperTitle": "Accurate source-level simulation of embedded software with respect to compiler optimizations", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Weidong Wang", "Jorg Henkel"]}]}, {"DBLP title": "Scheduling for register file energy minimization in explicit datapath architectures.", "DBLP authors": ["Dongrui She", "Yifan He", "Bart Mesman", "Henk Corporaal"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176502", "OA papers": [{"PaperId": "https://openalex.org/W3147369390", "PaperTitle": "Scheduling for register file energy minimization in explicit datapath architectures", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["He", "Mesman", "Corporaal"]}]}, {"DBLP title": "Multi-objective aware extraction of task-level parallelism using genetic algorithms.", "DBLP authors": ["Daniel Cordes", "Peter Marwedel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176503", "OA papers": [{"PaperId": "https://openalex.org/W3149657061", "PaperTitle": "Multi-objective aware extraction of task-level parallelism using genetic algorithms", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Cordes", "Marwedel"]}]}, {"DBLP title": "RTL analysis and modifications for improving at-speed test.", "DBLP authors": ["Kai-Hui Chang", "Hong-Zu Chou", "Igor L. Markov"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176504", "OA papers": [{"PaperId": "https://openalex.org/W4229759348", "PaperTitle": "RTL analysis and modifications for improving at-speed test", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Avery Design Systems (United States)": 3.0}, "Authors": ["None Dau-Chyrh Chang", "None Chou", "Igor L. Markov"]}]}, {"DBLP title": "Test generation for clock-domain crossing faults in integrated circuits.", "DBLP authors": ["Naghmeh Karimi", "Krishnendu Chakrabarty", "Pallav Gupta", "Srinivas Patil"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176505", "OA papers": [{"PaperId": "https://openalex.org/W3149260006", "PaperTitle": "Test generation for clock-domain crossing faults in integrated circuits", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Duke University": 2.0, "Intel (United States)": 2.0}, "Authors": ["Karimi", "Chakrabarty", "Gupta", "Patil"]}]}, {"DBLP title": "A new SBST algorithm for testing the register file of VLIW processors.", "DBLP authors": ["Davide Sabena", "Matteo Sonza Reorda", "Luca Sterpone"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176506", "OA papers": [{"PaperId": "https://openalex.org/W3140566188", "PaperTitle": "A new SBST algorithm for testing the register file of VLIW processors", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Sabena", "Reorda", "Sterpone"]}]}, {"DBLP title": "On the optimality of K longest path generation algorithm under memory constraints.", "DBLP authors": ["Jie Jiang", "Matthias Sauer", "Alexander Czutro", "Bernd Becker", "Ilia Polian"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176507", "OA papers": [{"PaperId": "https://openalex.org/W3141269131", "PaperTitle": "On the optimality of K longest path generation algorithm under memory constraints", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Passau": 2.0, "University of Freiburg": 3.0}, "Authors": ["Jiang", "Sauer", "Czutro", "Becker", "Polian"]}]}, {"DBLP title": "A closed-loop system for artifact mitigation in ambulatory electrocardiogram monitoring.", "DBLP authors": ["Mohammed Shoaib", "Gene Marsh", "Harinath Garudadri", "Somdeb Majumdar"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176510", "OA papers": [{"PaperId": "https://openalex.org/W3144494369", "PaperTitle": "A closed-loop system for artifact mitigation in ambulatory electrocardiogram monitoring", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Shoaib", "Garudadri"]}]}, {"DBLP title": "Enabling advanced inference on sensor nodes through direct use of compressively-sensed signals.", "DBLP authors": ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176511", "OA papers": [{"PaperId": "https://openalex.org/W3150116816", "PaperTitle": "Enabling advanced inference on sensor nodes through direct use of compressively-sensed signals", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Shoaib", "Jha", "Verma"]}]}, {"DBLP title": "A multi-parameter bio-electric ASIC sensor with integrated 2-wire data transmission protocol for wearable healthcare system.", "DBLP authors": ["Geng Yang", "Jian Chen", "Fredrik Jonsson", "Hannu Tenhunen", "Li-Rong Zheng"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176512", "OA papers": [{"PaperId": "https://openalex.org/W4237477214", "PaperTitle": "A multi-parameter bio-electric ASIC sensor with integrated 2-wire data transmission protocol for wearable healthcare system", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["None Guanghua Yang", "None wei Chen", "Fredrik Jonsson", "Hannu Tenhunen", "None Li-Rong Zheng"]}]}, {"DBLP title": "Energy-efficient branch prediction with Compiler-guided History Stack.", "DBLP authors": ["Mingxing Tan", "Xianhua Liu", "Zichao Xie", "Dong Tong", "Xu Cheng"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176513", "OA papers": [{"PaperId": "https://openalex.org/W4251587734", "PaperTitle": "Energy-efficient branch prediction with Compiler-guided History Stack", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Peking University": 5.0}, "Authors": ["None Yee Ann Tan", "None Zhanwei Liu", "Wenlei Xie", "None Pinzhang Tong", "None JIANG Cheng"]}]}, {"DBLP title": "Toward virtualizing branch direction prediction.", "DBLP authors": ["Maryam Sadooghi-Alvandi", "Kaveh Aasaraai", "Andreas Moshovos"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176514", "OA papers": [{"PaperId": "https://openalex.org/W4214851387", "PaperTitle": "Toward virtualizing branch direction prediction", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Maryam Sadooghi-Alvandi", "Kaveh Aasaraai", "Andreas Moshovos"]}]}, {"DBLP title": "S/DC: A storage and energy efficient data prefetcher.", "DBLP authors": ["Xianglei Dang", "Xiaoyin Wang", "Dong Tong", "Junlin Lu", "Jiangfang Yi", "Keyi Wang"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176515", "OA papers": [{"PaperId": "https://openalex.org/W4250733945", "PaperTitle": "S/DC: A storage and energy efficient data prefetcher", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Tuan Hoang Dang", "None Weidong Wang", "None Hua-ching Tong", "None Robert Lu", "None Zhang Yi", "None Weidong Wang"]}]}, {"DBLP title": "An architecture-level approach for mitigating the impact of process variations on extensible processors.", "DBLP authors": ["Mehdi Kamal", "Ali Afzali-Kusha", "Saeed Safari", "Massoud Pedram"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176516", "OA papers": [{"PaperId": "https://openalex.org/W3143054877", "PaperTitle": "An architecture-level approach for mitigating the impact of process variations on extensible processors", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 3.0, "University of Southern California": 0.5, "Engineering Systems (United States)": 0.5}, "Authors": ["Kamal", "Afzali-Kusha", "Safari", "Pedram"]}]}, {"DBLP title": "PCASA: Probabilistic control-adjusted Selective Allocation for shared caches.", "DBLP authors": ["Konstantinos Aisopos", "Jaideep Moses", "Ramesh Illikkal", "Ravishankar R. Iyer", "Donald Newell"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176517", "OA papers": [{"PaperId": "https://openalex.org/W3149280674", "PaperTitle": "PCASA: Probabilistic control-adjusted Selective Allocation for shared caches", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Aisopos", "Moses", "Illikkal", "Iyer", "Newell"]}]}, {"DBLP title": "Dynamic Directories: A mechanism for reducing on-chip interconnect power in multicores.", "DBLP authors": ["Abhishek Das", "Matthew Schuchhardt", "Nikos Hardavellas", "Gokhan Memik", "Alok N. Choudhary"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176456", "OA papers": [{"PaperId": "https://openalex.org/W3143797773", "PaperTitle": "Dynamic Directories: A mechanism for reducing on-chip interconnect power in multicores", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Schuchhardt", "Hardavellas", "Memik", "Choudhary"]}]}, {"DBLP title": "Dynamic cache management in multi-core architectures through run-time adaptation.", "DBLP authors": ["Fazal Hameed", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176518", "OA papers": [{"PaperId": "https://openalex.org/W3149932330", "PaperTitle": "Dynamic cache management in multi-core architectures through run-time adaptation", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Hameed", "Bauer"]}]}, {"DBLP title": "Design of a collective communication infrastructure for barrier synchronization in cluster-based nanoscale MPSoCs.", "DBLP authors": ["Jos\u00e9 L. Abell\u00e1n", "Juan Fern\u00e1ndez Peinador", "Manuel E. Acacio", "Davide Bertozzi", "Daniele Bortolotti", "Andrea Marongiu", "Luca Benini"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176519", "OA papers": [{"PaperId": "https://openalex.org/W3152087389", "PaperTitle": "Design of a collective communication infrastructure for barrier synchronization in cluster-based nanoscale MPSoCs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Murcia": 3.0, "University of Ferrara": 1.0, "University of Bologna": 3.0}, "Authors": ["Abellan", "Fernandez", "Acacio", "Bertozzi", "Bortolotti", "Marongiu", "Benini"]}]}, {"DBLP title": "Preemption delay analysis for floating non-preemptive region scheduling.", "DBLP authors": ["Jos\u00e9 Marinho", "Vincent N\u00e9lis", "Stefan M. Petters", "Isabelle Puaut"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176520", "OA papers": [{"PaperId": "https://openalex.org/W3140720277", "PaperTitle": "Preemption delay analysis for floating non-preemptive region scheduling", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic Institute of Porto": 3.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "University of Rennes": 0.5}, "Authors": ["Marinho", "Nelis", "Petters", "Puaut"]}]}, {"DBLP title": "Harmonic semi-partitioned scheduling for fixed-priority real-time tasks on multi-core platform.", "DBLP authors": ["Ming Fan", "Gang Quan"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176521", "OA papers": [{"PaperId": "https://openalex.org/W4255470653", "PaperTitle": "Harmonic semi-partitioned scheduling for fixed-priority real-time tasks on multi-core platform", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Jiahuan Fan", "None Xie Quan"]}]}, {"DBLP title": "Static scheduling of a Time-Triggered Network-on-Chip based on SMT solving.", "DBLP authors": ["Jia Huang", "Jan Olaf Blech", "Andreas Raabe", "Christian Buckl", "Alois C. Knoll"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176522", "OA papers": [{"PaperId": "https://openalex.org/W4245932569", "PaperTitle": "Static scheduling of a Time-Triggered Network-on-Chip based on SMT solving", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Fortiss": 5.0}, "Authors": ["None Xubo Huang", "Jan Olaf Blech", "Andreas Raabe", "Christian Buckl", "Alois Knoll"]}]}, {"DBLP title": "Formal analysis of sporadic overload in real-time systems.", "DBLP authors": ["Sophie Quinton", "Matthias Hanke", "Rolf Ernst"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176523", "OA papers": []}, {"DBLP title": "Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis.", "DBLP authors": ["Yu Cai", "Erich F. Haratsch", "Onur Mutlu", "Ken Mai"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176524", "OA papers": [{"PaperId": "https://openalex.org/W4251178606", "PaperTitle": "Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["None Zhisong Cai", "Erich F. Haratsch", "O. Mutlu", "None Ken Mai"]}]}, {"DBLP title": "Modeling and testing of interference faults in the nano NAND Flash memory.", "DBLP authors": ["Jin Zha", "Xiaole Cui", "Chung Len Lee"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176525", "OA papers": [{"PaperId": "https://openalex.org/W4238197708", "PaperTitle": "Modeling and testing of interference faults in the nano NAND Flash memory", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Jin Zha", "None fengjie cui", "None Sangho Lee"]}]}, {"DBLP title": "Impact of resistive-open defects on the heat current of TAS-MRAM architectures.", "DBLP authors": ["Joao Azevedo", "Arnaud Virazel", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri-Sanial", "Guillaume Prenat", "J\u00e9r\u00e9my Alvarez-Herault", "Ken Mackay"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176526", "OA papers": [{"PaperId": "https://openalex.org/W3146714606", "PaperTitle": "Impact of resistive-open defects on the heat current of TAS-MRAM architectures", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Azevedo", "Virazel", "Bosio", "Dilillo", "Girard", "Todri", "Prenat", "Alvarez-Herault", "Mackay"]}]}, {"DBLP title": "TempoMP: Integrated prediction and management of temperature in heterogeneous MPSoCs.", "DBLP authors": ["Shervin Sharifi", "Raid Zuhair Ayoub", "Tajana Simunic Rosing"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176542", "OA papers": [{"PaperId": "https://openalex.org/W3149810617", "PaperTitle": "TempoMP: Integrated prediction and management of temperature in heterogeneous MPSoCs", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Mohammad Ali Sharifi", "Ayoub", "Rosing"]}]}, {"DBLP title": "Thermal balancing of liquid-cooled 3D-MPSoCs using channel modulation.", "DBLP authors": ["Mohamed M. Sabry", "Arvind Sridhar", "David Atienza"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176543", "OA papers": [{"PaperId": "https://openalex.org/W3151656656", "PaperTitle": "Thermal balancing of liquid-cooled 3D-MPSoCs using channel modulation", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Sabry", "Sridhar", "Atienza"]}]}, {"DBLP title": "Statistical thermal modeling and optimization considering leakage power variations.", "DBLP authors": ["Da-Cheng Juan", "Yi-Lin Chuang", "Diana Marculescu", "Yao-Wen Chang"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176544", "OA papers": [{"PaperId": "https://openalex.org/W4253635184", "PaperTitle": "Statistical thermal modeling and optimization considering leakage power variations", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Xiao Juan", "None Shui-Lung Chuang", "Diana Marculescu", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "Analysis and runtime management of 3D systems with stacked DRAM for boosting energy efficiency.", "DBLP authors": ["Jie Meng", "Ayse K. Coskun"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176545", "OA papers": [{"PaperId": "https://openalex.org/W3141627443", "PaperTitle": "Analysis and runtime management of 3D systems with stacked DRAM for boosting energy efficiency", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Meng", "Coskun"]}]}, {"DBLP title": "A guiding coverage metric for formal verification.", "DBLP authors": ["Finn Haedicke", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176546", "OA papers": [{"PaperId": "https://openalex.org/W3142533165", "PaperTitle": "A guiding coverage metric for formal verification", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Haedicke", "Grosse", "Drechsler"]}]}, {"DBLP title": "Verification of partial designs using incremental QBF solving.", "DBLP authors": ["Paolo Marin", "Christian Miller", "Matthew Lewis", "Bernd Becker"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176547", "OA papers": [{"PaperId": "https://openalex.org/W3145623039", "PaperTitle": "Verification of partial designs using incremental QBF solving", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Miller", "Lewis", "Becker"]}]}, {"DBLP title": "Non-solution implications using reverse domination in a modern SAT-based debugging environment.", "DBLP authors": ["Bao Le", "Hratch Mangassarian", "Brian Keng", "Andreas G. Veneris"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176548", "OA papers": [{"PaperId": "https://openalex.org/W3150233949", "PaperTitle": "Non-solution implications using reverse domination in a modern SAT-based debugging environment", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Le", "Mangassarian", "Keng", "Veneris"]}]}, {"DBLP title": "Optimizing performance analysis for synchronous dataflow graphs with shared resources.", "DBLP authors": ["Daniel Thiele", "Rolf Ernst"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176549", "OA papers": [{"PaperId": "https://openalex.org/W3149056382", "PaperTitle": "Optimizing performance analysis for synchronous dataflow graphs with shared resources", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 1.0}, "Authors": ["Thiele", "Ernst"]}]}, {"DBLP title": "Compositional system-level design exploration with planning of high-level synthesis.", "DBLP authors": ["Hung-Yi Liu", "Michele Petracca", "Luca P. Carloni"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176550", "OA papers": [{"PaperId": "https://openalex.org/W3146054601", "PaperTitle": "Compositional system-level design exploration with planning of high-level synthesis", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Columbia University": 3.0}, "Authors": ["Liu", "Petracca", "Carloni"]}]}, {"DBLP title": "Correct-by-construction multi-component SoC design.", "DBLP authors": ["Roopak Sinha", "Partha S. Roop", "Zoran Salcic", "Samik Basu"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176551", "OA papers": [{"PaperId": "https://openalex.org/W3144348753", "PaperTitle": "Correct-by-construction multi-component SoC design", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Sinha", "Roop", "Salcic", "Basu"]}]}, {"DBLP title": "Model checking of Scenario-Aware Dataflow with CADP.", "DBLP authors": ["Bart D. Theelen", "Joost-Pieter Katoen", "Hao Wu"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176552", "OA papers": [{"PaperId": "https://openalex.org/W3147678081", "PaperTitle": "Model checking of Scenario-Aware Dataflow with CADP", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Theelen", "Katoen", "Wu"]}]}, {"DBLP title": "An instruction scratchpad memory allocation for the precision timed architecture.", "DBLP authors": ["Aayush Prakash", "Hiren D. Patel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176553", "OA papers": [{"PaperId": "https://openalex.org/W3147663759", "PaperTitle": "An instruction scratchpad memory allocation for the precision timed architecture", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Prakash", "Patel"]}]}, {"DBLP title": "Bounding WCET of applications using SDRAM with Priority Based Budget Scheduling in MPSoCs.", "DBLP authors": ["Hardik Shah", "Andreas Raabe", "Alois C. Knoll"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176554", "OA papers": [{"PaperId": "https://openalex.org/W3151935685", "PaperTitle": "Bounding WCET of applications using SDRAM with Priority Based Budget Scheduling in MPSoCs", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Shah", "Raabe"]}]}, {"DBLP title": "Time analysable synchronisation techniques for parallelised hard real-time applications.", "DBLP authors": ["Mike Gerdes", "Florian Kluge", "Theo Ungerer", "Christine Rochange", "Pascal Sainrat"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176555", "OA papers": [{"PaperId": "https://openalex.org/W3141589891", "PaperTitle": "Time analysable synchronisation techniques for parallelised hard real-time applications", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Gerdes", "Ungerer", "Rochange", "Sainrat"]}]}, {"DBLP title": "Design for test and reliability in ultimate CMOS.", "DBLP authors": ["Michael Nicolaidis", "Lorena Anghel", "Nacer-Eddine Zergainoh", "Yervant Zorian", "Tanay Karnik", "Keith A. Bowman", "James W. Tschanz", "Shih-Lien Lu", "Carlos Tokunaga", "Arijit Raychowdhury", "Muhammad M. Khellah", "Jaydeep Kulkarni", "Vivek De", "Dimiter Avresky"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176556", "OA papers": [{"PaperId": "https://openalex.org/W3145314308", "PaperTitle": "Design for test and reliability in ultimate CMOS", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Nicolaidis", "Anghel", "Zergainoh", "Zorian", "Karnik", "Bowman", "Tschanz", "Lu", "Tokunaga", "Raychowdhury", "Khellah", "Kulkarni", "Avresky"]}]}, {"DBLP title": "Virtual platforms: Breaking new grounds.", "DBLP authors": ["Rainer Leupers", "Grant Martin", "Roman Plyaskin", "Andreas Herkersdorf", "Frank Schirrmeister", "Tim Kogel", "Martin Vaupel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176558", "OA papers": [{"PaperId": "https://openalex.org/W3152327067", "PaperTitle": "Virtual platforms: Breaking new grounds", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"RWTH Aachen University": 1.0, "Synopsys (Switzerland)": 1.0, "Robert Bosch (Germany)": 1.0}, "Authors": ["Leupers", "Martin", "Plyaskin", "Herkersdorf", "Schirrmeister", "Kogel", "Vaupel"]}]}, {"DBLP title": "An FPGA-based accelerator for cortical object classification.", "DBLP authors": ["Mi Sun Park", "Srinidhi Kestur", "Jagdish Sabarad", "Vijaykrishnan Narayanan", "Mary Jane Irwin"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176559", "OA papers": [{"PaperId": "https://openalex.org/W4254393526", "PaperTitle": "An FPGA-based accelerator for cortical object classification", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Taewon Park", "Srinidhi Kestur", "Jagdish Sabarad", "V. Narayanan", "Mike Irwin"]}]}, {"DBLP title": "Power-efficient error-resiliency for H.264/AVC Context-Adaptive Variable Length Coding.", "DBLP authors": ["Muhammad Shafique", "Bruno Zatt", "Semeen Rehman", "Florian Kriebel", "J\u00f6rg Henkel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176560", "OA papers": [{"PaperId": "https://openalex.org/W3146700119", "PaperTitle": "Power-efficient error-resiliency for H.264/AVC Context-Adaptive Variable Length Coding", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Shafique", "Zatt", "Rehman", "Kriebel"]}]}, {"DBLP title": "Towards accurate hardware stereo correspondence: A real-time FPGA implementation of a segmentation-based adaptive support weight algorithm.", "DBLP authors": ["Christos Ttofis", "Theocharis Theocharides"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176561", "OA papers": [{"PaperId": "https://openalex.org/W3141345682", "PaperTitle": "Towards accurate hardware stereo correspondence: A real-time FPGA implementation of a segmentation-based adaptive support weight algorithm", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Ttofis", "Theocharides"]}]}, {"DBLP title": "An FPGA-based parallel processor for Black-Scholes option pricing using finite differences schemes.", "DBLP authors": ["Georgios Chatziparaskevas", "Andreas Brokalakis", "Ioannis Papaefstathiou"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176562", "OA papers": [{"PaperId": "https://openalex.org/W3152462041", "PaperTitle": "An FPGA-based parallel processor for Black-Scholes option pricing using finite differences schemes", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Chatziparaskevas", "Brokalakis", "Papaefstathiou"]}]}, {"DBLP title": "A SAT-based fitness function for evolutionary optimization of polymorphic circuits.", "DBLP authors": ["Luk\u00e1s Sekanina", "Zdenek Vas\u00edcek"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176563", "OA papers": [{"PaperId": "https://openalex.org/W3151420662", "PaperTitle": "A SAT-based fitness function for evolutionary optimization of polymorphic circuits", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Sekanina"]}]}, {"DBLP title": "Mach-Zehnder interferometer based design of all optical reversible binary adder.", "DBLP authors": ["Saurabh Kotiyal", "Himanshu Thapliyal", "Nagarajan Ranganathan"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176564", "OA papers": [{"PaperId": "https://openalex.org/W3140534972", "PaperTitle": "Mach-Zehnder interferometer based design of all optical reversible binary adder", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of South Florida": 2.0, "Duke University": 1.0}, "Authors": ["Kotiyal", "Thapliyal", "Ranganathan"]}]}, {"DBLP title": "Weighted area technique for electromechanically enabled logic computation with cantilever-based NEMS switches.", "DBLP authors": ["Shruti Patil", "Min-Woo Jang", "Chia-Ling Chen", "Dongjin Lee", "Zhijang Ye", "Walter E. Partlo", "David J. Lilja", "Stephen A. Campbell", "Tianhong Cui"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176565", "OA papers": [{"PaperId": "https://openalex.org/W3146371793", "PaperTitle": "Weighted area technique for electromechanically enabled logic computation with cantilever-based NEMS switches", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Patil", "Jang", "Chen", "Lee", "Ye", "Partlo", "Lilja", "Campbell", "Cui"]}]}, {"DBLP title": "Response-surface-based design space exploration and optimisation of wireless sensor nodes with tunable energy harvesters.", "DBLP authors": ["Leran Wang", "Tom J. Kazmierski", "Bashir M. Al-Hashimi", "Mansour Aloufi", "Joseph Wenninger"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176566", "OA papers": [{"PaperId": "https://openalex.org/W3142824472", "PaperTitle": "Response-surface-based design space exploration and optimisation of wireless sensor nodes with tunable energy harvesters", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Wang", "Kazmierski", "Al-Hashimi", "Aloufi", "Wenninger"]}]}, {"DBLP title": "Holistic modeling of embedded systems with multi-discipline feedback: Application to a Precollision Mitigation Braking System.", "DBLP authors": ["Antoine L\u00e9v\u00eaque", "Fran\u00e7ois P\u00eacheux", "Marie-Minerve Lou\u00ebrat", "Hassan Aboushady", "Fabio Cenni", "Serge Scotti", "Abdelbasset Massouri", "Laurent Clavier"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176567", "OA papers": [{"PaperId": "https://openalex.org/W3141109564", "PaperTitle": "Holistic modeling of embedded systems with multi-discipline feedback: Application to a Precollision Mitigation Braking System", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Leveque", "Pecheux", "Louerat", "Aboushady", "Cenni", "Scotti", "Massouri", "Clavier"]}]}, {"DBLP title": "Hierarchical analog circuit reliability analysis using multivariate nonlinear regression and active learning sample selection.", "DBLP authors": ["Elie Maricau", "Dimitri de Jonghe", "Georges G. E. Gielen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176568", "OA papers": [{"PaperId": "https://openalex.org/W4237114408", "PaperTitle": "Hierarchical analog circuit reliability analysis using multivariate nonlinear regression and active learning sample selection", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"KU Leuven": 3.0}, "Authors": ["Elie Maricau", "Dimitri De Jonghe", "Georges Gielen"]}]}, {"DBLP title": "A fast analog circuit yield estimation method for medium and high dimensional problems.", "DBLP authors": ["Bo Liu", "Jarir Messaoudi", "Georges G. E. Gielen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176569", "OA papers": [{"PaperId": "https://openalex.org/W3149202397", "PaperTitle": "A fast analog circuit yield estimation method for medium and high dimensional problems", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"KU Leuven": 3.0}, "Authors": ["Liu", "Messaoudi", "Gielen"]}]}, {"DBLP title": "Fast isomorphism testing for a graph-based analog circuit synthesis framework.", "DBLP authors": ["Markus Meissner", "Oliver Mitea", "Linda Luy", "Lars Hedrich"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176570", "OA papers": [{"PaperId": "https://openalex.org/W3148393872", "PaperTitle": "Fast isomorphism testing for a graph-based analog circuit synthesis framework", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Meissner", "Mitea", "Luy", "Hedrich"]}]}, {"DBLP title": "Design of streaming applications on MPSoCs using abstract clocks.", "DBLP authors": ["Abdoulaye Gamati\u00e9"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176571", "OA papers": [{"PaperId": "https://openalex.org/W3142756646", "PaperTitle": "Design of streaming applications on MPSoCs using abstract clocks", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Gamatie"]}]}, {"DBLP title": "SPDF: A schedulable parametric data-flow MoC.", "DBLP authors": ["Pascal Fradet", "Alain Girault", "Peter Poplavko"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176572", "OA papers": [{"PaperId": "https://openalex.org/W4254228869", "PaperTitle": "SPDF: A schedulable parametric data-flow MoC", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Pascal Fradet", "A Girault", "P. Poplavko"]}]}, {"DBLP title": "Modeling static-order schedules in synchronous dataflow graphs.", "DBLP authors": ["Morteza Damavandpeyma", "Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176588", "OA papers": [{"PaperId": "https://openalex.org/W2808180663", "PaperTitle": "Modeling static-order schedules in synchronous dataflow graphs", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Eindhoven University of Technology": 5.0}, "Authors": ["M. Damavandpeyma", "Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"]}]}, {"DBLP title": "Design space pruning through hybrid analysis in system-level design space exploration.", "DBLP authors": ["Roberta Piscitelli", "Andy D. Pimentel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176600", "OA papers": [{"PaperId": "https://openalex.org/W3145768848", "PaperTitle": "Design space pruning through hybrid analysis in system-level design space exploration", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Amsterdam": 2.0}, "Authors": ["Piscitelli", "Pimentel"]}]}, {"DBLP title": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "DBLP authors": ["Michael Richter", "Krishnendu Chakrabarty"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176601", "OA papers": [{"PaperId": "https://openalex.org/W4244496923", "PaperTitle": "Test pin count reduction for NoC-based Test delivery in multicore SOCs", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Potsdam": 1.0, "Duke University": 1.0}, "Authors": ["M. Richter", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "On effective TSV repair for 3D-stacked ICs.", "DBLP authors": ["Li Jiang", "Qiang Xu", "Bill Eklow"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176602", "OA papers": [{"PaperId": "https://openalex.org/W3143398174", "PaperTitle": "On effective TSV repair for 3D-stacked ICs", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {}, "Authors": ["Jiang", "Xu", "Eklow"]}]}, {"DBLP title": "DfT schemes for resistive open defects in RRAMs.", "DBLP authors": ["Nor Zaidi Haron", "Said Hamdioui"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176603", "OA papers": [{"PaperId": "https://openalex.org/W4252884382", "PaperTitle": "DfT schemes for resistive open defects in RRAMs", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Technical University of Malaysia Malacca": 1.0, "Delft University of Technology": 1.0}, "Authors": ["Nor Zaidi Haron", "Said Hamdioui"]}]}, {"DBLP title": "Timing Modeling with AUTOSAR - Current state and future directions.", "DBLP authors": ["Marie-Agn\u00e8s Peraldi-Frati", "Hans Blom", "Daniel Karlsson", "Stefan Kuntz"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176604", "OA papers": [{"PaperId": "https://openalex.org/W3144266104", "PaperTitle": "Timing Modeling with AUTOSAR - Current state and future directions", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Peraldi-Frati", "Blom", "Karlsson", "Kuntz"]}]}, {"DBLP title": "Challenges and new trends in probabilistic timing analysis.", "DBLP authors": ["Sophie Quinton", "Rolf Ernst", "Dominique Bertrand", "Patrick Meumeu Yomsi"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176605", "OA papers": [{"PaperId": "https://openalex.org/W4255071226", "PaperTitle": "Challenges and new trends in probabilistic timing analysis", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["S. Quinton", "Rolf Ernst", "D. Bertrand", "Patrick Meumeu Yomsi"]}]}, {"DBLP title": "Reli: Hardware/software Checkpoint and Recovery scheme for embedded processors.", "DBLP authors": ["Tuo Li", "Roshan G. Ragel", "Sri Parameswaran"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176621", "OA papers": [{"PaperId": "https://openalex.org/W3141072537", "PaperTitle": "Reli: Hardware/software Checkpoint and Recovery scheme for embedded processors", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Li", "Ragel", "Parameswaran"]}]}, {"DBLP title": "A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories.", "DBLP authors": ["Cristian Zambelli", "Marco Indaco", "Michele Fabiano", "Stefano Di Carlo", "Paolo Prinetto", "Piero Olivo", "Davide Bertozzi"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176622", "OA papers": [{"PaperId": "https://openalex.org/W4236677774", "PaperTitle": "A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Cristian Zambelli", "Marco Indaco", "Mauro Fabiano", "Stefano Di Carlo", "Paolo Prinetto", "Piero Olivo", "Davide Bertozzi"]}]}, {"DBLP title": "A resilient architecture for low latency communication in shared-L1 processor clusters.", "DBLP authors": ["Mohammad Reza Kakoee", "Igor Loi", "Luca Benini"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176623", "OA papers": [{"PaperId": "https://openalex.org/W3150842253", "PaperTitle": "A resilient architecture for low latency communication in shared-L1 processor clusters", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Kakoee", "Loi", "Benini"]}]}, {"DBLP title": "Performance-reliability tradeoff analysis for multithreaded applications.", "DBLP authors": ["Isil \u00d6z", "Haluk Rahmi Topcuoglu", "Mahmut T. Kandemir", "Oguz Tosun"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176624", "OA papers": [{"PaperId": "https://openalex.org/W3145677639", "PaperTitle": "Performance-reliability tradeoff analysis for multithreaded applications", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Oz", "Mehmet Akif Topcuoglu", "Kandemir", "Tosun"]}]}, {"DBLP title": "Efficient Gr\u00f6bner basis reductions for formal verification of galois field multipliers.", "DBLP authors": ["Jinpeng Lv", "Priyank Kalla", "Florian Enescu"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176625", "OA papers": [{"PaperId": "https://openalex.org/W4253383764", "PaperTitle": "Efficient Gr&#x00F6;bner basis reductions for formal verification of galois field multipliers", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Jinpeng Lv", "Priyank Kalla", "Florian Enescu"]}]}, {"DBLP title": "Scalable progress verification in credit-based flow-control systems.", "DBLP authors": ["Sayak Ray", "Robert K. Brayton"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176626", "OA papers": [{"PaperId": "https://openalex.org/W3148242158", "PaperTitle": "Scalable progress verification in credit-based flow-control systems", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Ray"]}]}, {"DBLP title": "Formal methods for ranking counterexamples through assumption mining.", "DBLP authors": ["Srobona Mitra", "Ansuman Banerjee", "Pallab Dasgupta"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176627", "OA papers": [{"PaperId": "https://openalex.org/W3144802248", "PaperTitle": "Formal methods for ranking counterexamples through assumption mining", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Mitra", "Banerjee", "Dasgupta"]}]}, {"DBLP title": "Transistor-level gate model based statistical timing analysis considering correlations.", "DBLP authors": ["Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176628", "OA papers": [{"PaperId": "https://openalex.org/W4249791697", "PaperTitle": "Transistor-level gate model based statistical timing analysis considering correlations", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"]}]}, {"DBLP title": "Current source modeling for power and timing analysis at different supply voltages.", "DBLP authors": ["Christoph Knoth", "Hela Jedda", "Ulf Schlichtmann"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176629", "OA papers": [{"PaperId": "https://openalex.org/W3145228709", "PaperTitle": "Current source modeling for power and timing analysis at different supply voltages", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Knoth", "Jedda", "Schlichtmann"]}]}, {"DBLP title": "Clock skew scheduling for timing speculation.", "DBLP authors": ["Rong Ye", "Feng Yuan", "Hai Zhou", "Qiang Xu"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176630", "OA papers": [{"PaperId": "https://openalex.org/W4254147461", "PaperTitle": "Clock skew scheduling for timing speculation", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Tian Ye", "None Li Yuan", "None Zhiguo Zhou", "N. Xu"]}]}, {"DBLP title": "Robust and flexible mapping for real-time distributed applications during the early design phases.", "DBLP authors": ["Junhe Gan", "Paul Pop", "Flavius Gruian", "Jan Madsen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176631", "OA papers": [{"PaperId": "https://openalex.org/W3145844257", "PaperTitle": "Robust and flexible mapping for real-time distributed applications during the early design phases", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Denmark": 3.0, "Lund University": 1.0}, "Authors": ["Gan", "Pop", "Gruian", "Madsen"]}]}, {"DBLP title": "A methodology for automated design of hard-real-time embedded streaming systems.", "DBLP authors": ["Mohamed Bamakhrama", "Jiali Teddy Zhai", "Hristo Nikolov", "Todor P. Stefanov"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176632", "OA papers": [{"PaperId": "https://openalex.org/W3145402827", "PaperTitle": "A methodology for automated design of hard-real-time embedded streaming systems", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Bamakhrama", "Zhai", "Nikolov", "Stefanov"]}]}, {"DBLP title": "Co-design techniques for distributed real-time embedded systems with communication security constraints.", "DBLP authors": ["Ke Jiang", "Petru Eles", "Zebo Peng"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176633", "OA papers": [{"PaperId": "https://openalex.org/W4239975998", "PaperTitle": "Co-design techniques for distributed real-time embedded systems with communication security constraints", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["None Zhuo Jiang", "Petru Eles", "None Syd S. Peng"]}]}, {"DBLP title": "Logic encryption: A fault analysis perspective.", "DBLP authors": ["Jeyavijayan Rajendran", "Youngok K. Pino", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176634", "OA papers": [{"PaperId": "https://openalex.org/W4231363479", "PaperTitle": "Logic encryption: A fault analysis perspective", "Year": 2012, "CitationCount": 82, "EstimatedCitation": 82, "Affiliations": {}, "Authors": ["Jeyavijayan Rajendran", "Youngok Pino", "Ozgur Sinanoglu", "Ramesh Karri"]}]}, {"DBLP title": "Low-cost implementations of on-the-fly tests for random number generators.", "DBLP authors": ["Filip Veljkovic", "Vladimir Rozic", "Ingrid Verbauwhede"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176635", "OA papers": [{"PaperId": "https://openalex.org/W3147233802", "PaperTitle": "Low-cost implementations of on-the-fly tests for random number generators", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"KU Leuven": 3.0}, "Authors": ["Veljkovic", "Rozic", "Verbauwhede"]}]}, {"DBLP title": "Post-deployment trust evaluation in wireless cryptographic ICs.", "DBLP authors": ["Yier Jin", "Dzmitry Maliuk", "Yiorgos Makris"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176636", "OA papers": [{"PaperId": "https://openalex.org/W3144316864", "PaperTitle": "Post-deployment trust evaluation in wireless cryptographic ICs", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Jin", "Maliuk", "Makris"]}]}, {"DBLP title": "Power management of multi-core chips: Challenges and pitfalls.", "DBLP authors": ["Pradip Bose", "Alper Buyuktosunoglu", "John A. Darringer", "Meeta Sharma Gupta", "Michael B. Healy", "Hans M. Jacobson", "Indira Nair", "Jude A. Rivers", "Jeonghee Shin", "Augusto Vega", "Alan J. Weger"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176638", "OA papers": [{"PaperId": "https://openalex.org/W3143331736", "PaperTitle": "Power management of multi-core chips: Challenges and pitfalls", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Bose", "Buyuktosunoglu", "Darringer", "Gupta", "Healy", "Jacobson", "Nair", "Rivers", "Shin", "Vega", "Weger"]}]}, {"DBLP title": "P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator.", "DBLP authors": ["Luca Benini", "Eric Flamand", "Didier Fuin", "Diego Melpignano"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176639", "OA papers": [{"PaperId": "https://openalex.org/W3144068561", "PaperTitle": "P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator", "Year": 2012, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {}, "Authors": ["Benini", "Flamand", "Fuin", "Melpignano"]}]}, {"DBLP title": "Multi-core architecture design for ultra-low-power wearable health monitoring systems.", "DBLP authors": ["Ahmed Yasir Dogan", "Jeremy Constantin", "Martino Ruggiero", "Andreas Burg", "David Atienza"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176640", "OA papers": [{"PaperId": "https://openalex.org/W3144433480", "PaperTitle": "Multi-core architecture design for ultra-low-power wearable health monitoring systems", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Dogan", "Constantin", "Ruggiero", "Burg", "Atienza"]}]}, {"DBLP title": "Reducing the energy cost of computing through efficient co-scheduling of parallel workloads.", "DBLP authors": ["Can Hankendi", "Ayse K. Coskun"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176641", "OA papers": [{"PaperId": "https://openalex.org/W3146266512", "PaperTitle": "Reducing the energy cost of computing through efficient co-scheduling of parallel workloads", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Hankendi", "Coskun"]}]}, {"DBLP title": "SAFER PATH: Security architecture using fragmented execution and replication for protection against trojaned hardware.", "DBLP authors": ["Mark R. Beaumont", "Bradley D. Hopkins", "Tristan Newby"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176642", "OA papers": [{"PaperId": "https://openalex.org/W3145380281", "PaperTitle": "SAFER PATH: Security architecture using fragmented execution and replication for protection against trojaned hardware", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Beaumont", "Hopkins", "Newby"]}]}, {"DBLP title": "ASIC implementations of five SHA-3 finalists.", "DBLP authors": ["Xu Guo", "Meeta Srivastav", "Sinan Huang", "Dinesh Ganta", "Michael B. Henry", "Leyla Nazhandali", "Patrick Schaumont"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176643", "OA papers": [{"PaperId": "https://openalex.org/W3150146093", "PaperTitle": "ASIC implementations of five SHA-3 finalists", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Guo", "Srivastav", "Huang", "Ganta", "Henry", "Nazhandali", "Schaumont"]}]}, {"DBLP title": "Side channel analysis of the SHA-3 finalists.", "DBLP authors": ["Michael Zohner", "Michael Kasper", "Marc St\u00f6ttinger", "Sorin A. Huss"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176644", "OA papers": [{"PaperId": "https://openalex.org/W3147621545", "PaperTitle": "Side channel analysis of the SHA-3 finalists", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technical University of Darmstadt": 3.0, "Fraunhofer Institute for Secure Information Technology": 1.0}, "Authors": ["Zohner", "Kasper ( \u2013 ) Dominikowski", "Stottinger", "Huss"]}]}, {"DBLP title": "Combining module selection and replication for throughput-driven streaming programs.", "DBLP authors": ["Jason Cong", "Muhuan Huang", "Bin Liu", "Peng Zhang", "Yi Zou"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176645", "OA papers": [{"PaperId": "https://openalex.org/W3150880028", "PaperTitle": "Combining module selection and replication for throughput-driven streaming programs", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Los Angeles": 5.0}, "Authors": ["Cong", "Huang", "Liu", "Zhang", "Zou"]}]}, {"DBLP title": "Exploiting area/delay tradeoffs in high-level synthesis.", "DBLP authors": ["Alex Kondratyev", "Luciano Lavagno", "Mike Meyer", "Yosinori Watanabe"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176646", "OA papers": [{"PaperId": "https://openalex.org/W3147403077", "PaperTitle": "Exploiting area/delay tradeoffs in high-level synthesis", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Kondratyev", "Lavagno", "Meyer", "Watanabe"]}]}, {"DBLP title": "Predicting best design trade-offs: A case study in processor customization.", "DBLP authors": ["Marcela Zuluaga", "Edwin V. Bonilla", "Nigel P. Topham"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176647", "OA papers": [{"PaperId": "https://openalex.org/W3138838408", "PaperTitle": "Predicting best design trade-offs: A case study in processor customization", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ETH Zurich": 1.0, "Data61": 0.5, "Australian National University": 0.5, "University of Edinburgh": 1.0}, "Authors": ["Marcela Zuluaga", "Edwin V. Bonilla", "Nigel Topham"]}]}, {"DBLP title": "Automatic design of low-power encoders using reversible circuit synthesis.", "DBLP authors": ["Robert Wille", "Rolf Drechsler", "Christof Osewold", "Alberto Garc\u00eda Ortiz"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176648", "OA papers": []}, {"DBLP title": "Ultra low power litho friendly local assist circuitry for variability resilient 8T SRAM.", "DBLP authors": ["Vibhu Sharma", "Stefan Cosemans", "Maryam Ashouei", "Jos Huisken", "Francky Catthoor", "Wim Dehaene"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176649", "OA papers": [{"PaperId": "https://openalex.org/W3151463116", "PaperTitle": "Ultra low power litho friendly local assist circuitry for variability resilient 8T SRAM", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Sharma", "Cosemans", "Ashouei", "Huisken", "Catthoor", "Dehaene"]}]}, {"DBLP title": "Sliding-Mode Control to Compensate PVT Variations in dual core systems.", "DBLP authors": ["Hamid Reza Pourshaghaghi", "Hamed Fatemi", "Jos\u00e9 Pineda de Gyvez"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176650", "OA papers": [{"PaperId": "https://openalex.org/W4254602744", "PaperTitle": "Sliding-Mode Control to Compensate PVT Variations in dual core systems", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Hamid Reza Pourshaghaghi", "H.M. Fatemi", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "MAPG: Memory access power gating.", "DBLP authors": ["Kwangok Jeong", "Andrew B. Kahng", "Seokhyeong Kang", "Tajana Simunic Rosing", "Richard D. Strong"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176651", "OA papers": [{"PaperId": "https://openalex.org/W4210367193", "PaperTitle": "MAPG: Memory access power gating", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 4.5, "Samsung (South Korea)": 0.5}, "Authors": ["None Kwangok Jeong", "Andrew B. Kahng", "None Hong Kang", "Tajana Rosing", "Richard M. Strong"]}]}, {"DBLP title": "State of health aware charge management in hybrid electrical energy storage systems.", "DBLP authors": ["Qing Xie", "Xue Lin", "Yanzhi Wang", "Massoud Pedram", "Donghwa Shin", "Naehyuck Chang"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176652", "OA papers": [{"PaperId": "https://openalex.org/W4234163295", "PaperTitle": "State of health aware charge management in hybrid electrical energy storage systems", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southern California": 4.0, "Seoul National University": 2.0}, "Authors": ["Wenlei Xie", "Carol Sze Ki Lin", "None Yanzhi Wang", "Massoud Pedram", "None Oh-Soon Shin", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "Automated construction of a cycle-approximate transaction level model of a memory controller.", "DBLP authors": ["Vladimir Todorov", "Daniel Mueller-Gritschneder", "Helmut Reinig", "Ulf Schlichtmann"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176653", "OA papers": [{"PaperId": "https://openalex.org/W3139762165", "PaperTitle": "Automated construction of a cycle-approximate transaction level model of a memory controller", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel (Germany)": 2.0, "Technical University of Munich": 2.0}, "Authors": ["Todorov", "Mueller-Gritschneder", "Reinig", "Schlichtmann"]}]}, {"DBLP title": "Refinement of UML/MARTE models for the design of networked embedded systems.", "DBLP authors": ["Emad Samuel Malki Ebeid", "Franco Fummi", "Davide Quaglia", "Francesco Stefanni"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176654", "OA papers": [{"PaperId": "https://openalex.org/W3149582469", "PaperTitle": "Refinement of UML/MARTE models for the design of networked embedded systems", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Verona": 4.0}, "Authors": ["Ebeid", "Fummi", "Quaglia", "Stefanni"]}]}, {"DBLP title": "Debugging of inconsistent UML/OCL models.", "DBLP authors": ["Robert Wille", "Mathias Soeken", "Rolf Drechsler"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176655", "OA papers": [{"PaperId": "https://openalex.org/W3143332979", "PaperTitle": "Debugging of inconsistent UML/OCL models", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Bremen": 2.5, "German Research Centre for Artificial Intelligence": 0.5}, "Authors": ["Wille", "Soeken", "Drechsler"]}]}, {"DBLP title": "An analytical technique for characterization of transceiver IQ imbalances in the loop-back mode.", "DBLP authors": ["Afsaneh Nassery", "Sule Ozev"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176656", "OA papers": [{"PaperId": "https://openalex.org/W3148712655", "PaperTitle": "An analytical technique for characterization of transceiver IQ imbalances in the loop-back mode", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Nassery", "Ozev"]}]}, {"DBLP title": "Testing RF circuits with true non-intrusive built-in sensors.", "DBLP authors": ["Louay Abdallah", "Haralampos-G. D. Stratigopoulos", "Salvador Mir", "Josep Altet"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176657", "OA papers": [{"PaperId": "https://openalex.org/W3139871504", "PaperTitle": "Testing RF circuits with true non-intrusive built-in sensors", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Abdallah", "Stratigopoulos", "Mir", "Altet"]}]}, {"DBLP title": "Monitoring active filters under automotive aging scenarios with embedded instrument.", "DBLP authors": ["Jinbo Wan", "Hans G. Kerkhoff"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176658", "OA papers": [{"PaperId": "https://openalex.org/W4235183230", "PaperTitle": "Monitoring active filters under automotive aging scenarios with embedded instrument", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Twente": 2.0}, "Authors": ["None Jinbo Wan", "Hans G. Kerkhoff"]}]}, {"DBLP title": "ITRS 2011 Analog EDA Challenges and Approaches.", "DBLP authors": ["Helmut Graeb"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176575", "OA papers": [{"PaperId": "https://openalex.org/W3150638847", "PaperTitle": "ITRS 2011 Analog EDA Challenges and Approaches", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Technical University of Munich": 1.0}, "Authors": ["Graeb"]}]}, {"DBLP title": "UWB: Innovative architectures enable disruptive low power wireless applications.", "DBLP authors": ["Dominique Morche", "Micha\u00ebl Pelissier", "Gilles Masson", "Pierre Vincent"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176576", "OA papers": [{"PaperId": "https://openalex.org/W3151827056", "PaperTitle": "UWB: Innovative architectures enable disruptive low power wireless applications", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Morche", "Pelissier", "Masson", "Vincent"]}]}, {"DBLP title": "Pathways to servers of the future.", "DBLP authors": ["Gerhard P. Fettweis", "Wolfgang E. Nagel", "Wolfgang Lehner"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176577", "OA papers": [{"PaperId": "https://openalex.org/W1978019144", "PaperTitle": "Pathways to servers of the future", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Vodafone Chair Mobile Communications Systems, Technische Universit\u00e4t Dresden, 01062, Germany": 1.0, "TU Dresden": 2.0}, "Authors": ["Gerhard Fettweis", "Wolfgang E. Nagel", "Wolfgang Lehner"]}]}, {"DBLP title": "Amplitude demodulation-based EM analysis of different RSA implementations.", "DBLP authors": ["Guilherme Perin", "Lionel Torres", "Pascal Benoit", "Philippe Maurine"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176670", "OA papers": [{"PaperId": "https://openalex.org/W3142280478", "PaperTitle": "Amplitude demodulation-based EM analysis of different RSA implementations", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0, "University of Montpellier": 2.0}, "Authors": ["Perin", "Torres", "Benoit", "Maurine"]}]}, {"DBLP title": "RSM: A small and fast countermeasure for AES, secure against 1st and 2nd-order zero-offset SCAs.", "DBLP authors": ["Maxime Nassar", "Youssef Souissi", "Sylvain Guilley", "Jean-Luc Danger"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176671", "OA papers": [{"PaperId": "https://openalex.org/W3148004637", "PaperTitle": "RSM: A small and fast countermeasure for AES, secure against 1st and 2nd-order zero-offset SCAs", "Year": 2012, "CitationCount": 82, "EstimatedCitation": 82, "Affiliations": {}, "Authors": ["Nassar", "Souissi", "Guilley", "Danger"]}]}, {"DBLP title": "Revealing side-channel issues of complex circuits by enhanced leakage models.", "DBLP authors": ["Annelie Heuser", "Werner Schindler", "Marc St\u00f6ttinger"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176672", "OA papers": [{"PaperId": "https://openalex.org/W3142379653", "PaperTitle": "Revealing side-channel issues of complex circuits by enhanced leakage models", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Center for Research in Security and Privacy": 1.5, "Technical University of Darmstadt": 1.0, "Federal Office for Information Security": 0.5}, "Authors": ["Heuser", "Schindler", "Stottinger"]}]}, {"DBLP title": "3DHLS: Incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs.", "DBLP authors": ["Yibo Chen", "Guangyu Sun", "Qiaosha Zou", "Yuan Xie"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176673", "OA papers": [{"PaperId": "https://openalex.org/W4249416173", "PaperTitle": "3DHLS: Incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None wei Chen", "None Hongmei Sun", "None Yi Zou", "Wenlei Xie"]}]}, {"DBLP title": "Multi-token resource sharing for pipelined asynchronous systems.", "DBLP authors": ["John Hansen", "Montek Singh"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176674", "OA papers": [{"PaperId": "https://openalex.org/W3146292294", "PaperTitle": "Multi-token resource sharing for pipelined asynchronous systems", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Hansen", "Singh"]}]}, {"DBLP title": "Design of low-complexity digital finite impulse response filters on FPGAs.", "DBLP authors": ["Levent Aksoy", "Eduardo Costa", "Paulo F. Flores", "Jos\u00e9 Monteiro"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176675", "OA papers": [{"PaperId": "https://openalex.org/W3143916874", "PaperTitle": "Design of low-complexity digital finite impulse response filters on FPGAs", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 3.0, "Universidade Cat\u00f3lica de Pelotas": 1.0}, "Authors": ["Aksoy", "Costa", "Flores", "Monteiro"]}]}, {"DBLP title": "An efficient framework for passive compact dynamical modeling of multiport linear systems.", "DBLP authors": ["Zohaib Mahmood", "Roberto Suaya", "Luca Daniel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176676", "OA papers": [{"PaperId": "https://openalex.org/W3146319016", "PaperTitle": "An efficient framework for passive compact dynamical modeling of multiport linear systems", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Mahmood", "Suaya", "Daniel"]}]}, {"DBLP title": "Analysis and design of sub-harmonically injection locked oscillators.", "DBLP authors": ["Arkosnato Neogy", "Jaijeet S. Roychowdhury"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176677", "OA papers": [{"PaperId": "https://openalex.org/W3150944314", "PaperTitle": "Analysis and design of sub-harmonically injection locked oscillators", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Berkeley": 2.0}, "Authors": ["Neogy", "Roychowdhury"]}]}, {"DBLP title": "Design of an intrinsically-linear double-VCO-based ADC with 2nd-order noise shaping.", "DBLP authors": ["Peng Gao", "Xinpeng Xing", "Jan Craninckx", "Georges G. E. Gielen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176678", "OA papers": [{"PaperId": "https://openalex.org/W3139974708", "PaperTitle": "Design of an intrinsically-linear double-VCO-based ADC with 2<sup>nd</sup>-order noise shaping", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Gao", "Xing", "Craninckx", "Gielen"]}]}, {"DBLP title": "Large signal simulation of integrated inductors on semi-conducting substrates.", "DBLP authors": ["Wim Schoenmaker", "Michael Matthes", "Bart De Smedt", "Sascha Baumanns", "Caren Tischendorf", "Rick Janssen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176679", "OA papers": [{"PaperId": "https://openalex.org/W4254265887", "PaperTitle": "Large signal simulation of integrated inductors on semi-conducting substrates", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Wim Schoenmaker", "M. Matthes", "B. De Smedt", "Sascha Baumanns", "Caren Tischendorf", "Ren\u00e9 A. J. Janssen"]}]}, {"DBLP title": "Time-triggered implementations of mixed-criticality automotive software.", "DBLP authors": ["Dip Goswami", "Martin Lukasiewycz", "Reinhard Schneider", "Samarjit Chakraborty"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176680", "OA papers": [{"PaperId": "https://openalex.org/W3143352489", "PaperTitle": "Time-triggered implementations of mixed-criticality automotive software", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Goswami", "Lukasiewycz", "Schneider", "Chakraborty"]}]}, {"DBLP title": "Timing analysis of cyber-physical applications for hybrid communication protocols.", "DBLP authors": ["Alejandro Masrur", "Dip Goswami", "Samarjit Chakraborty", "Jian-Jia Chen", "Anuradha Annaswamy", "Ansuman Banerjee"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176681", "OA papers": [{"PaperId": "https://openalex.org/W3149906507", "PaperTitle": "Timing analysis of cyber-physical applications for hybrid communication protocols", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Masrur", "Goswami", "Chakraborty", "Chen", "Annaswamy", "Banerjee"]}]}, {"DBLP title": "A cyberphysical synthesis approach for error recovery in digital microfluidic biochips.", "DBLP authors": ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176682", "OA papers": [{"PaperId": "https://openalex.org/W4235248979", "PaperTitle": "A cyberphysical synthesis approach for error recovery in digital microfluidic biochips", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Duke University": 2.0, "National Cheng Kung University": 1.0}, "Authors": ["N Luo", "Krishnendu Chakrabarty", "None Kuah Jian Ho"]}]}, {"DBLP title": "Predictive control of networked control systems over differentiated services lossy networks.", "DBLP authors": ["Riccardo Muradore", "Davide Quaglia", "Paolo Fiorini"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176683", "OA papers": [{"PaperId": "https://openalex.org/W3150978686", "PaperTitle": "Predictive control of networked control systems over differentiated services lossy networks", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Muradore", "Quaglia", "Fiorini"]}]}, {"DBLP title": "Input vector monitoring on line concurrent BIST based on multilevel decoding logic.", "DBLP authors": ["Ioannis Voyiatzis"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176684", "OA papers": [{"PaperId": "https://openalex.org/W3148511355", "PaperTitle": "Input vector monitoring on line concurrent BIST based on multilevel decoding logic", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Voyiatzis"]}]}, {"DBLP title": "High performance reliable variable latency carry select addition.", "DBLP authors": ["Kai Du", "Peter J. Varman", "Kartik Mohanram"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176685", "OA papers": [{"PaperId": "https://openalex.org/W3139785732", "PaperTitle": "High performance reliable variable latency carry select addition", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Du", "Varman", "Mohanram"]}]}, {"DBLP title": "Salvaging chips with caches beyond repair.", "DBLP authors": ["Hsunwei Hsiung", "Byeongju Cha", "Sandeep K. Gupta"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176686", "OA papers": [{"PaperId": "https://openalex.org/W4205474030", "PaperTitle": "Salvaging chips with caches beyond repair", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["None Hsunwei Hsuing", "None Byeongju Cha", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "Mitigating lifetime underestimation: A system-level approach considering temperature variations and correlations between failure mechanisms.", "DBLP authors": ["Kai-Chiang Wu", "Ming-Chao Lee", "Diana Marculescu", "Shih-Chieh Chang"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176687", "OA papers": [{"PaperId": "https://openalex.org/W4233931042", "PaperTitle": "Mitigating lifetime underestimation: A system-level approach considering temperature variations and correlations between failure mechanisms", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Hong Ren Wu", "None Sangho Lee", "Diana Marculescu", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "Challenges and emerging solutions in testing TSV-based 2 1 over 2D- and 3D-stacked ICs.", "DBLP authors": ["Erik Jan Marinissen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176689", "OA papers": [{"PaperId": "https://openalex.org/W3139679949", "PaperTitle": "Challenges and emerging solutions in testing TSV-based 2 1 over 2D- and 3D-stacked ICs", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Marinissen"]}]}, {"DBLP title": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "DBLP authors": ["Radu Andrei Stefan", "Anca Mariana Molnos", "Jude Angelo Ambrose", "Kees Goossens"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176690", "OA papers": [{"PaperId": "https://openalex.org/W3144593894", "PaperTitle": "A TDM NoC supporting QoS, multicast, and fast connection set-up", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Eindhoven University of Technology": 2.0, "Delft University of Technology": 1.0, "UNSW Sydney": 1.0}, "Authors": ["Stefan", "Molnos", "Ambrose", "Goossens"]}]}, {"DBLP title": "Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC.", "DBLP authors": ["Shaoteng Liu", "Axel Jantsch", "Zhonghai Lu"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176691", "OA papers": [{"PaperId": "https://openalex.org/W4236121706", "PaperTitle": "Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Royal Institute of Technology": 3.0}, "Authors": ["None Zhanwei Liu", "Axel Jantsch", "None Robert Lu"]}]}, {"DBLP title": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "DBLP authors": ["Zhiliang Qian", "Ying Fei Teh", "Chi-Ying Tsui"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176692", "OA papers": [{"PaperId": "https://openalex.org/W4246625646", "PaperTitle": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hong Kong University of Science and Technology": 3.0}, "Authors": ["None Xueqin Qian", "None Hung Chuan Teh", "None Chi-Ying Tsui"]}]}, {"DBLP title": "Spintronic memristor based temperature sensor design with CMOS current reference.", "DBLP authors": ["Xiuyuan Bi", "Chao Zhang", "Hai Li", "Yiran Chen", "Robinson E. Pino"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176693", "OA papers": [{"PaperId": "https://openalex.org/W3147651053", "PaperTitle": "Spintronic memristor based temperature sensor design with CMOS current reference", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Bi", "Zhang", "Li", "Chen", "Pino"]}]}, {"DBLP title": "3D-FlashMap: A physical-location-aware block mapping strategy for 3D NAND flash memory.", "DBLP authors": ["Yi Wang", "Luis Angel D. Bathen", "Zili Shao", "Nikil D. Dutt"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176694", "OA papers": [{"PaperId": "https://openalex.org/W3142517289", "PaperTitle": "3D-FlashMap: A physical-location-aware block mapping strategy for 3D NAND flash memory", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Wang", "Bathen", "Shao", "Dutt"]}]}, {"DBLP title": "Asymmetry of MTJ switching and its implication to STT-RAM designs.", "DBLP authors": ["Yaojun Zhang", "Xiaobin Wang", "Yong Li", "Alex K. Jones", "Yiran Chen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176695", "OA papers": [{"PaperId": "https://openalex.org/W4235904384", "PaperTitle": "Asymmetry of MTJ switching and its implication to STT-RAM designs", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["None Wanping Zhang", "None Weidong Wang", "None Chengbin Li", "Andrew M. Jones", "None wei Chen"]}]}, {"DBLP title": "Comparative analysis of SRAM memories used as PUF primitives.", "DBLP authors": ["Geert Jan Schrijen", "Vincent van der Leest"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176696", "OA papers": [{"PaperId": "https://openalex.org/W4241721083", "PaperTitle": "Comparative analysis of SRAM memories used as PUF primitives", "Year": 2012, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {}, "Authors": ["Geert-Jan Schrijen", "Vincent van der Leest"]}]}, {"DBLP title": "Comparison of Self-Timed Ring and Inverter Ring Oscillators as entropy sources in FPGAs.", "DBLP authors": ["Abdelkarim Cherkaoui", "Viktor Fischer", "Alain Aubert", "Laurent Fesquet"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176697", "OA papers": [{"PaperId": "https://openalex.org/W3144189077", "PaperTitle": "Comparison of Self-Timed Ring and Inverter Ring Oscillators as entropy sources in FPGAs", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Laboratoire Hubert Curien": 3.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0}, "Authors": ["Cherkaoui", "Fischer", "Aubert", "Fesquet"]}]}, {"DBLP title": "A sensor-assisted self-authentication framework for hardware trojan detection.", "DBLP authors": ["Min Li", "Azadeh Davoodi", "Mohammad Tehranipoor"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176698", "OA papers": [{"PaperId": "https://openalex.org/W3141337519", "PaperTitle": "A sensor-assisted self-authentication framework for hardware trojan detection", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Li", "mahdi davoodi", "Tehranipoor"]}]}, {"DBLP title": "Towards improving simulation of analog circuits using model order reduction.", "DBLP authors": ["Henda Aridhi", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176699", "OA papers": [{"PaperId": "https://openalex.org/W3151432910", "PaperTitle": "Towards improving simulation of analog circuits using model order reduction", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Aridhi", "Zaki", "Tahar"]}]}, {"DBLP title": "Efficiency evaluation of parametric failure mitigation techniques for reliable SRAM operation.", "DBLP authors": ["Elena I. Vatajelu", "Joan Figueras"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176700", "OA papers": [{"PaperId": "https://openalex.org/W3143632726", "PaperTitle": "Efficiency evaluation of parametric failure mitigation techniques for reliable SRAM operation", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0}, "Authors": ["Vatajelu", "Figueras"]}]}, {"DBLP title": "A GPU-accelerated envelope-following method for switching power converter simulation.", "DBLP authors": ["Xuexin Liu", "Sheldon X.-D. Tan", "Hai Wang", "Hao Yu"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176701", "OA papers": [{"PaperId": "https://openalex.org/W4249142194", "PaperTitle": "A GPU-accelerated envelope-following method for switching power converter simulation", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Riverside": 3.0, "Nanyang Technological University": 1.0}, "Authors": ["None Zhanwei Liu", "Shao Min Tan", "None Weidong Wang", "None Jingyi Yu"]}]}, {"DBLP title": "Simulation of the steady state of oscillators in the time domain.", "DBLP authors": ["Hans Georg Brachtendorf", "Kai Bittner", "Rainer Laur"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176702", "OA papers": [{"PaperId": "https://openalex.org/W3146447235", "PaperTitle": "Simulation of the steady state of oscillators in the time domain", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Brachtendorf", "Bittner", "Laur"]}]}, {"DBLP title": "Nano-Electro-Mechanical relays for FPGA routing: Experimental demonstration and a design technique.", "DBLP authors": ["Chen Chen", "W. Scott Lee", "Roozbeh Parsa", "Soogine Chong", "J. Provine", "Jeff Watt", "Roger T. Howe", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176703", "OA papers": [{"PaperId": "https://openalex.org/W3147376636", "PaperTitle": "Nano-Electro-Mechanical relays for FPGA routing: Experimental demonstration and a design technique", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Chen", "Lee", "Parsa", "Chong", "Provine", "Howe", "Wong", "Mitra"]}]}, {"DBLP title": "State-based full predication for low power coarse-grained reconfigurable architecture.", "DBLP authors": ["Kyuseung Han", "Seongsik Park", "Kiyoung Choi"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176704", "OA papers": [{"PaperId": "https://openalex.org/W4231588404", "PaperTitle": "State-based full predication for low power coarse-grained reconfigurable architecture", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Yinhe Han", "None Taewon Park", "None Kyung Un Choi"]}]}, {"DBLP title": "UPaRC - Ultra-fast power-aware reconfiguration controller.", "DBLP authors": ["Robin Bonamy", "Hung-Manh Pham", "S\u00e9bastien Pillement", "Daniel Chillet"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176705", "OA papers": [{"PaperId": "https://openalex.org/W4243912920", "PaperTitle": "UPaRC&#x2014;Ultra-fast power-aware reconfiguration controller", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"French Institute for Research in Computer Science and Automation": 2.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 2.0}, "Authors": ["Robin Bonamy", "None Hung-Manh Pham", "S\u00e9bastien Pillement", "Daniel Chillet"]}]}, {"DBLP title": "Using multi-objective design space exploration to enable run-time resource management for reconfigurable architectures.", "DBLP authors": ["Giovanni Mariani", "Vlad Mihai Sima", "Gianluca Palermo", "Vittorio Zaccaria", "Cristina Silvano", "Koen Bertels"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176578", "OA papers": [{"PaperId": "https://openalex.org/W3142893809", "PaperTitle": "Using multi-objective design space exploration to enable run-time resource management for reconfigurable architectures", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Mariani", "Sima", "Palermo", "Zaccaria", "Silvano", "Bertels"]}]}, {"DBLP title": "VLSI legalization with minimum perturbation by iterative augmentation.", "DBLP authors": ["Ulrich Brenner"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176579", "OA papers": [{"PaperId": "https://openalex.org/W3140012004", "PaperTitle": "VLSI legalization with minimum perturbation by iterative augmentation", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Brenner"]}]}, {"DBLP title": "Agglomerative-based flip-flop merging with signal wirelength optimization.", "DBLP authors": ["Shih-Ying Liu", "Chieh-Jui Lee", "Hung-Ming Chen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176580", "OA papers": [{"PaperId": "https://openalex.org/W3148223224", "PaperTitle": "Agglomerative-based flip-flop merging with signal wirelength optimization", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Liu", "Lee", "Chen"]}]}, {"DBLP title": "Fixed origin corner square inspection layout regularity metric.", "DBLP authors": ["Marc Pons", "Marc-Nicolas Morgan", "Christian Piguet"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176581", "OA papers": [{"PaperId": "https://openalex.org/W3150660474", "PaperTitle": "Fixed origin corner square inspection layout regularity metric", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Pons", "Morgan", "Piguet"]}]}, {"DBLP title": "Programmability and performance portability aspects of heterogeneous multi-/manycore systems.", "DBLP authors": ["Christoph W. Kessler", "Usman Dastgeer", "Samuel Thibault", "Raymond Namyst", "Andrew Richards", "Uwe Dolinsky", "Siegfried Benkner", "Jesper Larsson Tr\u00e4ff", "Sabri Pllana"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176582", "OA papers": [{"PaperId": "https://openalex.org/W3146774908", "PaperTitle": "Programmability and performance portability aspects of heterogeneous multi-/manycore systems", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Bordeaux": 1.0, "French Institute for Research in Computer Science and Automation": 1.0, "Codeplay (United Kingdom)": 2.0, "University of Vienna": 3.0}, "Authors": ["Kessler", "Dastgeer", "Thibault", "Namyst", "Greg Richards", "Dolinsky", "Benkner", "Traff", "Pllana"]}]}, {"DBLP title": "Towards a wireless medical smart card.", "DBLP authors": ["Stefan Krone", "Bjoern Almeroth", "Falko Guderian", "Gerhard P. Fettweis"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176708", "OA papers": [{"PaperId": "https://openalex.org/W3146445409", "PaperTitle": "Towards a wireless medical smart card", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Krone", "Almeroth", "Guderian", "Fettweis"]}]}, {"DBLP title": "A fast, source-synchronous ring-based network-on-chip design.", "DBLP authors": ["Ayan Mandal", "Sunil P. Khatri", "Rabi N. Mahapatra"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176709", "OA papers": [{"PaperId": "https://openalex.org/W3149231069", "PaperTitle": "A fast, source-synchronous ring-based network-on-chip design", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Mandal", "Khatri", "Mahapatra"]}]}, {"DBLP title": "Area efficient asynchronous SDM routers using 2-stage Clos switches.", "DBLP authors": ["Wei Song", "Doug A. Edwards", "Jim D. Garside", "William J. Bainbridge"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176710", "OA papers": [{"PaperId": "https://openalex.org/W4251124912", "PaperTitle": "Area efficient asynchronous SDM routers using 2-stage Clos switches", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Manchester": 4.0}, "Authors": ["None Leilei Song", "Doug Edwards", "Jim Garside", "William Sims Bainbridge"]}]}, {"DBLP title": "Power-efficient calibration and reconfiguration for on-chip optical communication.", "DBLP authors": ["Yan Zheng", "Peter Lisherness", "Ming Gao", "Jock Bovington", "Shiyuan Yang", "Kwang-Ting Cheng"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176711", "OA papers": [{"PaperId": "https://openalex.org/W4233127972", "PaperTitle": "Power-efficient calibration and reconfiguration for on-chip optical communication", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Santa Barbara": 4.5, "Tsinghua University": 1.5}, "Authors": ["None Yan Zheng", "Peter Lisherness", "None Chao Gao", "Jock Bovington", "None Liuqing Yang", "None JIANG Cheng"]}]}, {"DBLP title": "Modeling and design exploration of FBDRAM as on-chip memory.", "DBLP authors": ["Guangyu Sun", "Cong Xu", "Yuan Xie"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176712", "OA papers": [{"PaperId": "https://openalex.org/W4242653592", "PaperTitle": "Modeling and design exploration of FBDRAM as on-chip memory", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Hongmei Sun", "N. Xu", "Wenlei Xie"]}]}, {"DBLP title": "Bloom filter-based dynamic wear leveling for phase-change RAM.", "DBLP authors": ["Joosung Yun", "Sunggu Lee", "Sungjoo Yoo"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176713", "OA papers": [{"PaperId": "https://openalex.org/W4234463937", "PaperTitle": "Bloom filter-based dynamic wear leveling for phase-change RAM", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pohang University of Science and Technology": 3.0}, "Authors": ["None ZHOU Yun", "None Sangho Lee", "None Young M. Yoo"]}]}, {"DBLP title": "A compression-based area-efficient recovery architecture for nonvolatile processors.", "DBLP authors": ["Yiqun Wang", "Yongpan Liu", "Yumeng Liu", "Daming Zhang", "Shuangchen Li", "Baiko Sai", "Mei-Fang Chiang", "Huazhong Yang"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176714", "OA papers": [{"PaperId": "https://openalex.org/W4245373752", "PaperTitle": "A compression-based area-efficient recovery architecture for nonvolatile processors", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 6.0, "ROHM": 2.0}, "Authors": ["None Weidong Wang", "None Zhanwei Liu", "None Zhanwei Liu", "None Wanping Zhang", "None Chengbin Li", "None K. Bhavya Sai", "None Hsiao-Dong Chiang", "None Liuqing Yang"]}]}, {"DBLP title": "A Network-on-Chip-based turbo/LDPC decoder architecture.", "DBLP authors": ["Carlo Condo", "Maurizio Martina", "Guido Masera"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176715", "OA papers": [{"PaperId": "https://openalex.org/W3144331175", "PaperTitle": "A Network-on-Chip-based turbo/LDPC decoder architecture", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Condo", "Martina", "Masera"]}]}, {"DBLP title": "A complexity adaptive channel estimator for low power.", "DBLP authors": ["Zhibin Yu", "C. H. van Berkel", "Hong Li"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176716", "OA papers": [{"PaperId": "https://openalex.org/W4238043095", "PaperTitle": "A complexity adaptive channel estimator for low power", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Jingyi Yu", "C.H. van Berkel", "None Chengbin Li"]}]}, {"DBLP title": "A high performance split-radix FFT with constant geometry architecture.", "DBLP authors": ["Joyce Kwong", "Manish Goel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176717", "OA papers": [{"PaperId": "https://openalex.org/W3141080696", "PaperTitle": "A high performance split-radix FFT with constant geometry architecture", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Kwong", "Goel"]}]}, {"DBLP title": "Selective flexibility: Breaking the rigidity of datapath merging.", "DBLP authors": ["Mirjana Stojilovic", "David Novo", "Lazar Saranovac", "Philip Brisk", "Paolo Ienne"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176718", "OA papers": [{"PaperId": "https://openalex.org/W3141773169", "PaperTitle": "Selective flexibility: Breaking the rigidity of datapath merging", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institut Mihajlo Pupin": 0.5, "University of Belgrade": 1.5, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "University of California, Riverside": 1.0}, "Authors": ["Stojilovic", "Novo", "Saranovac", "Brisk", "Ienne"]}]}, {"DBLP title": "An out-of-order superscalar processor on FPGA: The ReOrder Buffer design.", "DBLP authors": ["Mathieu Rosiere", "Jean Lou Desbarbieux", "Nathalie Drach", "Franck Wajsb\u00fcrt"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176719", "OA papers": [{"PaperId": "https://openalex.org/W3148811121", "PaperTitle": "An out-of-order superscalar processor on FPGA: The ReOrder Buffer design", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Rosiere", "Desbarbieux", "Drach", "Wajsburt"]}]}, {"DBLP title": "Partial online-synthesis for mixed-grained reconfigurable architectures.", "DBLP authors": ["Artjom Grudnitsky", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176720", "OA papers": [{"PaperId": "https://openalex.org/W3148091118", "PaperTitle": "Partial online-synthesis for mixed-grained reconfigurable architectures", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Grudnitsky", "Bauer"]}]}, {"DBLP title": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "DBLP authors": ["Hung-Lin Chao", "Yean-Ru Chen", "Sheng-Ya Tong", "Pao-Ann Hsiung", "Sao-Jie Chen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176721", "OA papers": [{"PaperId": "https://openalex.org/W4253813787", "PaperTitle": "Congestion-aware scheduling for NoC-based reconfigurable systems", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Chung Cheng University": 3.0, "National Taiwan University": 2.0}, "Authors": ["None Chuli Chao", "None wei Chen", "None Wen-wen Tung", "None Yuwen Hsiung", "None wei Chen"]}]}, {"DBLP title": "Multi-patch generation for multi-error logic rectification by interpolation with cofactor reduction.", "DBLP authors": ["Kai-Fu Tang", "Po-Kai Huang", "Chun-Nan Chou", "Chung-Yang Huang"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176722", "OA papers": [{"PaperId": "https://openalex.org/W4232684688", "PaperTitle": "Multi-patch generation for multi-error logic rectification by interpolation with cofactor reduction", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Yuejun Tang", "None Xubo Huang", "None Chou", "None Xubo Huang"]}]}, {"DBLP title": "Almost every wire is removable: A modeling and solution for removing any circuit wire.", "DBLP authors": ["Xiaoqing Yang", "Tak-Kei Lam", "Wai-Chung Tang", "Yu-Liang Wu"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176723", "OA papers": [{"PaperId": "https://openalex.org/W4247317103", "PaperTitle": "Almost every wire is removable: A modeling and solution for removing any circuit wire", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Liuqing Yang", "None Cynthia Lam", "None Yuejun Tang", "None Hong Ren Wu"]}]}, {"DBLP title": "Mapping into LUT structures.", "DBLP authors": ["Sayak Ray", "Alan Mishchenko", "Niklas E\u00e9n", "Robert K. Brayton", "Stephen Jang", "Chao Chen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176724", "OA papers": [{"PaperId": "https://openalex.org/W3147706417", "PaperTitle": "Mapping into LUT structures", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Ray", "Mishchenko", "Een", "Jang", "Chen"]}]}, {"DBLP title": "Row-shift decompositions for index generation functions.", "DBLP authors": ["Tsutomu Sasao"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176725", "OA papers": [{"PaperId": "https://openalex.org/W4206751595", "PaperTitle": "Row-shift decompositions for index generation functions", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Kyushu Institute of Technology": 1.0}, "Authors": ["Tsutomu Sasao"]}]}, {"DBLP title": "Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations.", "DBLP authors": ["Min Li", "Azadeh Davoodi", "Lin Xie"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176726", "OA papers": [{"PaperId": "https://openalex.org/W4240687189", "PaperTitle": "Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["None Chengbin Li", "Azadeh Davoodi", "Wenlei Xie"]}]}, {"DBLP title": "On effective flip-chip routing via pseudo single redistribution layer.", "DBLP authors": ["Hsin-Wu Hsu", "Meng-Ling Chen", "Hung-Ming Chen", "Hung-Chun Li", "Shi-Hao Chen"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176727", "OA papers": [{"PaperId": "https://openalex.org/W4235437924", "PaperTitle": "On effective flip-chip routing via pseudo single redistribution layer", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Global Unichip (Taiwan)": 2.0}, "Authors": ["None Hsun-Jen Hsu", "None wei Chen", "None wei Chen", "None Chengbin Li", "None wei Chen"]}]}, {"DBLP title": "AIR (Aerial Image Retargeting): A novel technique for in-fab automatic model-based retargeting-for-yield.", "DBLP authors": ["Ayman Yehia Hamouda", "Mohab Anis", "Karim S. Karim"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176728", "OA papers": [{"PaperId": "https://openalex.org/W3149977808", "PaperTitle": "AIR (Aerial Image Retargeting): A novel technique for in-fab automatic model-based retargeting-for-yield", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Hamouda", "Anis", "Karim"]}]}, {"DBLP title": "Layout-Driven Robustness Analysis for misaligned Carbon Nanotubes in CNTFET-based standard cells.", "DBLP authors": ["Matthias Beste", "Mehdi Baradaran Tahoori"], "year": 2012, "doi": "https://doi.org/10.1109/DATE.2012.6176729", "OA papers": [{"PaperId": "https://openalex.org/W3149872096", "PaperTitle": "Layout-Driven Robustness Analysis for misaligned Carbon Nanotubes in CNTFET-based standard cells", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Beste", "Tahoori"]}]}]