Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 908ff2afc6fa41aaa5a0126c9d1784a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port stallreq [D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/openmips.v:138]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port stallreq [D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/openmips.v:219]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port stallreq_from_id [D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/openmips.v:308]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port stallreq_from_ex [D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/openmips.v:309]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ID_ALU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_MEM
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
