{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 20:11:02 2019 " "Info: Processing started: Fri Apr 19 20:11:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LED -c LED " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LED -c LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[0\]\$latch " "Warning: Node \"NUMLED\[0\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[1\]\$latch " "Warning: Node \"NUMLED\[1\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[2\]\$latch " "Warning: Node \"NUMLED\[2\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[3\]\$latch " "Warning: Node \"NUMLED\[3\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[4\]\$latch " "Warning: Node \"NUMLED\[4\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[5\]\$latch " "Warning: Node \"NUMLED\[5\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[6\]\$latch " "Warning: Node \"NUMLED\[6\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[7\]\$latch " "Warning: Node \"NUMLED\[7\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[0\]\$latch " "Warning: Node \"OUTLED\[0\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[1\]\$latch " "Warning: Node \"OUTLED\[1\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[2\]\$latch " "Warning: Node \"OUTLED\[2\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[3\]\$latch " "Warning: Node \"OUTLED\[3\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[4\]\$latch " "Warning: Node \"OUTLED\[4\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[5\]\$latch " "Warning: Node \"OUTLED\[5\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[6\]\$latch " "Warning: Node \"OUTLED\[6\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "FLASH " "Info: Assuming node \"FLASH\" is an undefined clock" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 16 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INITLED\[2\] " "Info: Assuming node \"INITLED\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INITLED\[1\] " "Info: Assuming node \"INITLED\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INITLED\[0\] " "Info: Assuming node \"INITLED\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DISPLAY\[0\] " "Info: Assuming node \"DISPLAY\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DISPLAY\[2\] " "Info: Assuming node \"DISPLAY\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DISPLAY\[1\] " "Info: Assuming node \"DISPLAY\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~137 " "Info: Detected gated clock \"NUMLED\[7\]~137\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~137" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~136 " "Info: Detected gated clock \"NUMLED\[7\]~136\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~136" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux23~0 " "Info: Detected gated clock \"Mux23~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 174 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux56~0 " "Info: Detected gated clock \"Mux56~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 160 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux56~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~203 " "Info: Detected gated clock \"NUMLED\[7\]~203\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~203" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~134 " "Info: Detected gated clock \"NUMLED\[7\]~134\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux90~0 " "Info: Detected gated clock \"Mux90~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 136 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux90~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OUTLED\[6\]~60 " "Info: Detected gated clock \"OUTLED\[6\]~60\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTLED\[6\]~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OUTLED\[6\]~59 " "Info: Detected gated clock \"OUTLED\[6\]~59\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTLED\[6\]~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OUTLED\[6\]~58 " "Info: Detected gated clock \"OUTLED\[6\]~58\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTLED\[6\]~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~124 " "Info: Detected gated clock \"NUMLED\[7\]~124\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~124" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~80 " "Info: Detected gated clock \"NUMLED\[7\]~80\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~79 " "Info: Detected gated clock \"NUMLED\[7\]~79\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux34~0 " "Info: Detected gated clock \"Mux34~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 174 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux34~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~78 " "Info: Detected gated clock \"NUMLED\[7\]~78\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[4\] " "Info: Detected ripple clock \"COU\[4\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[3\] " "Info: Detected ripple clock \"COU\[3\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_2~3 " "Info: Detected gated clock \"process_2~3\" as buffer" {  } { { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[0\] " "Info: Detected ripple clock \"COU\[0\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[1\] " "Info: Detected ripple clock \"COU\[1\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[2\] " "Info: Detected ripple clock \"COU\[2\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register COU\[2\] register OUTLED\[4\]\$latch 42.74 MHz 23.4 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 42.74 MHz between source register \"COU\[2\]\" and destination register \"OUTLED\[4\]\$latch\" (period= 23.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.200 ns + Longest register register " "Info: + Longest register to register delay is 27.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COU\[2\] 1 REG LC1_D18 73 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D18; Fanout = 73; REG Node = 'COU\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COU[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 2.900 ns Mux14~0 2 COMB LC5_D18 3 " "Info: 2: + IC(0.600 ns) + CELL(2.300 ns) = 2.900 ns; Loc. = LC5_D18; Fanout = 3; COMB Node = 'Mux14~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { COU[2] Mux14~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.300 ns) 7.600 ns OUTLED\[5\]~81 3 COMB LC1_D19 2 " "Info: 3: + IC(2.400 ns) + CELL(2.300 ns) = 7.600 ns; Loc. = LC1_D19; Fanout = 2; COMB Node = 'OUTLED\[5\]~81'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { Mux14~0 OUTLED[5]~81 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 10.500 ns OUTLED\[5\]~84 4 COMB LC8_D19 2 " "Info: 4: + IC(0.600 ns) + CELL(2.300 ns) = 10.500 ns; Loc. = LC8_D19; Fanout = 2; COMB Node = 'OUTLED\[5\]~84'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[5]~81 OUTLED[5]~84 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 14.500 ns OUTLED\[4\]~85 5 COMB LC4_D16 1 " "Info: 5: + IC(2.200 ns) + CELL(1.800 ns) = 14.500 ns; Loc. = LC4_D16; Fanout = 1; COMB Node = 'OUTLED\[4\]~85'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { OUTLED[5]~84 OUTLED[4]~85 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 17.400 ns OUTLED\[4\]~86 6 COMB LC5_D16 1 " "Info: 6: + IC(0.600 ns) + CELL(2.300 ns) = 17.400 ns; Loc. = LC5_D16; Fanout = 1; COMB Node = 'OUTLED\[4\]~86'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[4]~85 OUTLED[4]~86 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 19.800 ns OUTLED\[4\]~87 7 COMB LC1_D16 1 " "Info: 7: + IC(0.600 ns) + CELL(1.800 ns) = 19.800 ns; Loc. = LC1_D16; Fanout = 1; COMB Node = 'OUTLED\[4\]~87'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { OUTLED[4]~86 OUTLED[4]~87 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 24.300 ns OUTLED\[4\]~89 8 COMB LC2_D21 1 " "Info: 8: + IC(2.200 ns) + CELL(2.300 ns) = 24.300 ns; Loc. = LC2_D21; Fanout = 1; COMB Node = 'OUTLED\[4\]~89'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { OUTLED[4]~87 OUTLED[4]~89 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 27.200 ns OUTLED\[4\]\$latch 9 REG LC1_D21 1 " "Info: 9: + IC(0.600 ns) + CELL(2.300 ns) = 27.200 ns; Loc. = LC1_D21; Fanout = 1; REG Node = 'OUTLED\[4\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[4]~89 OUTLED[4]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.400 ns ( 63.97 % ) " "Info: Total cell delay = 17.400 ns ( 63.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.800 ns ( 36.03 % ) " "Info: Total interconnect delay = 9.800 ns ( 36.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "27.200 ns" { COU[2] Mux14~0 OUTLED[5]~81 OUTLED[5]~84 OUTLED[4]~85 OUTLED[4]~86 OUTLED[4]~87 OUTLED[4]~89 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "27.200 ns" { COU[2] {} Mux14~0 {} OUTLED[5]~81 {} OUTLED[5]~84 {} OUTLED[4]~85 {} OUTLED[4]~86 {} OUTLED[4]~87 {} OUTLED[4]~89 {} OUTLED[4]$latch {} } { 0.000ns 0.600ns 2.400ns 0.600ns 2.200ns 0.600ns 0.600ns 2.200ns 0.600ns } { 0.000ns 2.300ns 2.300ns 2.300ns 1.800ns 2.300ns 1.800ns 2.300ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "21.300 ns - Smallest " "Info: - Smallest clock skew is 21.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 28.700 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 28.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 8.500 ns COU\[3\] 2 REG LC4_D18 49 " "Info: 2: + IC(3.900 ns) + CELL(1.100 ns) = 8.500 ns; Loc. = LC4_D18; Fanout = 49; REG Node = 'COU\[3\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CLK COU[3] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.800 ns) 14.000 ns Mux34~0 3 COMB LC5_D12 3 " "Info: 3: + IC(3.700 ns) + CELL(1.800 ns) = 14.000 ns; Loc. = LC5_D12; Fanout = 3; COMB Node = 'Mux34~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { COU[3] Mux34~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 18.500 ns NUMLED\[7\]~79 4 COMB LC2_D8 2 " "Info: 4: + IC(2.200 ns) + CELL(2.300 ns) = 18.500 ns; Loc. = LC2_D8; Fanout = 2; COMB Node = 'NUMLED\[7\]~79'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { Mux34~0 NUMLED[7]~79 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 23.000 ns OUTLED\[6\]~60 5 COMB LC1_D1 7 " "Info: 5: + IC(2.200 ns) + CELL(2.300 ns) = 23.000 ns; Loc. = LC1_D1; Fanout = 7; COMB Node = 'OUTLED\[6\]~60'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { NUMLED[7]~79 OUTLED[6]~60 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.800 ns) 28.700 ns OUTLED\[4\]\$latch 6 REG LC1_D21 1 " "Info: 6: + IC(3.900 ns) + CELL(1.800 ns) = 28.700 ns; Loc. = LC1_D21; Fanout = 1; REG Node = 'OUTLED\[4\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { OUTLED[6]~60 OUTLED[4]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.800 ns ( 44.60 % ) " "Info: Total cell delay = 12.800 ns ( 44.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.900 ns ( 55.40 % ) " "Info: Total interconnect delay = 15.900 ns ( 55.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "28.700 ns" { CLK COU[3] Mux34~0 NUMLED[7]~79 OUTLED[6]~60 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "28.700 ns" { CLK {} CLK~out {} COU[3] {} Mux34~0 {} NUMLED[7]~79 {} OUTLED[6]~60 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 3.900ns 3.700ns 2.200ns 2.200ns 3.900ns } { 0.000ns 3.500ns 1.100ns 1.800ns 2.300ns 2.300ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.400 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 7.400 ns COU\[2\] 2 REG LC1_D18 73 " "Info: 2: + IC(3.900 ns) + CELL(0.000 ns) = 7.400 ns; Loc. = LC1_D18; Fanout = 73; REG Node = 'COU\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { CLK COU[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 47.30 % ) " "Info: Total cell delay = 3.500 ns ( 47.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 52.70 % ) " "Info: Total interconnect delay = 3.900 ns ( 52.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK COU[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} COU[2] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "28.700 ns" { CLK COU[3] Mux34~0 NUMLED[7]~79 OUTLED[6]~60 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "28.700 ns" { CLK {} CLK~out {} COU[3] {} Mux34~0 {} NUMLED[7]~79 {} OUTLED[6]~60 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 3.900ns 3.700ns 2.200ns 2.200ns 3.900ns } { 0.000ns 3.500ns 1.100ns 1.800ns 2.300ns 2.300ns 1.800ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK COU[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} COU[2] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.700 ns + " "Info: + Micro setup delay of destination is 4.700 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "27.200 ns" { COU[2] Mux14~0 OUTLED[5]~81 OUTLED[5]~84 OUTLED[4]~85 OUTLED[4]~86 OUTLED[4]~87 OUTLED[4]~89 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "27.200 ns" { COU[2] {} Mux14~0 {} OUTLED[5]~81 {} OUTLED[5]~84 {} OUTLED[4]~85 {} OUTLED[4]~86 {} OUTLED[4]~87 {} OUTLED[4]~89 {} OUTLED[4]$latch {} } { 0.000ns 0.600ns 2.400ns 0.600ns 2.200ns 0.600ns 0.600ns 2.200ns 0.600ns } { 0.000ns 2.300ns 2.300ns 2.300ns 1.800ns 2.300ns 1.800ns 2.300ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "28.700 ns" { CLK COU[3] Mux34~0 NUMLED[7]~79 OUTLED[6]~60 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "28.700 ns" { CLK {} CLK~out {} COU[3] {} Mux34~0 {} NUMLED[7]~79 {} OUTLED[6]~60 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 3.900ns 3.700ns 2.200ns 2.200ns 3.900ns } { 0.000ns 3.500ns 1.100ns 1.800ns 2.300ns 2.300ns 1.800ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK COU[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} COU[2] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "FLASH register register NUM\[0\] NUM\[1\] 125.0 MHz Internal " "Info: Clock \"FLASH\" Internal fmax is restricted to 125.0 MHz between source register \"NUM\[0\]\" and destination register \"NUM\[1\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "4.0 ns 4.0 ns 8.0 ns " "Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.300 ns + Longest register register " "Info: + Longest register to register delay is 2.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NUM\[0\] 1 REG LC8_D6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_D6; Fanout = 18; REG Node = 'NUM\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUM[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.700 ns) 2.300 ns NUM\[1\] 2 REG LC7_D6 17 " "Info: 2: + IC(0.600 ns) + CELL(1.700 ns) = 2.300 ns; Loc. = LC7_D6; Fanout = 17; REG Node = 'NUM\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { NUM[0] NUM[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 73.91 % ) " "Info: Total cell delay = 1.700 ns ( 73.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 26.09 % ) " "Info: Total interconnect delay = 0.600 ns ( 26.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { NUM[0] NUM[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { NUM[0] {} NUM[1] {} } { 0.000ns 0.600ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FLASH destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"FLASH\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns FLASH 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'FLASH'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns NUM\[1\] 2 REG LC7_D6 17 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC7_D6; Fanout = 17; REG Node = 'NUM\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { FLASH NUM[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FLASH source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"FLASH\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns FLASH 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'FLASH'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns NUM\[0\] 2 REG LC8_D6 18 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC8_D6; Fanout = 18; REG Node = 'NUM\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { FLASH NUM[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { NUM[0] NUM[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { NUM[0] {} NUM[1] {} } { 0.000ns 0.600ns } { 0.000ns 1.700ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUM[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { NUM[1] {} } {  } {  } "" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 69 " "Warning: Circuit may not operate. Detected 69 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "COU\[0\] NUMLED\[6\]\$latch CLK 13.3 ns " "Info: Found hold time violation between source  pin or register \"COU\[0\]\" and destination pin or register \"NUMLED\[6\]\$latch\" for clock \"CLK\" (Hold time is 13.3 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "26.100 ns + Largest " "Info: + Largest clock skew is 26.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 33.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 33.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 8.500 ns COU\[2\] 2 REG LC1_D18 73 " "Info: 2: + IC(3.900 ns) + CELL(1.100 ns) = 8.500 ns; Loc. = LC1_D18; Fanout = 73; REG Node = 'COU\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CLK COU[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.300 ns) 14.800 ns Mux23~0 3 COMB LC8_B19 1 " "Info: 3: + IC(4.000 ns) + CELL(2.300 ns) = 14.800 ns; Loc. = LC8_B19; Fanout = 1; COMB Node = 'Mux23~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { COU[2] Mux23~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.800 ns) 20.600 ns NUMLED\[7\]~136 4 COMB LC4_D2 1 " "Info: 4: + IC(4.000 ns) + CELL(1.800 ns) = 20.600 ns; Loc. = LC4_D2; Fanout = 1; COMB Node = 'NUMLED\[7\]~136'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { Mux23~0 NUMLED[7]~136 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 23.500 ns NUMLED\[7\]~139 5 COMB LC8_D2 1 " "Info: 5: + IC(0.600 ns) + CELL(2.300 ns) = 23.500 ns; Loc. = LC8_D2; Fanout = 1; COMB Node = 'NUMLED\[7\]~139'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { NUMLED[7]~136 NUMLED[7]~139 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.800 ns) 27.600 ns NUMLED\[7\]~82 6 COMB LC5_D8 8 " "Info: 6: + IC(2.300 ns) + CELL(1.800 ns) = 27.600 ns; Loc. = LC5_D8; Fanout = 8; COMB Node = 'NUMLED\[7\]~82'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { NUMLED[7]~139 NUMLED[7]~82 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.800 ns) 33.500 ns NUMLED\[6\]\$latch 7 REG LC5_B18 1 " "Info: 7: + IC(4.100 ns) + CELL(1.800 ns) = 33.500 ns; Loc. = LC5_B18; Fanout = 1; REG Node = 'NUMLED\[6\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { NUMLED[7]~82 NUMLED[6]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.600 ns ( 43.58 % ) " "Info: Total cell delay = 14.600 ns ( 43.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.900 ns ( 56.42 % ) " "Info: Total interconnect delay = 18.900 ns ( 56.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "33.500 ns" { CLK COU[2] Mux23~0 NUMLED[7]~136 NUMLED[7]~139 NUMLED[7]~82 NUMLED[6]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "33.500 ns" { CLK {} CLK~out {} COU[2] {} Mux23~0 {} NUMLED[7]~136 {} NUMLED[7]~139 {} NUMLED[7]~82 {} NUMLED[6]$latch {} } { 0.000ns 0.000ns 3.900ns 4.000ns 4.000ns 0.600ns 2.300ns 4.100ns } { 0.000ns 3.500ns 1.100ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.400 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 7.400 ns COU\[0\] 2 REG LC6_D18 73 " "Info: 2: + IC(3.900 ns) + CELL(0.000 ns) = 7.400 ns; Loc. = LC6_D18; Fanout = 73; REG Node = 'COU\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { CLK COU[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 47.30 % ) " "Info: Total cell delay = 3.500 ns ( 47.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 52.70 % ) " "Info: Total interconnect delay = 3.900 ns ( 52.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK COU[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} COU[0] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "33.500 ns" { CLK COU[2] Mux23~0 NUMLED[7]~136 NUMLED[7]~139 NUMLED[7]~82 NUMLED[6]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "33.500 ns" { CLK {} CLK~out {} COU[2] {} Mux23~0 {} NUMLED[7]~136 {} NUMLED[7]~139 {} NUMLED[7]~82 {} NUMLED[6]$latch {} } { 0.000ns 0.000ns 3.900ns 4.000ns 4.000ns 0.600ns 2.300ns 4.100ns } { 0.000ns 3.500ns 1.100ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK COU[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} COU[0] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.700 ns - Shortest register register " "Info: - Shortest register to register delay is 11.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COU\[0\] 1 REG LC6_D18 73 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_D18; Fanout = 73; REG Node = 'COU\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COU[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.800 ns) 5.900 ns NUMLED\[6\]~116 2 COMB LC7_B18 1 " "Info: 2: + IC(4.100 ns) + CELL(1.800 ns) = 5.900 ns; Loc. = LC7_B18; Fanout = 1; COMB Node = 'NUMLED\[6\]~116'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { COU[0] NUMLED[6]~116 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 8.800 ns NUMLED\[6\]~122 3 COMB LC8_B18 1 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 8.800 ns; Loc. = LC8_B18; Fanout = 1; COMB Node = 'NUMLED\[6\]~122'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { NUMLED[6]~116 NUMLED[6]~122 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 11.700 ns NUMLED\[6\]\$latch 4 REG LC5_B18 1 " "Info: 4: + IC(0.600 ns) + CELL(2.300 ns) = 11.700 ns; Loc. = LC5_B18; Fanout = 1; REG Node = 'NUMLED\[6\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { NUMLED[6]~122 NUMLED[6]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.400 ns ( 54.70 % ) " "Info: Total cell delay = 6.400 ns ( 54.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 45.30 % ) " "Info: Total interconnect delay = 5.300 ns ( 45.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { COU[0] NUMLED[6]~116 NUMLED[6]~122 NUMLED[6]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { COU[0] {} NUMLED[6]~116 {} NUMLED[6]~122 {} NUMLED[6]$latch {} } { 0.000ns 4.100ns 0.600ns 0.600ns } { 0.000ns 1.800ns 2.300ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "33.500 ns" { CLK COU[2] Mux23~0 NUMLED[7]~136 NUMLED[7]~139 NUMLED[7]~82 NUMLED[6]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "33.500 ns" { CLK {} CLK~out {} COU[2] {} Mux23~0 {} NUMLED[7]~136 {} NUMLED[7]~139 {} NUMLED[7]~82 {} NUMLED[6]$latch {} } { 0.000ns 0.000ns 3.900ns 4.000ns 4.000ns 0.600ns 2.300ns 4.100ns } { 0.000ns 3.500ns 1.100ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK COU[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} COU[0] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 3.500ns 0.000ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { COU[0] NUMLED[6]~116 NUMLED[6]~122 NUMLED[6]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { COU[0] {} NUMLED[6]~116 {} NUMLED[6]~122 {} NUMLED[6]$latch {} } { 0.000ns 4.100ns 0.600ns 0.600ns } { 0.000ns 1.800ns 2.300ns 2.300ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "OUTLED\[4\]\$latch INITLED\[1\] DISPLAY\[0\] 24.800 ns register " "Info: tsu for register \"OUTLED\[4\]\$latch\" (data pin = \"INITLED\[1\]\", clock pin = \"DISPLAY\[0\]\") is 24.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "37.700 ns + Longest pin register " "Info: + Longest pin to register delay is 37.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns INITLED\[1\] 1 CLK PIN_46 8 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_46; Fanout = 8; CLK Node = 'INITLED\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INITLED[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.300 ns) 10.600 ns process_2~3 2 COMB LC7_D8 22 " "Info: 2: + IC(4.800 ns) + CELL(2.300 ns) = 10.600 ns; Loc. = LC7_D8; Fanout = 22; COMB Node = 'process_2~3'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { INITLED[1] process_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.300 ns) 16.500 ns OUTLED\[5\]~82 3 COMB LC3_D14 2 " "Info: 3: + IC(3.600 ns) + CELL(2.300 ns) = 16.500 ns; Loc. = LC3_D14; Fanout = 2; COMB Node = 'OUTLED\[5\]~82'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { process_2~3 OUTLED[5]~82 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 21.000 ns OUTLED\[5\]~84 4 COMB LC8_D19 2 " "Info: 4: + IC(2.200 ns) + CELL(2.300 ns) = 21.000 ns; Loc. = LC8_D19; Fanout = 2; COMB Node = 'OUTLED\[5\]~84'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { OUTLED[5]~82 OUTLED[5]~84 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 25.000 ns OUTLED\[4\]~85 5 COMB LC4_D16 1 " "Info: 5: + IC(2.200 ns) + CELL(1.800 ns) = 25.000 ns; Loc. = LC4_D16; Fanout = 1; COMB Node = 'OUTLED\[4\]~85'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { OUTLED[5]~84 OUTLED[4]~85 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 27.900 ns OUTLED\[4\]~86 6 COMB LC5_D16 1 " "Info: 6: + IC(0.600 ns) + CELL(2.300 ns) = 27.900 ns; Loc. = LC5_D16; Fanout = 1; COMB Node = 'OUTLED\[4\]~86'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[4]~85 OUTLED[4]~86 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 30.300 ns OUTLED\[4\]~87 7 COMB LC1_D16 1 " "Info: 7: + IC(0.600 ns) + CELL(1.800 ns) = 30.300 ns; Loc. = LC1_D16; Fanout = 1; COMB Node = 'OUTLED\[4\]~87'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { OUTLED[4]~86 OUTLED[4]~87 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 34.800 ns OUTLED\[4\]~89 8 COMB LC2_D21 1 " "Info: 8: + IC(2.200 ns) + CELL(2.300 ns) = 34.800 ns; Loc. = LC2_D21; Fanout = 1; COMB Node = 'OUTLED\[4\]~89'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { OUTLED[4]~87 OUTLED[4]~89 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 37.700 ns OUTLED\[4\]\$latch 9 REG LC1_D21 1 " "Info: 9: + IC(0.600 ns) + CELL(2.300 ns) = 37.700 ns; Loc. = LC1_D21; Fanout = 1; REG Node = 'OUTLED\[4\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[4]~89 OUTLED[4]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.900 ns ( 55.44 % ) " "Info: Total cell delay = 20.900 ns ( 55.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.800 ns ( 44.56 % ) " "Info: Total interconnect delay = 16.800 ns ( 44.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "37.700 ns" { INITLED[1] process_2~3 OUTLED[5]~82 OUTLED[5]~84 OUTLED[4]~85 OUTLED[4]~86 OUTLED[4]~87 OUTLED[4]~89 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "37.700 ns" { INITLED[1] {} INITLED[1]~out {} process_2~3 {} OUTLED[5]~82 {} OUTLED[5]~84 {} OUTLED[4]~85 {} OUTLED[4]~86 {} OUTLED[4]~87 {} OUTLED[4]~89 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 4.800ns 3.600ns 2.200ns 2.200ns 0.600ns 0.600ns 2.200ns 0.600ns } { 0.000ns 3.500ns 2.300ns 2.300ns 2.300ns 1.800ns 2.300ns 1.800ns 2.300ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.700 ns + " "Info: + Micro setup delay of destination is 4.700 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DISPLAY\[0\] destination 17.600 ns - Shortest register " "Info: - Shortest clock path from clock \"DISPLAY\[0\]\" to destination register is 17.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns DISPLAY\[0\] 1 CLK PIN_63 9 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_63; Fanout = 9; CLK Node = 'DISPLAY\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DISPLAY[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.800 ns) 9.500 ns OUTLED\[6\]~59 2 COMB LC4_D1 1 " "Info: 2: + IC(4.200 ns) + CELL(1.800 ns) = 9.500 ns; Loc. = LC4_D1; Fanout = 1; COMB Node = 'OUTLED\[6\]~59'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { DISPLAY[0] OUTLED[6]~59 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 11.900 ns OUTLED\[6\]~60 3 COMB LC1_D1 7 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 11.900 ns; Loc. = LC1_D1; Fanout = 7; COMB Node = 'OUTLED\[6\]~60'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { OUTLED[6]~59 OUTLED[6]~60 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.800 ns) 17.600 ns OUTLED\[4\]\$latch 4 REG LC1_D21 1 " "Info: 4: + IC(3.900 ns) + CELL(1.800 ns) = 17.600 ns; Loc. = LC1_D21; Fanout = 1; REG Node = 'OUTLED\[4\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { OUTLED[6]~60 OUTLED[4]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.900 ns ( 50.57 % ) " "Info: Total cell delay = 8.900 ns ( 50.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 49.43 % ) " "Info: Total interconnect delay = 8.700 ns ( 49.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { DISPLAY[0] OUTLED[6]~59 OUTLED[6]~60 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { DISPLAY[0] {} DISPLAY[0]~out {} OUTLED[6]~59 {} OUTLED[6]~60 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 4.200ns 0.600ns 3.900ns } { 0.000ns 3.500ns 1.800ns 1.800ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "37.700 ns" { INITLED[1] process_2~3 OUTLED[5]~82 OUTLED[5]~84 OUTLED[4]~85 OUTLED[4]~86 OUTLED[4]~87 OUTLED[4]~89 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "37.700 ns" { INITLED[1] {} INITLED[1]~out {} process_2~3 {} OUTLED[5]~82 {} OUTLED[5]~84 {} OUTLED[4]~85 {} OUTLED[4]~86 {} OUTLED[4]~87 {} OUTLED[4]~89 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 4.800ns 3.600ns 2.200ns 2.200ns 0.600ns 0.600ns 2.200ns 0.600ns } { 0.000ns 3.500ns 2.300ns 2.300ns 2.300ns 1.800ns 2.300ns 1.800ns 2.300ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { DISPLAY[0] OUTLED[6]~59 OUTLED[6]~60 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { DISPLAY[0] {} DISPLAY[0]~out {} OUTLED[6]~59 {} OUTLED[6]~60 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 4.200ns 0.600ns 3.900ns } { 0.000ns 3.500ns 1.800ns 1.800ns 1.800ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK NUMLED\[6\] NUMLED\[6\]\$latch 39.600 ns register " "Info: tco from clock \"CLK\" to destination pin \"NUMLED\[6\]\" through register \"NUMLED\[6\]\$latch\" is 39.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 33.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 33.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 8.500 ns COU\[2\] 2 REG LC1_D18 73 " "Info: 2: + IC(3.900 ns) + CELL(1.100 ns) = 8.500 ns; Loc. = LC1_D18; Fanout = 73; REG Node = 'COU\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CLK COU[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.300 ns) 14.800 ns Mux23~0 3 COMB LC8_B19 1 " "Info: 3: + IC(4.000 ns) + CELL(2.300 ns) = 14.800 ns; Loc. = LC8_B19; Fanout = 1; COMB Node = 'Mux23~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { COU[2] Mux23~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.800 ns) 20.600 ns NUMLED\[7\]~136 4 COMB LC4_D2 1 " "Info: 4: + IC(4.000 ns) + CELL(1.800 ns) = 20.600 ns; Loc. = LC4_D2; Fanout = 1; COMB Node = 'NUMLED\[7\]~136'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { Mux23~0 NUMLED[7]~136 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 23.500 ns NUMLED\[7\]~139 5 COMB LC8_D2 1 " "Info: 5: + IC(0.600 ns) + CELL(2.300 ns) = 23.500 ns; Loc. = LC8_D2; Fanout = 1; COMB Node = 'NUMLED\[7\]~139'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { NUMLED[7]~136 NUMLED[7]~139 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.800 ns) 27.600 ns NUMLED\[7\]~82 6 COMB LC5_D8 8 " "Info: 6: + IC(2.300 ns) + CELL(1.800 ns) = 27.600 ns; Loc. = LC5_D8; Fanout = 8; COMB Node = 'NUMLED\[7\]~82'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { NUMLED[7]~139 NUMLED[7]~82 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.800 ns) 33.500 ns NUMLED\[6\]\$latch 7 REG LC5_B18 1 " "Info: 7: + IC(4.100 ns) + CELL(1.800 ns) = 33.500 ns; Loc. = LC5_B18; Fanout = 1; REG Node = 'NUMLED\[6\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { NUMLED[7]~82 NUMLED[6]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.600 ns ( 43.58 % ) " "Info: Total cell delay = 14.600 ns ( 43.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.900 ns ( 56.42 % ) " "Info: Total interconnect delay = 18.900 ns ( 56.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "33.500 ns" { CLK COU[2] Mux23~0 NUMLED[7]~136 NUMLED[7]~139 NUMLED[7]~82 NUMLED[6]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "33.500 ns" { CLK {} CLK~out {} COU[2] {} Mux23~0 {} NUMLED[7]~136 {} NUMLED[7]~139 {} NUMLED[7]~82 {} NUMLED[6]$latch {} } { 0.000ns 0.000ns 3.900ns 4.000ns 4.000ns 0.600ns 2.300ns 4.100ns } { 0.000ns 3.500ns 1.100ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.100 ns + Longest register pin " "Info: + Longest register to pin delay is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NUMLED\[6\]\$latch 1 REG LC5_B18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B18; Fanout = 1; REG Node = 'NUMLED\[6\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUMLED[6]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.100 ns) 6.100 ns NUMLED\[6\] 2 PIN PIN_133 0 " "Info: 2: + IC(1.000 ns) + CELL(5.100 ns) = 6.100 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'NUMLED\[6\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { NUMLED[6]$latch NUMLED[6] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 83.61 % ) " "Info: Total cell delay = 5.100 ns ( 83.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 16.39 % ) " "Info: Total interconnect delay = 1.000 ns ( 16.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { NUMLED[6]$latch NUMLED[6] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { NUMLED[6]$latch {} NUMLED[6] {} } { 0.000ns 1.000ns } { 0.000ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "33.500 ns" { CLK COU[2] Mux23~0 NUMLED[7]~136 NUMLED[7]~139 NUMLED[7]~82 NUMLED[6]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "33.500 ns" { CLK {} CLK~out {} COU[2] {} Mux23~0 {} NUMLED[7]~136 {} NUMLED[7]~139 {} NUMLED[7]~82 {} NUMLED[6]$latch {} } { 0.000ns 0.000ns 3.900ns 4.000ns 4.000ns 0.600ns 2.300ns 4.100ns } { 0.000ns 3.500ns 1.100ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { NUMLED[6]$latch NUMLED[6] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { NUMLED[6]$latch {} NUMLED[6] {} } { 0.000ns 1.000ns } { 0.000ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "NUMLED\[1\]\$latch ROTATY CLK 17.400 ns register " "Info: th for register \"NUMLED\[1\]\$latch\" (data pin = \"ROTATY\", clock pin = \"CLK\") is 17.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 33.300 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 33.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 8.500 ns COU\[2\] 2 REG LC1_D18 73 " "Info: 2: + IC(3.900 ns) + CELL(1.100 ns) = 8.500 ns; Loc. = LC1_D18; Fanout = 73; REG Node = 'COU\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CLK COU[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.300 ns) 14.800 ns Mux23~0 3 COMB LC8_B19 1 " "Info: 3: + IC(4.000 ns) + CELL(2.300 ns) = 14.800 ns; Loc. = LC8_B19; Fanout = 1; COMB Node = 'Mux23~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { COU[2] Mux23~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.800 ns) 20.600 ns NUMLED\[7\]~136 4 COMB LC4_D2 1 " "Info: 4: + IC(4.000 ns) + CELL(1.800 ns) = 20.600 ns; Loc. = LC4_D2; Fanout = 1; COMB Node = 'NUMLED\[7\]~136'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { Mux23~0 NUMLED[7]~136 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 23.500 ns NUMLED\[7\]~139 5 COMB LC8_D2 1 " "Info: 5: + IC(0.600 ns) + CELL(2.300 ns) = 23.500 ns; Loc. = LC8_D2; Fanout = 1; COMB Node = 'NUMLED\[7\]~139'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { NUMLED[7]~136 NUMLED[7]~139 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.800 ns) 27.600 ns NUMLED\[7\]~82 6 COMB LC5_D8 8 " "Info: 6: + IC(2.300 ns) + CELL(1.800 ns) = 27.600 ns; Loc. = LC5_D8; Fanout = 8; COMB Node = 'NUMLED\[7\]~82'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { NUMLED[7]~139 NUMLED[7]~82 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.800 ns) 33.300 ns NUMLED\[1\]\$latch 7 REG LC1_B8 1 " "Info: 7: + IC(3.900 ns) + CELL(1.800 ns) = 33.300 ns; Loc. = LC1_B8; Fanout = 1; REG Node = 'NUMLED\[1\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { NUMLED[7]~82 NUMLED[1]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.600 ns ( 43.84 % ) " "Info: Total cell delay = 14.600 ns ( 43.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.700 ns ( 56.16 % ) " "Info: Total interconnect delay = 18.700 ns ( 56.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "33.300 ns" { CLK COU[2] Mux23~0 NUMLED[7]~136 NUMLED[7]~139 NUMLED[7]~82 NUMLED[1]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "33.300 ns" { CLK {} CLK~out {} COU[2] {} Mux23~0 {} NUMLED[7]~136 {} NUMLED[7]~139 {} NUMLED[7]~82 {} NUMLED[1]$latch {} } { 0.000ns 0.000ns 3.900ns 4.000ns 4.000ns 0.600ns 2.300ns 3.900ns } { 0.000ns 3.500ns 1.100ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 15.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns ROTATY 1 PIN PIN_60 24 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_60; Fanout = 24; PIN Node = 'ROTATY'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROTATY } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.300 ns) 10.600 ns NUMLED\[1\]~88 2 COMB LC7_B8 1 " "Info: 2: + IC(4.800 ns) + CELL(2.300 ns) = 10.600 ns; Loc. = LC7_B8; Fanout = 1; COMB Node = 'NUMLED\[1\]~88'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { ROTATY NUMLED[1]~88 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 13.000 ns NUMLED\[1\]~89 3 COMB LC8_B8 1 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 13.000 ns; Loc. = LC8_B8; Fanout = 1; COMB Node = 'NUMLED\[1\]~89'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[1]~88 NUMLED[1]~89 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 15.900 ns NUMLED\[1\]\$latch 4 REG LC1_B8 1 " "Info: 4: + IC(0.600 ns) + CELL(2.300 ns) = 15.900 ns; Loc. = LC1_B8; Fanout = 1; REG Node = 'NUMLED\[1\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { NUMLED[1]~89 NUMLED[1]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 62.26 % ) " "Info: Total cell delay = 9.900 ns ( 62.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 37.74 % ) " "Info: Total interconnect delay = 6.000 ns ( 37.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "15.900 ns" { ROTATY NUMLED[1]~88 NUMLED[1]~89 NUMLED[1]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "15.900 ns" { ROTATY {} ROTATY~out {} NUMLED[1]~88 {} NUMLED[1]~89 {} NUMLED[1]$latch {} } { 0.000ns 0.000ns 4.800ns 0.600ns 0.600ns } { 0.000ns 3.500ns 2.300ns 1.800ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "33.300 ns" { CLK COU[2] Mux23~0 NUMLED[7]~136 NUMLED[7]~139 NUMLED[7]~82 NUMLED[1]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "33.300 ns" { CLK {} CLK~out {} COU[2] {} Mux23~0 {} NUMLED[7]~136 {} NUMLED[7]~139 {} NUMLED[7]~82 {} NUMLED[1]$latch {} } { 0.000ns 0.000ns 3.900ns 4.000ns 4.000ns 0.600ns 2.300ns 3.900ns } { 0.000ns 3.500ns 1.100ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "15.900 ns" { ROTATY NUMLED[1]~88 NUMLED[1]~89 NUMLED[1]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "15.900 ns" { ROTATY {} ROTATY~out {} NUMLED[1]~88 {} NUMLED[1]~89 {} NUMLED[1]$latch {} } { 0.000ns 0.000ns 4.800ns 0.600ns 0.600ns } { 0.000ns 3.500ns 2.300ns 1.800ns 2.300ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 20:11:02 2019 " "Info: Processing ended: Fri Apr 19 20:11:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
