$date
	Thu Mar 21 19:45:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module static_pointer_tb $end
$var wire 16 ! sp_data_out [15:0] $end
$var wire 1 " invalid_write $end
$var reg 1 # clk $end
$var reg 1 $ inc_sp $end
$var reg 1 % load_sp $end
$var reg 1 & reset $end
$var reg 16 ' sp_data_in [15:0] $end
$var reg 1 ( write_sp $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ inc_sp $end
$var wire 1 % load_sp $end
$var wire 1 & reset $end
$var wire 16 ) sp_data_in [15:0] $end
$var wire 1 ( write_sp $end
$var reg 1 " invalid_write $end
$var reg 16 * sp_data_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
bx )
x(
bx '
1&
x%
x$
0#
0"
b0 !
$end
#5
1#
#10
0#
b10100000000000 '
b10100000000000 )
1%
0&
#15
b10100000000000 !
b10100000000000 *
1#
#20
0#
1$
0%
#25
b10100000000001 !
b10100000000001 *
1#
#30
0#
b1010101111001101 '
b1010101111001101 )
1(
0$
#35
1"
1#
#40
0#
b11001000000000 '
b11001000000000 )
1%
0(
#45
0"
b11001000000000 !
b11001000000000 *
1#
#50
0#
0%
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
