From 469a4f2671463de3dc8f26cef26469f74c38c98f Mon Sep 17 00:00:00 2001
From: student <student@ReliableEmbeddedSystems.com>
Date: Mon, 15 May 2017 17:24:25 +0200
Subject: [PATCH] mira: imx6qdl-phytec-phycore-som.dtsi rtc

Signed-off-by: student <student@ReliableEmbeddedSystems.com>
---
 arch/arm/boot/dts/imx6qdl-phytec-phycore-som.dtsi | 352 ++++++++++++++++++++++
 1 file changed, 352 insertions(+)
 create mode 100644 arch/arm/boot/dts/imx6qdl-phytec-phycore-som.dtsi

diff --git a/arch/arm/boot/dts/imx6qdl-phytec-phycore-som.dtsi b/arch/arm/boot/dts/imx6qdl-phytec-phycore-som.dtsi
new file mode 100644
index 0000000..330fd37
--- /dev/null
+++ b/arch/arm/boot/dts/imx6qdl-phytec-phycore-som.dtsi
@@ -0,0 +1,352 @@
+/*
+ * Copyright (C) 2015 PHYTEC Messtechnik
+ * Author: Christian Hemp <c.hemp@phytec.de>
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	model = "Phytec phyCORE-i.MX6";
+	compatible = "phytec,imx6qdl-pcm058", "fsl,imx6qdl";
+
+	aliases {
+		ipu0 = &ipu1;
+                /*
+                 * For Poky to pick to the rtc automatically
+                 * it needs to be /dev/rtc0
+                 * so I changed here rtc1->rct0, rtc2->rtc1
+                 */
+		rtc0 = &da9062_rtc;
+		rtc1 = &snvs_rtc;
+	};
+
+	memory {
+		/*
+		 * Set the minimum memory size here and
+		 * let the bootloader set the real size.
+		 */
+		device_type = "memory";
+		reg = <0x10000000 0x8000000>; /* 128 MiB memory */
+	};
+
+	gpio_leds_som: somleds {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpioleds_som>;
+		compatible = "gpio-leds";
+
+		som_green {
+			label = "phycore:green";
+			gpios = <&gpio1 4 0>;
+			linux,default-trigger = "heartbeat";
+		};
+	};
+};
+
+&cpu0 {
+	fsl,tol = <5000>;
+	arm-supply = <&vdd_arm>;
+	soc-supply = <&vdd_soc>;
+};
+
+&ecspi1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi1>;
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio3 19 0>;
+	status = "okay";
+
+	flash: m25p80@0 {
+		compatible = "m25p80";
+		spi-max-frequency = <20000000>;
+		reg = <0>;
+		status = "disabled";
+
+		#address-cells = <1>;
+		#size-cells = <1>;
+
+		partition@0 {
+			label = "barebox";
+			reg = <0x0 0x100000>;
+		};
+
+		partition@1 {
+			label = "barebox-environment";
+			reg = <0x100000 0x20000>;
+		};
+
+		partition@2 {
+			label = "oftree";
+			reg = <0x120000 0x20000>;
+		};
+
+		partition@3 {
+			label = "kernel";
+			reg = <0x140000 0x0>;
+		};
+	};
+};
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet>;
+	phy-handle = <&ethphy>;
+	phy-mode = "rgmii";
+	phy-supply = <&vdd_eth_io>;
+	phy-reset-gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
+	status = "disabled";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy: ethernet-phy@3 {
+			reg = <3>;
+			txc-skew-ps = <1680>;
+			rxc-skew-ps = <1860>;
+		};
+	};
+};
+
+&i2c3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3>;
+	clock-frequency = <400000>;
+	status = "okay";
+
+	eeprom: eeprom@50 {
+		compatible = "cat,24c32";
+		reg = <0x50>;
+	};
+
+	pmic0: da9062@58 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_pmic>;
+		compatible = "dlg,da9062";
+		reg = <0x58>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
+		interrupt-controller;
+
+		da9062_rtc: rtc {
+			compatible = "dlg,da9062-rtc";
+		};
+
+		da9062_wdt: watchdog {
+			compatible = "dlg,da9062-watchdog";
+		};
+
+		da9062_reg: regulators {
+			vdd_arm: buck1 {
+				regulator-name = "vdd_arm";
+				regulator-min-microvolt = <730000>;
+				regulator-max-microvolt = <1380000>;
+				regulator-initial-mode = <2>;
+				regulator-always-on;
+			};
+
+			vdd_soc: buck2 {
+				regulator-name = "vdd_soc";
+				regulator-min-microvolt = <730000>;
+				regulator-max-microvolt = <1380000>;
+				regulator-initial-mode = <2>;
+				regulator-always-on;
+			};
+
+			vdd_ddr3_1p5: buck3 {
+				regulator-name = "vdd_ddr3";
+				regulator-min-microvolt = <1500000>;
+				regulator-max-microvolt = <1500000>;
+				regulator-initial-mode = <2>;
+				regulator-always-on;
+			};
+
+			vdd_eth_1p2: buck4 {
+				regulator-name = "vdd_eth";
+				regulator-min-microvolt = <1200000>;
+				regulator-max-microvolt = <1200000>;
+				regulator-initial-mode = <2>;
+				regulator-always-on;
+			};
+
+			vdd_snvs: ldo1 {
+				regulator-name = "vdd_snvs";
+				regulator-min-microvolt = <3000000>;
+				regulator-max-microvolt = <3000000>;
+				regulator-always-on;
+			};
+
+			vdd_high: ldo2 {
+				regulator-name = "vdd_high";
+				regulator-min-microvolt = <3000000>;
+				regulator-max-microvolt = <3000000>;
+				regulator-always-on;
+			};
+
+			vdd_eth_io: ldo3 {
+				regulator-name = "vdd_eth_io";
+				regulator-min-microvolt = <2500000>;
+				regulator-max-microvolt = <2500000>;
+			};
+
+			vdd_emmc_1p8: ldo4 {
+				regulator-name = "vdd_emmc";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+			};
+		};
+	};
+};
+
+&gpmi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_gpmi_nand>;
+	nand-on-flash-bbt;
+	status = "disabled";
+	#address-cells = <1>;
+	#size-cells = <1>;
+
+	partition@0 {
+		label = "barebox";
+		reg = <0x0 0x400000>;
+	};
+
+	partition@1 {
+		label = "barebox-environment";
+		reg = <0x400000 0x100000>;
+	};
+
+	partition@2 {
+		label = "root";
+		reg = <0x500000 0x0>;
+	};
+};
+
+&iomuxc {
+	imx6qdl-phytec-phycore-som {
+                pinctrl_enet: enetgrp {
+                        fsl,pins = <
+                                MX6QDL_PAD_ENET_MDIO__ENET_MDIO         0x1b0b0
+                                MX6QDL_PAD_ENET_MDC__ENET_MDC           0x1b0b0
+                                MX6QDL_PAD_RGMII_TXC__RGMII_TXC         0x1b0b0
+                                MX6QDL_PAD_RGMII_TD0__RGMII_TD0         0x1b0b0
+                                MX6QDL_PAD_RGMII_TD1__RGMII_TD1         0x1b0b0
+                                MX6QDL_PAD_RGMII_TD2__RGMII_TD2         0x1b0b0
+                                MX6QDL_PAD_RGMII_TD3__RGMII_TD3         0x1b0b0
+                                MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL   0x1b0b0
+                                MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK    0x1b0b0
+                                MX6QDL_PAD_RGMII_RXC__RGMII_RXC         0x1b0b0
+                                MX6QDL_PAD_RGMII_RD0__RGMII_RD0         0x1b0b0
+                                MX6QDL_PAD_RGMII_RD1__RGMII_RD1         0x1b0b0
+                                MX6QDL_PAD_RGMII_RD2__RGMII_RD2         0x1b0b0
+                                MX6QDL_PAD_RGMII_RD3__RGMII_RD3         0x1b0b0
+                                MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL   0x1b0b0
+                                MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN       0x1b0b0
+                                MX6QDL_PAD_SD2_DAT1__GPIO1_IO14         0x80000000
+                        >;
+                };
+
+		pinctrl_gpioleds_som: gpioleds-somgrp {
+			fsl,pins = <MX6QDL_PAD_GPIO_4__GPIO1_IO04	0x80000000>;
+		};
+
+		pinctrl_gpmi_nand: gpmigrp {
+			fsl,pins = <
+				MX6QDL_PAD_NANDF_CLE__NAND_CLE          0xb0b1
+				MX6QDL_PAD_NANDF_ALE__NAND_ALE          0xb0b1
+				MX6QDL_PAD_NANDF_WP_B__NAND_WP_B        0xb0b1
+				MX6QDL_PAD_NANDF_RB0__NAND_READY_B      0xb000
+				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B        0xb0b1
+				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B        0xb0b1
+				MX6QDL_PAD_NANDF_CS2__NAND_CE2_B	0xb0b1
+				MX6QDL_PAD_NANDF_CS3__NAND_CE3_B	0xb0b1
+				MX6QDL_PAD_SD4_CMD__NAND_RE_B           0xb0b1
+				MX6QDL_PAD_SD4_CLK__NAND_WE_B           0xb0b1
+				MX6QDL_PAD_NANDF_D0__NAND_DATA00        0xb0b1
+				MX6QDL_PAD_NANDF_D1__NAND_DATA01        0xb0b1
+				MX6QDL_PAD_NANDF_D2__NAND_DATA02        0xb0b1
+				MX6QDL_PAD_NANDF_D3__NAND_DATA03        0xb0b1
+				MX6QDL_PAD_NANDF_D4__NAND_DATA04        0xb0b1
+				MX6QDL_PAD_NANDF_D5__NAND_DATA05        0xb0b1
+				MX6QDL_PAD_NANDF_D6__NAND_DATA06        0xb0b1
+				MX6QDL_PAD_NANDF_D7__NAND_DATA07        0xb0b1
+				MX6QDL_PAD_SD4_DAT0__NAND_DQS           0x00b1
+			>;
+		};
+
+		pinctrl_i2c3: i2c3grp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001b8b1
+				MX6QDL_PAD_GPIO_5__I2C3_SCL		0x4001b8b1
+			>;
+		};
+
+		pinctrl_ecspi1: ecspi1grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x100b1
+				MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
+				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
+				MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x80000000
+			>;
+		};
+
+		pinctrl_pmic: pmicgrp {
+			fsl,pins = <MX6QDL_PAD_GPIO_2__GPIO1_IO02	0x80000000>;
+		};
+
+		pinctrl_usdhc4: usdhc4grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD4_CMD__SD4_CMD	0x17059
+				MX6QDL_PAD_SD4_CLK__SD4_CLK	0x10059
+				MX6QDL_PAD_SD4_DAT0__SD4_DATA0	0x17059
+				MX6QDL_PAD_SD4_DAT1__SD4_DATA1	0x17059
+				MX6QDL_PAD_SD4_DAT2__SD4_DATA2	0x17059
+				MX6QDL_PAD_SD4_DAT3__SD4_DATA3	0x17059
+				MX6QDL_PAD_SD4_DAT4__SD4_DATA4	0x17059
+				MX6QDL_PAD_SD4_DAT5__SD4_DATA5	0x17059
+				MX6QDL_PAD_SD4_DAT6__SD4_DATA6	0x17059
+				MX6QDL_PAD_SD4_DAT7__SD4_DATA7	0x17059
+			>;
+		};
+
+	};
+};
+
+&reg_arm {
+	regulator-allow-bypass;
+};
+
+&reg_pu {
+	regulator-allow-bypass;
+};
+
+&reg_soc {
+	regulator-allow-bypass;
+};
+
+&snvs_poweroff {
+	status = "okay";
+};
+
+&usdhc4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc4>;
+	bus-width = <8>;
+	non-removable;
+	vmmc-supply = <&vdd_emmc_1p8>;
+	status = "disabled";
+};
+
+&wdog1 {
+	/*
+	 * Rely on PMIC watchdog and reboot handler. Internal i.MX6 watchdog
+	 * does not reset all external PMIC voltages on reset.
+	 */
+	status = "disabled";
+};
-- 
2.7.4

