// Seed: 2579851081
module module_0 (
    input supply0 id_0,
    input tri id_1
);
endmodule
module module_1 #(
    parameter id_2 = 32'd17,
    parameter id_3 = 32'd96,
    parameter id_5 = 32'd24
) (
    input wor id_0
);
  logic _id_2;
  ;
  wire _id_3;
  bit [(  -1  ) : 1  *  id_2] id_4["" : id_3], _id_5;
  wire id_6, id_7[-1 : id_5];
  for (id_8 = -1 - id_2; id_8; id_4 = id_6 == id_8) assign id_4 = 1;
  wire id_9, id_10, id_11;
  wire id_12;
  wire [id_3 : (  id_3  )] id_13;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
