#Build: Fabric Compiler 2021.4-SP1.2, Build 96435, May 30 04:40 2022
#Install: J:\PDS_2021.4\pango\PDS_2021.4-SP1.2\bin
#Application name: pds_shell.exe
#OS: Windows 7sp1 6.1.7601
#Hostname: USER-20180123QP
Generated by Fabric Compiler (version 2021.4-SP1.2 build 96435) at Wed Jul  6 11:45:13 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/bc/ip_2port_ram/prj/testparam.txt cannot open.
Building architecture floorplan logic view.
Executing : apply_constraint -f J:/pds/bc/ip_2port_ram/prj/device_map/ip_2port_ram.pcf
Constraint check start.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -BUS_KEEPER NONE
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -BUS_KEEPER NONE successfully.
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS15 -BUS_KEEPER NONE
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS15 -BUS_KEEPER NONE successfully.
W: ConstraintEditor-4019: Port 'clk_25m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_50m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'locked' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_en_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_en_tb' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f J:/pds/bc/ip_2port_ram/prj/device_map/ip_2port_ram.pcf successfully.
I: Column Clock Check close.

Placement started.
Pre global placement started.
I: Infer CARRY group, base inst: ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_48_328.
Mapping instance u_pll_clk/u_pll_e1/goppll to PLL_82_319.
Wirelength after clock region placement is 5051.
Mapping instance clkbufg_7/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_5/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_4/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_6/gopclkbufg to USCM_74_107.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_108.
Pre global placement takes 5.09 sec.

Global placement started.
Run super clustering :
	Initial slack 13999.
	2 iterations finished.
	Final slack 14892.
Super clustering done.
Design Utilization : 4%.
Wirelength after global placement is 4799.
Global placement takes 1.39 sec.

Post global placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_237.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_74_104.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_48_328.
Placed fixed instance u_pll_clk/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
IO placement started.
IO placement takes 0.03 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 5578.
Macro cell placement takes 0.02 sec.

Run super clustering :
	Initial slack 13999.
	2 iterations finished.
	Final slack 14892.
Super clustering done.
Design Utilization : 4%.
Wirelength after post global placement is 4581.
Post global placement takes 0.75 sec.

Legalization started.
Wirelength after legalization is 5368.
Legalization takes 0.06 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 14955.
Wirelength after replication placement is 5368.
Legalized cost 14955.000000.
The detailed placement ends at 0th iteration.
Wirelength after detailed placement is 5368.
Timing-driven detailed placement takes 0.22 sec.

Worst slack is 16722, TNS after placement is 0.
Placement done.
Total placement takes 7.99 sec.
Finished placement. (CPU time elapsed 0h:00m:07s)

Routing started.
Building routing graph takes 1.11 sec.
Worst slack is 16722, TNS before global route is 0.
Processing design graph takes 0.23 sec.
Total memory for routing:
	47.489021 M.
Total nets for routing : 1075.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 160 nets, it takes 0.02 sec.
Unrouted nets 278 at the end of iteration 0.
Unrouted nets 129 at the end of iteration 1.
Unrouted nets 62 at the end of iteration 2.
Unrouted nets 39 at the end of iteration 3.
Unrouted nets 16 at the end of iteration 4.
Unrouted nets 6 at the end of iteration 5.
Unrouted nets 5 at the end of iteration 6.
Unrouted nets 5 at the end of iteration 7.
Unrouted nets 0 at the end of iteration 8.
Global Routing step 2 processed 359 nets, it takes 1.83 sec.
Unrouted nets 3 at the end of iteration 0.
Unrouted nets 1 at the end of iteration 1.
Unrouted nets 1 at the end of iteration 2.
Unrouted nets 1 at the end of iteration 3.
Unrouted nets 1 at the end of iteration 4.
Unrouted nets 1 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 0 at the end of iteration 17.
Global Routing step 3 processed 18 nets, it takes 0.05 sec.
Global routing takes 1.90 sec.
Total 1100 subnets.
    forward max bucket size 18522 , backward 239.
        Unrouted nets 502 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.374402 sec.
    forward max bucket size 18518 , backward 301.
        Unrouted nets 382 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.343202 sec.
    forward max bucket size 18518 , backward 81.
        Unrouted nets 284 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.218401 sec.
    forward max bucket size 18518 , backward 127.
        Unrouted nets 213 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.280802 sec.
    forward max bucket size 1240 , backward 108.
        Unrouted nets 207 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.062400 sec.
    forward max bucket size 38 , backward 140.
        Unrouted nets 147 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031200 sec.
    forward max bucket size 35 , backward 91.
        Unrouted nets 109 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.031200 sec.
    forward max bucket size 27 , backward 51.
        Unrouted nets 76 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015600 sec.
    forward max bucket size 29 , backward 34.
        Unrouted nets 58 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 169 , backward 36.
        Unrouted nets 34 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 28 , backward 35.
        Unrouted nets 18 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015600 sec.
    forward max bucket size 21 , backward 26.
        Unrouted nets 15 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 11 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015600 sec.
    forward max bucket size 17 , backward 16.
        Unrouted nets 7 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 16.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 16.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_3/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_6/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 1.44 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.11 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 172.
Incremental timing analysis takes 0.11 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.47 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.28 sec.
Used srb routing arc is 8693.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 5.73 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 2        | 6             | 34                  
| Use of CLMA              | 190      | 3274          | 6                   
|   FF                     | 506      | 19644         | 3                   
|   LUT                    | 509      | 13096         | 4                   
|   LUT-FF pairs           | 314      | 13096         | 3                   
| Use of CLMS              | 58       | 1110          | 6                   
|   FF                     | 146      | 6660          | 3                   
|   LUT                    | 149      | 4440          | 4                   
|   LUT-FF pairs           | 86       | 4440          | 2                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 4        | 48            | 9                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 33       | 240           | 14                  
|   IOBD                   | 18       | 120           | 15                  
|   IOBR                   | 2        | 6             | 34                  
|   IOBS                   | 13       | 114           | 12                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 33       | 240           | 14                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 1        | 4             | 25                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 7        | 20            | 35                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:05s)
Design 'ip_2port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:19s)
Action pnr: Real time elapsed is 22.000 sec
Action pnr: CPU time elapsed is 20.764 sec
Action pnr: Process CPU time elapsed is 20.764 sec
Current time: Wed Jul  6 11:45:34 2022
Action pnr: Peak memory pool usage is 493,109,248 bytes
