Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: Nexys3fpga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Nexys3fpga.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Nexys3fpga"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Nexys3fpga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\xilinx\world_map.v" into library work
Parsing module <world_map>.
Analyzing Verilog file "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\xilinx\world_if.v" into library work
Parsing module <world_if>.
Analyzing Verilog file "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\xilinx\map.v" into library work
Parsing module <map>.
Analyzing Verilog file "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\xilinx\bot_pgm.v" into library work
Parsing module <bot_pgm>.
Analyzing Verilog file "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\kcpsm6.v" into library work
Parsing module <kcpsm6>.
Analyzing Verilog file "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\sevensegment.v" into library work
Parsing module <sevensegment>.
Parsing module <Digit>.
Analyzing Verilog file "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\nexys3_bot_if.v" into library work
Parsing module <nexys3_bot_if>.
Analyzing Verilog file "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\firmware\bot_control.v" into library work
Parsing module <bot_control>.
Parsing module <jtag_loader_6>.
Analyzing Verilog file "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\bot.v" into library work
Parsing module <bot>.
Analyzing Verilog file "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\nexys3fpga.v" into library work
Parsing module <Nexys3fpga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Nexys3fpga>.

Elaborating module <debounce>.

Elaborating module <sevensegment>.

Elaborating module <Digit>.
WARNING:HDLCompiler:1127 - "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\nexys3fpga.v" Line 117: Assignment to digits_out ignored, since the identifier is never used

Elaborating module <kcpsm6>.

Elaborating module <LUT6_2(INIT=64'b1111111111111111111101010101010100000000000000000000111011101110)>.

Elaborating module <FD>.

Elaborating module <LUT6_2(INIT=64'b010000011000000000000101100000000110001000000000001001100)>.

Elaborating module <LUT6_2(INIT=64'b010000000000000000000000000000000000000000100000000000)>.

Elaborating module <LUT6(INIT=64'b01100101010101010)>.

Elaborating module <LUT6_2(INIT=64'b1100110000110011111111110000000010000000100000001000000010000000)>.

Elaborating module <LUT6(INIT=64'b0101101000111100111111111111111100000000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111011101110111000000100111011100000000000000000000001000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111100000000000000000000000000000010001111111111)>.

Elaborating module <LUT6(INIT=64'b1111111111111111111111111111111100000000000001000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b1111111111111111000100000000000000000000000000000010000000000000)>.

Elaborating module <LUT6_2(INIT=64'b01111001010000000000000000000000100001000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111011100001000000000000000000000000000000000000000111100000000)>.

Elaborating module <LUT6_2(INIT=64'b1101000000000000000000000000000000000010000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b01001111110011111100000000000100001111011111001110)>.

Elaborating module <LUT6_2(INIT=64'b1100000011001100000000000000000010100000101010100000000000000000)>.

Elaborating module <FDR>.

Elaborating module <LUT6_2(INIT=64'b1000000000000000000000000000000000100000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0100000000000000000000000000000000000001000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b010000000000000100000000000000000000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1010110010101100111111110000000011111111000000001111111100000000)>.

Elaborating module <XORCY>.

Elaborating module <LUT6_2(INIT=64'b010000111011110000000000000000000)>.

Elaborating module <MUXCY>.

Elaborating module <LUT6(INIT=64'b0110100110010110100101100110100110010110011010010110100110010110)>.

Elaborating module <LUT6(INIT=64'b1111111111111111101010101100110011110000111100001111000011110000)>.

Elaborating module <LUT6_2(INIT=64'b011001100110011101010101100110011110000101010100000000000000000)>.

Elaborating module <FDRE>.

Elaborating module <LUT6_2(INIT=64'b1010001010000000000000000000000000000000111100000000000011110000)>.

Elaborating module <LUT6_2(INIT=64'b01)>.

Elaborating module <LUT6_2(INIT=64'b0110100000000000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1111101111111111000000000000000000000000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b1111111100000000111100001111000011001100110011001010101010101010)>.

Elaborating module <LUT6(INIT=64'b010101010000000001111111100110011110011000000111100000000)>.

Elaborating module <LUT6(INIT=64'b010101010000000001111111111001100110011001111000000000000)>.

Elaborating module <LUT6(INIT=64'b010101010000000000000000011001100110011001111000000000000)>.

Elaborating module <RAM32M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.

Elaborating module <LUT6_2(INIT=64'b010101001010011010101010101010101010101010101010101010)>.

Elaborating module <LUT6_2(INIT=64'b0101010001001010010101010101010101010101010101010101010)>.

Elaborating module <LUT6_2(INIT=64'b0110100101101001011011101000101011001100110011000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1011111110111100100011111000110010110011101100001000001110000000)>.

Elaborating module <LUT6(INIT=64'b1111111100000000111100001111000011001100110011001010101010101010)>.

Elaborating module <RAM64M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.

Elaborating module <bot_control>.

Elaborating module
<RAMB16BWER(DATA_WIDTH_A=18,DOA_REG=0,EN_RSTRAM_A="FALSE",INIT_A=9'b0,RST_PRIORITY_A="CE",SRVAL_A=9'b0,WRITE_MODE_A="WRITE_FIRST",DATA_WIDTH_B=18,DOB_REG=0,EN_RSTRAM_B="FALSE",INIT_B=9'b0,RST_PRIORITY_B="CE",SRVAL_B=9'b0,WRITE_MODE_B="WRITE_FIRST",RSTTYPE="SYNC",INIT_FILE="NONE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_00=256'b010000000010010000000001101000001100000000100001101000000000001000000001110100000100000000010001101011000000000101101100010000010000000000000011111000100100111000000001111011100010001000000001111000100100000000100010000000000000000010111100000000000100111,INIT_01=256'b011101111000000011000000000010010000000010000000011101111000000010111000000010010000000000010000000001000111101100010000010010110000000011011011000100000000000001110000100000000111010110000000111010000000000000001101000000000100111010000000010010101,INIT_02=256'b1110000100000000000100010000001100010000000000011110000100000000000100010000001000010000000000011110000100000000000100010000000000010000000000000101000
000000000000000001110111100000001101000000001001000000011000000001110111100000001100100000001001000000010,INIT_03=256'b01000000000001111000010000000000010001001000000001000000000001111000010000000000010001001000110001000000000001111000010000000000010001001000100001000000000001111000010000000000010001001000000001000000000001111000010000000000010001000000000001000000000001,INIT_04=256'b01000100000010000100000000000111100001000000000001000100000000000100000000000111100001000000000001000100110000000100000000000111100001000000000001000100110011000100000000000111100001000000000001000100110010000100000000000111100001000000000001000100110000,INIT_05=256'b01000100011000000100000001000001010000000000001010000100100000000000100001000000110001000011110000000100000000000100100000000001010000000000001110000100000000000100010000000000010000000000011110000100000000000100010000001100010000000000011110000100000000,INIT_06=256'b11100001000000000001000100010111000100000000000111100001000000000001000100001111000100000000000111100
00100000000000100010001011100010000000000011110000100000000000100010001011100010000000000011110000100000000000100010001011100010000000000011110000100000000,INIT_07=256'b01000000000001111000010000000000010001000101110001000000000001111000010000000000010001000101110001000000000001111000010000000000010001000010110001000000000001111000010000000000010001000101110001000000000001111000010000000000010001000101110001000000000001,INIT_08=256'b01001000010000010100000000000011100001000000000001000100011100000100000000000111100001000000000001000100011010000100000000000111100001000000000001000100011011000100000000000111100001000000000001000100011001000100000000000111100001000000000001000100010111,INIT_09=256'b1101000000000000001100000000011100000000110000000101000000000000000010100001000000000000100011110100000000001110010000000000111001000000000011100100000000001110000000001100000001010000000000001010000100100000000000100001000000110001000011110000000100000000,INIT_0A=256'b0101100000000000010101000010010001010000000000011
0000010110001110100000000001000100000110011000001011000000101000101010000010000010100000000000110000010101011110100000000000100100000110011000001011000000000000101010000000000010100000000000110000010100101,INIT_0B=256'b01010000000010011000001100001111010000000001010010000011001100000101100000000000010101000010000001010000000001011000001011110111010000000001000010000011001100000101100000010100010101000000110001010000000001011000001011011111010000000000110010000011001100,INIT_0C=256'b0101000000000000000001110110000000001000010100000000100101000000000101100000010100010101000000010001010000000011001000001100110000010110000000000001010100000111000101000000001001100000110010011101000000000110001000001100110000010110000001010001010100000010,INIT_0D=256'b0100000000000010000000000111001000000000011100100000000001110010000000000111000110111000011110000011100000000000000001110000000001010000000000100000000001110010000000000111001000000000011100100000000001110001110010000111100001001000000000000000011110000,INIT_0E=256'b
1101001000000100010100000000000011010000000000100011000011111111000000000001000001010000000000000011000011111111100100000000000101010000000000000011000000011111100100000000000001010000000000001101000100001001000000000101100000000000111001010101000000000000,INIT_0F=256'b01010000000001000000001110111100010010000000001010000101000000000001000001000001010000000000001101000000000111001100000000111100000000000100000101000000000000110000110000000000110011000111110000001100010000100000000010000000010000000001101101000000000000,INIT_10=256'b010100000000000000000000111101111010000101000000000101000000000100000000111011110001001000000011101000010100000000010100000000010000000011101111000100100000001010100001010000000001010000000001000000001110111100010010000000011010000101000000,INIT_11=256'b0,INIT_12=256'b0,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b0,INIT_16=256'b0,INIT_17=256'b0,INIT_18=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_
21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b1011011000100111111101100010000000010110000000011111010100100100100101010000111111110101001000111001010100001110100111010000110110011100000011001001111000001011100111110000101001100011000011111101011011111111101101100010000011110101001000101111011000100001,INIT_31=256'b0100100000000000110110110001000101011010100100001111101100010011111010110000001110111011000000001,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b01000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000,INITP_00=256'b0110000110000110000110000110000110000110000110000110000110000110000010000100000010100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100000101000001000001000001000001010010010100010101010101100101101001010100010001010,INITP_01=256'b0110000000101000001010000001001101101000001000001000001010101010000101010100000000010101010000001000000000000010000000110110000000110110000000110110000000110110000000110110000000110110000000110100001000100101010100100001000000101000011000011000011000011000,INITP_02=256'b0101000011000000110000001100000,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b010000010100000100110001000000000001100001010,INITP_07=256'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>.

Elaborating module <jtag_loader_6(C_FAMILY="S6",C_NUM_PICOBLAZE=1,C_JTAG_LOADER_ENABLE=1,C_BRAM_MAX_ADDR_WIDTH=32'sb01010,C_ADDR_WIDTH_0=32'sb01010)>.

Elaborating module <BSCAN_SPARTAN6(JTAG_CHAIN=2)>.

Elaborating module <BUFG>.

Elaborating module <nexys3_bot_if>.

Elaborating module <bot>.

Elaborating module <kcpsm6(interrupt_vector=12'b01111111111,scratch_pad_memory_size=64,hwbuild=8'b0)>.

Elaborating module <bot_pgm>.

Elaborating module
<RAMB16BWER(DATA_WIDTH_A=18,DOA_REG=0,EN_RSTRAM_A="FALSE",INIT_A=32'b0,RST_PRIORITY_A="CE",SRVAL_A=32'b0,WRITE_MODE_A="WRITE_FIRST",DATA_WIDTH_B=18,DOB_REG=0,EN_RSTRAM_B="FALSE",INIT_B=32'b0,RST_PRIORITY_B="CE",SRVAL_B=32'b0,WRITE_MODE_B="WRITE_FIRST",RSTTYPE="SYNC",INIT_FILE="NONE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_00=256'b0100010000000000011000100001110000000000000000001011111000000011001011110010000000000000000000000110001000000011001000100000000001000100001110001000000000111010100000000011110000000000001111100000010000000001011000000000000011001000000000001000110,INIT_01=256'b01100000000000000110010000000000001100000100000000110100000000000000001101001000000010111000000000000111110000000011110000000000000000100000100000001011100000000000011111000000100000001000001110000000010101110110000000111111100000000101011101100100001111,INIT_02=256'b110100000000111011010000000011101101000000001100110100000000110011011010000000111101101100000100110111000000001011011101000000010000101000000000000000
0110001000000010110000000000000001000001000000001011000000000000011101000000100000000010100000000111000010,INIT_03=256'b0100000000001110010000000000111001000000000011100100000000001110111000000100000101000001000011101010000000100000000000100000000001000000000011100000000000010000010100000000000011010000000011011101000000001101110110000000011011011001000001010101000000000000,INIT_04=256'b01000000000001111000010000000000010001110011100001000000000001111000010000000000010001000000000001000000000001111000010000000000010001000000000001000000100000010100000000000010100000001000000000001000010000010100000000000000110000000011110101000000000000,INIT_05=256'b0100000000010100000000000011100001000000000001000101001111000100000000000111100001000000000001000111011000000100000000000111100001000000000001000111101110000100000000000111100001000000000001000111001100000100000000000111100001000000000001000111001110,INIT_06=256'b111000010000000000010001010000100001000000000001111000010000000000010001001100010001000000000001111000
0100000000000100010010000000010000000000011110000100000000000100010001011100010000000000000101000000000000000000000011011000010010001000000011000100001111,INIT_07=256'b01001000000000000000010011000001000001000001100101000000000000111000010000000000010001000001100001000000000001111000010000000000010001011101010001000000000001111000010000000000010001011001000001000000000001111000010000000000010001010100110001000000000001,INIT_08=256'b010000010101111000000000100000001100000100100001101010100001000001000001010111100000000010000000110000010001100110101010000010000100000101011110000000001000000011000001000100011010101000000000000010100100000000001000001000001010000000000000000000000110110,INIT_09=256'b1101010100001110001000001010111100000000011111010001001100000000000000010000000000000000011111010001001100000000000000010100000001100000100111111101010100001101001000001010111100000000011111010001001100000000000000010100000001100000100101101101010100001100,INIT_0A=256'b0101000000000000000000000100000000100000101011110
000000001111101000100110000000100000001000000000000000001111101000100110000000100000001010000000110000010101110110101010000111100100000101011110000000001111101000100110000000100000001010000000110000010100101,INIT_0B=256'b01000000000001111000010000000000010001000000010001000000000001111000010000000000010001000100010001000000000001111000010000000000010001000100000001000000000001111000010000000000010001000111110001000000000001111000010000000000010001000011110001000000010000,INIT_0C=256'b0100000000001110010000000000111001000000000011100011000100001111000000010000000000000000010000110001001000010000010100000000000011100001000000000001000111111111000100000000000111100001000000000001000111110000000100000000000111100001000000000001000111110001,INIT_0D=256'b0110000011100010110100010000111100000110000000000010000011011110100101100000000101100000110111011101000000001111011000001110010011010100000001000000000011001001000001111100000000000110110100000000010100010000000001000010000001010000000000000100000000001110,INIT_0E=
256'b1000011100010000001000001111010000010111000000010110000011101111110100010000111110000110000000000010000011101011000101100000000101100000111010101101000000001111011000001111000111010100000010000010000011110100000001110001000000100000111101001001011100000001,INIT_0F=256'b1101000100001000010100000000000000000001011100000000000001100000010100000000000000000001110000000000000011010000011000001111110011010000000000100000000011111111000000100111000000000001011000000101000000000000000000010111000000000000011000000010000011110100,INIT_10=256'b011111111000100010000000100000100000000000000000011111111100100100000000110010001000000010110000100010110110111110000000000000111000000000000000011111111000000101100000000000001110100000101000000000000100100000000101000000000000000001101001000001001,INIT_11=256'b010001000000010000010100000000000000001111111100010010000000010000010000000000000000001111111110010010000000100001000100000001011000010010010011011111000000010101000000000000000000010111101000000110000000000000000011
11111100010001000000010000010100000000,INIT_12=256'b011000000000000000001111111100010010000000010000010100000000000000001111111100010010000000010000010000000000000000001111111110010010000000010001000100000001011000010011001011011111000000100101000000000000000000010111101000000110000000000000000011111111,INIT_13=256'b0101000000000000000000010111101000000110000000000000000011111111000100100000000100000101000000000000000011111111100100010000000100000100000000000000000011111111000100100000000100010001000000100110000101000000110111110000001101010000000000000000000101111010,INIT_14=256'b0110000101011100110111110000010101010000000000000000000101111010000001100000000000000000111111111001000100000001000001010000000000000000111111111001000100000001000001000000000000000000111111110001001000000001000100010000000101100001010011101101111100000100,INIT_15=256'b0100100000000110010001000000010110000101101010110111110000011001010000000000000000000101111010000001100000000000000000111111111001001000000001000001010000000000000000
1111111110010010000000010000010000000000000000001111111100010010000000101001000100000001,INIT_16=256'b010000000000000000001111111110010010000000011001000100000010011000010111100011011111000001110101000000000000000000010111101000000110000000000000000011111111100100100000000100000101000000000000000011111111100100100000000100000100000000000000000011111111,INIT_17=256'b0110000110000001110101010000001000110000111110000110000101111110110101110000000100010000000001110101000000000000000100001111111101010000000000000000000101111010000001100000000000000000111111111001001000000001000001010000000000000000111111110001000100000001,INIT_18=256'b0100000000010000001100010000011100000001111100000100000000000110010000000000011001000000000001100100000000000110000000001110000001010000000000000101000000001000011000011000011111010110000000100101000000010000011000011000010011010100000000100101000000011000,INIT_19=256'b01000001000011100001000000000000010000100000111001000010000011100100001000001110010000100000111000000010000000000011
00010000111100000001000000000101000000000000000010100000000000000001100010000001101100000000000110000000000000011001000000000101000000000000,INIT_1A=256'b0100000000001110010100001000000000001001001000000010000110101111110100100000000000110010000000010100000000001110010100001000000000001000000100000010000110101001110100010000000000110001000000010100000000001110010000000000100001000010000011100100000000001000,INIT_1B=256'b1001001000000001000000011011100000010010000110010101000000000000011000011011100110010001000000010000000110110100000100010010100001010000000000000110000110110101100100000000000100010000000110000101000000000000010000000000111001000000000011100100000000001110,INIT_1C=256'b0110000111001101100100110000000100000001101111010001001111001000010100000000000001100001110010001001001100000001000000011011110100010011011001000101000000000000011000011100001110010011000000010000000110111101000100110011001001010000000000000110000110111110,INIT_1D=256'b010100000000000001100001110101111001001100000001000000110011
00000001001100001010010100000000000001100001110100101001010000000001000000011100110000010100000001010101000000000000,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b1101100100000101100110000000010010011001000000101101000000001100110100000000110011011100000000101101110100000001010011000000011000001100110100000001110100000001110100000000010010010000000000000001100011111111000110011111111100011100000000000001110100000000,INIT_31=256'b010001100000100110100000000111011010000000011100000000111001100110100000000110111010000000011011101100000000110,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,INITP_00=256'b010110100001100001
10000110000110000110000110000110000010100000001010000110000110000110000110000110000110000110000010000110001001010101110100010100101010101010101010101010101000100010000010100000000010000000100000101101110110100010100010101000000000101010,INITP_01=256'b1010000010000011011000001000001001100111010110011101110110011001110101100111011101100000000010010101010000100010100001100001100001100001100001100001100001100000100010100000100000110110100000110110100000100000110110100000110110001101100011011000110100001010,INITP_02=256'b1101001101001000101000100100100100100101110110100010010010010010010111011010001001001001001001011101101000100100100100100101110110100010010010010010010111011010001001001001001001011101101000100100100100100101110110100010010010010010010111010010000010000010,INITP_03=256'b010110100001011011000101101100010110110001011011000101101100010110110001011010010010101010001110100010001110100010101010100010101010000001000100000001000000001010101001000110100110100,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0
1010101010101010010110101010010001100000000000,INITP_07=256'b0>.

Elaborating module <world_if>.

Elaborating module <map>.

Elaborating module <world_map>.
WARNING:HDLCompiler:1499 - "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\xilinx\world_map.v" Line 39: Empty module <world_map> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Nexys3fpga>.
    Related source file is "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\nexys3fpga.v".
INFO:Xst:3210 - "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\nexys3fpga.v" line 103: Output port <digits_out> of the instance <SSB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\nexys3fpga.v" line 146: Output port <rdl> of the instance <bot_ctr> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Nexys3fpga> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\debounce.v".
        simulate = 0
    Found 5-bit register for signal <shift_pb0>.
    Found 5-bit register for signal <shift_pb1>.
    Found 5-bit register for signal <shift_pb2>.
    Found 5-bit register for signal <shift_pb3>.
    Found 5-bit register for signal <shift_pb4>.
    Found 4-bit register for signal <shift_swtch0>.
    Found 4-bit register for signal <shift_swtch1>.
    Found 4-bit register for signal <shift_swtch2>.
    Found 4-bit register for signal <shift_swtch3>.
    Found 4-bit register for signal <shift_swtch4>.
    Found 4-bit register for signal <shift_swtch5>.
    Found 4-bit register for signal <shift_swtch6>.
    Found 4-bit register for signal <shift_swtch7>.
    Found 5-bit register for signal <pbtn_db>.
    Found 8-bit register for signal <swtch_db>.
    Found 22-bit register for signal <db_count>.
    Found 22-bit adder for signal <db_count[21]_GND_2_o_add_2_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <sevensegment>.
    Related source file is "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\sevensegment.v".
        simulate = 0
WARNING:Xst:2935 - Signal 'digits_out', unconnected in block 'sevensegment', is tied to its initial value (00000000000000000000000000000000).
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <seg>.
    Found 18-bit register for signal <clk_cnt>.
    Found finite state machine <FSM_0> for signal <an>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 1110                                           |
    | Power Up State     | 1110                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit adder for signal <clk_cnt[17]_GND_3_o_add_2_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <sevensegment> synthesized.

Synthesizing Unit <Digit>.
    Related source file is "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\sevensegment.v".
    Found 8-bit register for signal <seg>.
    Found 8-bit 31-to-1 multiplexer for signal <d[4]_dp_wide_mux_1_OUT> created at line 159.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Digit> synthesized.

Synthesizing Unit <kcpsm6>.
    Related source file is "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\kcpsm6.v".
        hwbuild = 8'b00000000
        interrupt_vector = 12'b001111111111
        scratch_pad_memory_size = 64
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <reset_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <run_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <internal_reset_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_sleep_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state1_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state2_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <int_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <interrupt_ack_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <pc_move_is_valid_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <move_type_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode1_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode2_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <push_pop_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode0_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_mux_sel0_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_decode1_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_mux_sel1_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode2_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <flag_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <k_write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <regbank_type_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <sx_addr4_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_xorcy>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <lower_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <upper_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_xorcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <init_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[0].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[0].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[1].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[2].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[2].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[3].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[4].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[4].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[5].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[6].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[6].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[7].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[8].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[8].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[9].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[10].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[10].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[11].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_zero_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shadow_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_bank_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_bit_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_ram_low>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <stack_ram_high>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[0].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[0].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <data_path_loop[0].lsb_shift_rotate.shift_bit_lut>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].lsb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[0].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[1].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[1].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[1].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[2].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[2].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[2].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[2].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[3].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[3].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[3].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[4].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[4].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[4].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[5].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[5].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[5].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[6].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[6].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].msb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[6].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[6].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[7].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[7].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[7].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_REG0" for instance <lower_reg_banks>.
    Set property "HBLKNM = KCPSM6_REG1" for instance <upper_reg_banks>.
    Summary:
	no macro.
Unit <kcpsm6> synthesized.

Synthesizing Unit <bot_control>.
    Related source file is "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\firmware\bot_control.v".
        C_JTAG_LOADER_ENABLE = 1
        C_FAMILY = "S6"
        C_RAM_SIZE_KWORDS = 1
        BRAM_ADDRESS_WIDTH = 10
    Summary:
	no macro.
Unit <bot_control> synthesized.

Synthesizing Unit <jtag_loader_6>.
    Related source file is "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\firmware\bot_control.v".
        C_JTAG_LOADER_ENABLE = 1
        C_FAMILY = "S6"
        C_NUM_PICOBLAZE = 1
        C_BRAM_MAX_ADDR_WIDTH = 10
        C_PICOBLAZE_INSTRUCTION_DATA_WIDTH = 18
        C_JTAG_CHAIN = 2
        C_ADDR_WIDTH_0 = 5'b01010
        C_ADDR_WIDTH_1 = 5'b01010
        C_ADDR_WIDTH_2 = 5'b01010
        C_ADDR_WIDTH_3 = 5'b01010
        C_ADDR_WIDTH_4 = 5'b01010
        C_ADDR_WIDTH_5 = 5'b01010
        C_ADDR_WIDTH_6 = 5'b01010
        C_ADDR_WIDTH_7 = 5'b01010
    Found 1-bit register for signal <bram_ce>.
    Found 1-bit register for signal <jtag_we_int>.
    Found 1-bit register for signal <jtag_addr_int<0>>.
    Found 1-bit register for signal <jtag_addr_int<1>>.
    Found 1-bit register for signal <jtag_addr_int<2>>.
    Found 1-bit register for signal <jtag_addr_int<3>>.
    Found 1-bit register for signal <jtag_addr_int<4>>.
    Found 1-bit register for signal <jtag_addr_int<5>>.
    Found 1-bit register for signal <jtag_addr_int<6>>.
    Found 1-bit register for signal <jtag_addr_int<7>>.
    Found 1-bit register for signal <jtag_addr_int<8>>.
    Found 1-bit register for signal <jtag_addr_int<9>>.
    Found 1-bit register for signal <jtag_din_int<0>>.
    Found 1-bit register for signal <jtag_din_int<1>>.
    Found 1-bit register for signal <jtag_din_int<2>>.
    Found 1-bit register for signal <jtag_din_int<3>>.
    Found 1-bit register for signal <jtag_din_int<4>>.
    Found 1-bit register for signal <jtag_din_int<5>>.
    Found 1-bit register for signal <jtag_din_int<6>>.
    Found 1-bit register for signal <jtag_din_int<7>>.
    Found 1-bit register for signal <jtag_din_int<8>>.
    Found 1-bit register for signal <jtag_din_int<9>>.
    Found 1-bit register for signal <jtag_din_int<10>>.
    Found 1-bit register for signal <jtag_din_int<11>>.
    Found 1-bit register for signal <jtag_din_int<12>>.
    Found 1-bit register for signal <jtag_din_int<13>>.
    Found 1-bit register for signal <jtag_din_int<14>>.
    Found 1-bit register for signal <jtag_din_int<15>>.
    Found 1-bit register for signal <jtag_din_int<16>>.
    Found 1-bit register for signal <jtag_din_int<17>>.
    Found 8-bit register for signal <control_dout_int>.
    Found 1-bit register for signal <picoblaze_reset_int>.
    Found 1-bit register for signal <control_reg_ce>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
Unit <jtag_loader_6> synthesized.

Synthesizing Unit <nexys3_bot_if>.
    Related source file is "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\nexys3_bot_if.v".
WARNING:Xst:647 - Input <read_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <led>.
    Found 5-bit register for signal <dig3>.
    Found 5-bit register for signal <dig2>.
    Found 5-bit register for signal <dig1>.
    Found 5-bit register for signal <dig0>.
    Found 4-bit register for signal <dp>.
    Found 8-bit register for signal <motctl>.
    Found 1-bit register for signal <interrupt>.
    Found 8-bit register for signal <in_port>.
    Summary:
	inferred  49 D-type flip-flop(s).
Unit <nexys3_bot_if> synthesized.

Synthesizing Unit <bot>.
    Related source file is "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\bot.v".
INFO:Xst:3210 - "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\bot.v" line 86: Output port <k_write_strobe> of the instance <BOTSIMCPU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\bot.v" line 86: Output port <interrupt_ack> of the instance <BOTSIMCPU> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bot> synthesized.

Synthesizing Unit <kcpsm6_1>.
    Related source file is "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\kcpsm6.v".
        hwbuild = 8'b00000000
        interrupt_vector = 12'b001111111111
        scratch_pad_memory_size = 64
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <reset_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <run_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <internal_reset_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_sleep_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state1_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state2_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <int_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <interrupt_ack_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <pc_move_is_valid_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <move_type_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode1_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode2_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <push_pop_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode0_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_mux_sel0_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_decode1_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_mux_sel1_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode2_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <flag_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <k_write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <regbank_type_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <sx_addr4_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_xorcy>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <lower_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <upper_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_xorcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <init_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[0].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[0].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[1].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[2].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[2].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[3].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[4].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[4].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[5].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[6].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[6].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[7].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[8].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[8].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[9].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[10].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[10].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[11].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_zero_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shadow_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_bank_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_bit_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_ram_low>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <stack_ram_high>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[0].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[0].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <data_path_loop[0].lsb_shift_rotate.shift_bit_lut>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].lsb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[0].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[1].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[1].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[1].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[2].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[2].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[2].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[2].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[3].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[3].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[3].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[4].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[4].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[4].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[5].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[5].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[5].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[6].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[6].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].msb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[6].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[6].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[7].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[7].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[7].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_REG0" for instance <lower_reg_banks>.
    Set property "HBLKNM = KCPSM6_REG1" for instance <upper_reg_banks>.
    Summary:
	no macro.
Unit <kcpsm6_1> synthesized.

Synthesizing Unit <bot_pgm>.
    Related source file is "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\xilinx\bot_pgm.v".
    Summary:
	no macro.
Unit <bot_pgm> synthesized.

Synthesizing Unit <world_if>.
    Related source file is "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\xilinx\world_if.v".
WARNING:Xst:647 - Input <AddrIn<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_Strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <LocX_int>.
    Found 8-bit register for signal <LocY_int>.
    Found 8-bit register for signal <BotInfo_int>.
    Found 8-bit register for signal <Sensors_int>.
    Found 8-bit register for signal <LMDist_int>.
    Found 8-bit register for signal <RMDist_int>.
    Found 8-bit register for signal <LocX>.
    Found 8-bit register for signal <LocY>.
    Found 8-bit register for signal <Sensors>.
    Found 8-bit register for signal <BotInfo>.
    Found 8-bit register for signal <LMDist>.
    Found 8-bit register for signal <RMDist>.
    Found 1-bit register for signal <load_sys_regs>.
    Found 1-bit register for signal <load_dist_regs>.
    Found 1-bit register for signal <upd_sysregs>.
    Found 8-bit register for signal <MapY>.
    Found 8-bit register for signal <MapX>.
    Found 8-bit register for signal <DataOut>.
    Found 8-bit 13-to-1 multiplexer for signal <AddrIn[3]_GND_59_o_wide_mux_1_OUT> created at line 103.
    Summary:
	inferred 123 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <world_if> synthesized.

Synthesizing Unit <map>.
    Related source file is "C:\Users\rhodesej\Documents\PSU\540\ece540_proj1\xilinx\map.v".
WARNING:Xst:647 - Input <wrld_col_addr<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrld_row_addr<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vid_row<9:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vid_col<9:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <vid_addr>.
    Found 14-bit register for signal <wrld_addr>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <map> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 18-bit adder                                          : 1
 22-bit adder                                          : 1
# Registers                                            : 75
 1-bit register                                        : 26
 10-bit register                                       : 1
 14-bit register                                       : 2
 18-bit register                                       : 1
 22-bit register                                       : 1
 4-bit register                                        : 9
 5-bit register                                        : 10
 8-bit register                                        : 25
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 20
 18-bit 2-to-1 multiplexer                             : 1
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 31-to-1 multiplexer                             : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <world_map.ngc>.
Loading core <world_map> for timing and area information for instance <MAP>.

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <db_count>: 1 register on signal <db_count>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <sevensegment>.
The following registers are absorbed into counter <clk_cnt>: 1 register on signal <clk_cnt>.
Unit <sevensegment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 18-bit up counter                                     : 1
 22-bit up counter                                     : 1
# Registers                                            : 514
 Flip-Flops                                            : 514
# Multiplexers                                         : 35
 1-bit 13-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 20
 18-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SSB/FSM_0> on signal <an[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 1110  | 00
 1101  | 01
 1011  | 11
 0111  | 10
-------------------
WARNING:Xst:1710 - FF/Latch <control_dout_int_1> (without init value) has a constant value of 0 in block <jtag_loader_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control_dout_int_2> (without init value) has a constant value of 0 in block <jtag_loader_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control_dout_int_5> (without init value) has a constant value of 0 in block <jtag_loader_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control_dout_int_6> (without init value) has a constant value of 0 in block <jtag_loader_6>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Nexys3fpga> ...

Optimizing unit <map> ...

Optimizing unit <kcpsm6_1> ...

Optimizing unit <kcpsm6> ...

Optimizing unit <debounce> ...

Optimizing unit <world_if> ...

Optimizing unit <sevensegment> ...

Optimizing unit <Digit> ...

Optimizing unit <jtag_loader_6> ...

Optimizing unit <nexys3_bot_if> ...
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_interrupt_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bot1/BOTSIMCPU/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PSM/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_interrupt_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bot1/BOTSIMCPU/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PSM/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_interrupt_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PSM/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_interrupt_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PSM/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_interrupt_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bot1/BOTSIMCPU/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PSM/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_interrupt_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PSM/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Nexys3fpga, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <bot1/BOTSIMCPU/sync_interrupt_flop> in Unit <Nexys3fpga> is equivalent to the following 2 FFs/Latches : <bot1/BOTSIMCPU/sync_sleep_flop> <PSM/sync_sleep_flop> 
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_interrupt_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PSM/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_interrupt_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PSM/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_interrupt_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PSM/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_interrupt_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PSM/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 552
 Flip-Flops                                            : 552

=========================================================================
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_interrupt_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PSM/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_interrupt_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bot1/BOTSIMCPU/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PSM/sync_sleep_flop> has a constant value of 0 in block <Nexys3fpga>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Nexys3fpga.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 608
#      GND                         : 2
#      INV                         : 6
#      LUT1                        : 38
#      LUT2                        : 5
#      LUT3                        : 19
#      LUT4                        : 20
#      LUT5                        : 70
#      LUT6                        : 154
#      LUT6_2                      : 100
#      MUXCY                       : 96
#      MUXF7                       : 2
#      VCC                         : 2
#      XORCY                       : 94
# FlipFlops/Latches                : 552
#      FD                          : 194
#      FDC                         : 3
#      FDCE                        : 96
#      FDE                         : 144
#      FDR                         : 87
#      FDRE                        : 28
# RAMS                             : 16
#      RAM32M                      : 8
#      RAM64M                      : 4
#      RAMB16BWER                  : 4
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 54
#      IBUF                        : 28
#      OBUF                        : 26
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             552  out of  18224     3%  
 Number of Slice LUTs:                  460  out of   9112     5%  
    Number used as Logic:               412  out of   9112     4%  
    Number used as Memory:               48  out of   2176     2%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    735
   Number with an unused Flip Flop:     183  out of    735    24%  
   Number with an unused LUT:           275  out of    735    37%  
   Number of fully used LUT-FF pairs:   277  out of    735    37%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                          60
 Number of bonded IOBs:                  54  out of    232    23%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+-----------------------------------------------------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)                                                 | Load  |
--------------------------------------------------+-----------------------------------------------------------------------+-------+
clk100                                            | IBUF+BUFG                                                             | 532   |
bot_ctr/jtag_clk                                  | NONE(bot_ctr/instantiate_loader.jtag_loader_6_inst/control_dout_int_7)| 6     |
bot_ctr/instantiate_loader.jtag_loader_6_inst/drck| BUFG                                                                  | 31    |
JA_0_OBUF                                         | NONE(bot1/BOTSIMPGM/kcpsm6_rom)                                       | 1     |
--------------------------------------------------+-----------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.579ns (Maximum Frequency: 131.944MHz)
   Minimum input arrival time before clock: 2.854ns
   Maximum output required time after clock: 5.000ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 7.579ns (frequency: 131.944MHz)
  Total number of paths / destination ports: 22626 / 1171
-------------------------------------------------------------------------
Delay:               7.579ns (Levels of Logic = 9)
  Source:            bot1/BOTSIMPGM/kcpsm6_rom (RAM)
  Destination:       bot1/BOTSIMCPU/internal_reset_flop (FF)
  Source Clock:      clk100 rising
  Destination Clock: clk100 rising

  Data Path: bot1/BOTSIMPGM/kcpsm6_rom to bot1/BOTSIMCPU/internal_reset_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA12   16   1.850   1.004  bot1/BOTSIMPGM/kcpsm6_rom (bot1/instruction<12>)
     LUT6_2:I0->O6         2   0.568   0.616  bot1/BOTSIMCPU/move_type_lut (bot1/BOTSIMCPU/move_type)
     LUT6_2:I2->O6         5   0.568   0.714  bot1/BOTSIMCPU/push_pop_lut (bot1/BOTSIMCPU/push_stack)
     LUT6_2:I2->O6         1   0.568   0.000  bot1/BOTSIMCPU/stack_loop[0].lsb_stack.stack_pointer_lut (bot1/BOTSIMCPU/half_pointer_value<0>)
     MUXCY:S->O            1   0.172   0.000  bot1/BOTSIMCPU/stack_loop[0].lsb_stack.stack_muxcy (bot1/BOTSIMCPU/stack_pointer_carry<0>)
     MUXCY:CI->O           1   0.019   0.000  bot1/BOTSIMCPU/stack_loop[1].upper_stack.stack_muxcy (bot1/BOTSIMCPU/stack_pointer_carry<1>)
     MUXCY:CI->O           1   0.019   0.000  bot1/BOTSIMCPU/stack_loop[2].upper_stack.stack_muxcy (bot1/BOTSIMCPU/stack_pointer_carry<2>)
     MUXCY:CI->O           1   0.019   0.000  bot1/BOTSIMCPU/stack_loop[3].upper_stack.stack_muxcy (bot1/BOTSIMCPU/stack_pointer_carry<3>)
     MUXCY:CI->O           1   0.213   0.579  bot1/BOTSIMCPU/stack_loop[4].upper_stack.stack_muxcy (bot1/BOTSIMCPU/stack_pointer_carry<4>)
     LUT6_2:I2->O6         1   0.568   0.000  bot1/BOTSIMCPU/reset_lut (bot1/BOTSIMCPU/internal_reset_value)
     FD:D                      0.102          bot1/BOTSIMCPU/internal_reset_flop
    ----------------------------------------
    Total                      7.579ns (4.666ns logic, 2.913ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bot_ctr/jtag_clk'
  Clock period: 1.713ns (frequency: 583.686MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.713ns (Levels of Logic = 1)
  Source:            bot_ctr/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0 (FF)
  Destination:       bot_ctr/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0 (FF)
  Source Clock:      bot_ctr/jtag_clk rising
  Destination Clock: bot_ctr/jtag_clk rising

  Data Path: bot_ctr/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0 to bot_ctr/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  bot_ctr/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0 (bot_ctr/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0)
     LUT5:I0->O            1   0.203   0.000  bot_ctr/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0_rstpot (bot_ctr/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0_rstpot)
     FD:D                      0.102          bot_ctr/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0
    ----------------------------------------
    Total                      1.713ns (0.752ns logic, 0.961ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bot_ctr/instantiate_loader.jtag_loader_6_inst/drck'
  Clock period: 3.365ns (frequency: 297.217MHz)
  Total number of paths / destination ports: 85 / 48
-------------------------------------------------------------------------
Delay:               3.365ns (Levels of Logic = 1)
  Source:            bot_ctr/instantiate_loader.jtag_loader_6_inst/bram_ce_0 (FF)
  Destination:       bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 (FF)
  Source Clock:      bot_ctr/instantiate_loader.jtag_loader_6_inst/drck rising
  Destination Clock: bot_ctr/instantiate_loader.jtag_loader_6_inst/drck rising

  Data Path: bot_ctr/instantiate_loader.jtag_loader_6_inst/bram_ce_0 to bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             21   0.447   1.342  bot_ctr/instantiate_loader.jtag_loader_6_inst/bram_ce_0 (bot_ctr/instantiate_loader.jtag_loader_6_inst/bram_ce_0)
     LUT4:I1->O           18   0.205   1.049  bot_ctr/instantiate_loader.jtag_loader_6_inst/_n0186_inv1 (bot_ctr/instantiate_loader.jtag_loader_6_inst/_n0186_inv)
     FDE:CE                    0.322          bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_din_int_0
    ----------------------------------------
    Total                      3.365ns (0.974ns logic, 2.391ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'JA_0_OBUF'
  Clock period: 2.729ns (frequency: 366.455MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               2.729ns (Levels of Logic = 0)
  Source:            bot1/BOTSIMPGM/kcpsm6_rom (RAM)
  Destination:       bot1/BOTSIMPGM/kcpsm6_rom (RAM)
  Source Clock:      JA_0_OBUF rising
  Destination Clock: JA_0_OBUF rising

  Data Path: bot1/BOTSIMPGM/kcpsm6_rom to bot1/BOTSIMPGM/kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   1.850   0.579  bot1/BOTSIMPGM/kcpsm6_rom (bot1/BOTSIMPGM/n0014<15>)
     RAMB16BWER:DIB15          0.300          bot1/BOTSIMPGM/kcpsm6_rom
    ----------------------------------------
    Total                      2.729ns (2.150ns logic, 0.579ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            sw<7> (PAD)
  Destination:       DB/shift_swtch7_0 (FF)
  Destination Clock: clk100 rising

  Data Path: sw<7> to DB/shift_swtch7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  sw_7_IBUF (sw_7_IBUF)
     FDE:D                     0.102          DB/shift_swtch7_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bot_ctr/jtag_clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:SEL (PAD)
  Destination:       bot_ctr/instantiate_loader.jtag_loader_6_inst/control_dout_int_7 (FF)
  Destination Clock: bot_ctr/jtag_clk rising

  Data Path: bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:SEL to bot_ctr/instantiate_loader.jtag_loader_6_inst/control_dout_int_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL    21   0.000   1.114  bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst (bot_ctr/instantiate_loader.jtag_loader_6_inst/bram_ce_valid)
     LUT3:I2->O            4   0.205   0.683  bot_ctr/instantiate_loader.jtag_loader_6_inst/bram_ce_valid_control_reg_ce_AND_11_o_inv1 (bot_ctr/instantiate_loader.jtag_loader_6_inst/bram_ce_valid_control_reg_ce_AND_11_o_inv)
     FDR:R                     0.430          bot_ctr/instantiate_loader.jtag_loader_6_inst/control_dout_int_0
    ----------------------------------------
    Total                      2.431ns (0.635ns logic, 1.796ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bot_ctr/instantiate_loader.jtag_loader_6_inst/drck'
  Total number of paths / destination ports: 86 / 50
-------------------------------------------------------------------------
Offset:              2.854ns (Levels of Logic = 1)
  Source:            bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:SHIFT (PAD)
  Destination:       bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 (FF)
  Destination Clock: bot_ctr/instantiate_loader.jtag_loader_6_inst/drck rising

  Data Path: bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:SHIFT to bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT   31   0.000   1.278  bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst (bot_ctr/instantiate_loader.jtag_loader_6_inst/shift)
     LUT4:I3->O           18   0.205   1.049  bot_ctr/instantiate_loader.jtag_loader_6_inst/_n0186_inv1 (bot_ctr/instantiate_loader.jtag_loader_6_inst/_n0186_inv)
     FDE:CE                    0.322          bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_din_int_0
    ----------------------------------------
    Total                      2.854ns (0.527ns logic, 2.327ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 27 / 23
-------------------------------------------------------------------------
Offset:              5.000ns (Levels of Logic = 2)
  Source:            bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:       vid_pixel_out<1> (PAD)
  Source Clock:      clk100 rising

  Data Path: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to vid_pixel_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB0    1   1.850   0.579  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (doutb<1>)
     end scope: 'bot1/MAP/MAP:doutb<1>'
     OBUF:I->O                 2.571          vid_pixel_out_1_OBUF (vid_pixel_out<1>)
    ----------------------------------------
    Total                      5.000ns (4.421ns logic, 0.579ns route)
                                       (88.4% logic, 11.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bot_ctr/instantiate_loader.jtag_loader_6_inst/drck'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 (FF)
  Destination:       bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:TDO (PAD)
  Source Clock:      bot_ctr/instantiate_loader.jtag_loader_6_inst/drck rising

  Data Path: bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 to bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 (bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17)
    BSCAN_SPARTAN6:TDO         0.000          bot_ctr/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            clk100 (PAD)
  Destination:       JA<3> (PAD)

  Data Path: clk100 to JA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  clk100_IBUF (JA_3_OBUF)
     OBUF:I->O                 2.571          JA_3_OBUF (JA<3>)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock JA_0_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
JA_0_OBUF      |    2.729|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bot_ctr/instantiate_loader.jtag_loader_6_inst/drck
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
bot_ctr/instantiate_loader.jtag_loader_6_inst/drck|    3.365|         |         |         |
bot_ctr/jtag_clk                                  |    2.982|         |         |         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bot_ctr/jtag_clk
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
bot_ctr/instantiate_loader.jtag_loader_6_inst/drck|    2.766|         |         |         |
bot_ctr/jtag_clk                                  |    1.713|         |         |         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    7.579|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 46.00 secs
Total CPU time to Xst completion: 46.12 secs
 
--> 

Total memory usage is 270060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :    6 (   0 filtered)

