always @(posedge clk) begin
    if (load) begin
        q <= data;
    end
    else begin
        q <= {1'b0, q[511:1]} ^ {q[510:0], 1'b0};
    end
end
endmodule