aig 237 37 32 0 168 0 0 1
140 76
148 78
158 80
168 82
178 84
188 86
198 88
208 90
218 92
228 94
238 96
248 98
258 100
268 102
278 104
288 106
298 108
308 110
318 112
328 114
338 116
348 118
358 120
365 122
415 124
422 126
40
70
72
74
464
1
2
472
474
4@AHGE
FOM&
NWU0
V_]:
^geD
fomN
nwuX
v}b
~áÖl
Üèçv
éóïÄ
ñüùä
ûß•î
¶Ø≠û
Æ∑µ®
∂øΩ≤
æ«≈º
∆œÕ∆
Œ◊’–
÷ﬂ›⁄
ﬁÁÂ‰ËÈÓ°üüüüüüüüüüüüüüüüüüüüüô.õù§ˇ(·‚·£¨;H√ÌÓ¥¥
¥¥¿¬√—œ—œ“i0 convert.input30
i1 convert.input29
i2 convert.input28
i3 convert.input27
i4 convert.input26
i5 convert.input25
i6 convert.input24
i7 convert.input23
i8 convert.input22
i9 convert.input21
i10 convert.input20
i11 convert.input19
i12 convert.input1
i13 convert.input31
i14 convert.input13
i15 convert.input0
i16 Verilog.BLINK.clk
i17 convert.input3
i18 convert.input2
i19 AIGER_NEXT_Verilog.BLINK.rst
i20 convert.input5
i21 convert.input7
i22 convert.input9
i23 convert.input15
i24 convert.input4
i25 convert.input6
i26 convert.input8
i27 convert.input10
i28 convert.input11
i29 convert.input12
i30 convert.input14
i31 convert.input16
i32 convert.input17
i33 convert.input18
i34 AIGER_NEXT_LTL_1_SPECF_3
i35 AIGER_NEXT_LTL_1_SPECF_1
i36 AIGER_NEXT_IGNORE_LTL_1
l0 Verilog.BLINK.cnt[0]
l1 Verilog.BLINK.cnt[1]
l2 Verilog.BLINK.cnt[2]
l3 Verilog.BLINK.cnt[3]
l4 Verilog.BLINK.cnt[4]
l5 Verilog.BLINK.cnt[5]
l6 Verilog.BLINK.cnt[6]
l7 Verilog.BLINK.cnt[7]
l8 Verilog.BLINK.cnt[8]
l9 Verilog.BLINK.cnt[9]
l10 Verilog.BLINK.cnt[10]
l11 Verilog.BLINK.cnt[11]
l12 Verilog.BLINK.cnt[12]
l13 Verilog.BLINK.cnt[13]
l14 Verilog.BLINK.cnt[14]
l15 Verilog.BLINK.cnt[15]
l16 Verilog.BLINK.cnt[16]
l17 Verilog.BLINK.cnt[17]
l18 Verilog.BLINK.cnt[18]
l19 Verilog.BLINK.cnt[19]
l20 Verilog.BLINK.cnt[20]
l21 Verilog.BLINK.cnt[21]
l22 Verilog.BLINK.cnt[22]
l23 Verilog.BLINK.led
l24 Verilog.BLINK.flg
l25 Verilog.BLINK.mode
l26 Verilog.BLINK.rst
l27 LTL_1_SPECF_3
l28 LTL_1_SPECF_1
l29 IGNORE_LTL_1
l30 AIGER_VALID
l31 AIGER_INITIALIZED
j0 AIGER_JUST_0
c
smvtoaig
1.9
../../Tools/abc_mc/SMV/blink_16.smv
