<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesador.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Procesador_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Procesador_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SEU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_proc_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_proc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_proc_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_proc_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573501544" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1573501543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573508613" xil_pn:in_ck="-531949191256263222" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573508612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CU.v"/>
      <outfile xil_pn:name="DMIO.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="SEU.v"/>
      <outfile xil_pn:name="Semi_Procesador_64.v"/>
      <outfile xil_pn:name="TB_proc.v"/>
      <outfile xil_pn:name="registerFile.v"/>
      <outfile xil_pn:name="suma1.v"/>
      <outfile xil_pn:name="suma2.v"/>
    </transform>
    <transform xil_pn:end_ts="1573502087" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1590261610821943136" xil_pn:start_ts="1573502087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573502087" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8912268701479753502" xil_pn:start_ts="1573502087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573500757" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2477370855706022900" xil_pn:start_ts="1573500757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573508613" xil_pn:in_ck="-531949191256263222" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573508613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CU.v"/>
      <outfile xil_pn:name="DMIO.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="SEU.v"/>
      <outfile xil_pn:name="Semi_Procesador_64.v"/>
      <outfile xil_pn:name="TB_proc.v"/>
      <outfile xil_pn:name="registerFile.v"/>
      <outfile xil_pn:name="suma1.v"/>
      <outfile xil_pn:name="suma2.v"/>
    </transform>
    <transform xil_pn:end_ts="1573508627" xil_pn:in_ck="-531949191256263222" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1270264218573699135" xil_pn:start_ts="1573508613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_proc_beh.prj"/>
      <outfile xil_pn:name="TB_proc_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1573508628" xil_pn:in_ck="-7332684305695317714" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7875623025698139650" xil_pn:start_ts="1573508627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_proc_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
