{
  "module_name": "dcn21_hubbub.h",
  "hash_id": "ff60ff0d2cf9957aa9ba4167c510517b2f2347b4d010d461c22aa392d68c296a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn21/dcn21_hubbub.h",
  "human_readable_source": " \n#ifndef DAL_DC_DCN21_DCN21_HUBBUB_H_\n#define DAL_DC_DCN21_DCN21_HUBBUB_H_\n\n#include \"dcn20/dcn20_hubbub.h\"\n\n#define HUBBUB_HVM_REG_LIST() \\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_A),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_B),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_C),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_D),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C),\\\n\tSR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D),\\\n\tSR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A),\\\n\tSR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B),\\\n\tSR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C),\\\n\tSR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D),\\\n\tSR(DCHUBBUB_ARB_HOSTVM_CNTL), \\\n\tSR(DCHVM_CTRL0), \\\n\tSR(DCHVM_MEM_CTRL), \\\n\tSR(DCHVM_CLK_CTRL), \\\n\tSR(DCHVM_RIOMMU_CTRL0), \\\n\tSR(DCHVM_RIOMMU_STAT0)\n\n#define HUBBUB_REG_LIST_DCN21()\\\n\tHUBBUB_REG_LIST_DCN20_COMMON(), \\\n\tHUBBUB_SR_WATERMARK_REG_LIST(), \\\n\tHUBBUB_HVM_REG_LIST()\n\n#define HUBBUB_MASK_SH_LIST_HVM(mask_sh) \\\n\tHUBBUB_SF(DCHUBBUB_ARB_DF_REQ_OUTSTAND, DCHUBBUB_ARB_MIN_REQ_OUTSTAND_COMMIT_THRESHOLD, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A, DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B, DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C, DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D, DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_NOM_A, DCHUBBUB_ARB_FRAC_URG_BW_NOM_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_NOM_B, DCHUBBUB_ARB_FRAC_URG_BW_NOM_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_NOM_C, DCHUBBUB_ARB_FRAC_URG_BW_NOM_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_NOM_D, DCHUBBUB_ARB_FRAC_URG_BW_NOM_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A, DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B, DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C, DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D, DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D, DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A, DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B, DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C, DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D, DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_HOSTVM_CNTL, DCHUBBUB_ARB_MAX_QOS_COMMIT_THRESHOLD, mask_sh), \\\n\tHUBBUB_SF(DCHVM_CTRL0, HOSTVM_INIT_REQ, mask_sh), \\\n\tHUBBUB_SF(DCHVM_MEM_CTRL, HVM_GPUVMRET_PWR_REQ_DIS, mask_sh), \\\n\tHUBBUB_SF(DCHVM_MEM_CTRL, HVM_GPUVMRET_FORCE_REQ, mask_sh), \\\n\tHUBBUB_SF(DCHVM_MEM_CTRL, HVM_GPUVMRET_POWER_STATUS, mask_sh), \\\n\tHUBBUB_SF(DCHVM_CLK_CTRL, HVM_DISPCLK_R_GATE_DIS, mask_sh), \\\n\tHUBBUB_SF(DCHVM_CLK_CTRL, HVM_DISPCLK_G_GATE_DIS, mask_sh), \\\n\tHUBBUB_SF(DCHVM_CLK_CTRL, HVM_DCFCLK_R_GATE_DIS, mask_sh), \\\n\tHUBBUB_SF(DCHVM_CLK_CTRL, HVM_DCFCLK_G_GATE_DIS, mask_sh), \\\n\tHUBBUB_SF(DCHVM_CLK_CTRL, TR_REQ_REQCLKREQ_MODE, mask_sh), \\\n\tHUBBUB_SF(DCHVM_CLK_CTRL, TW_RSP_COMPCLKREQ_MODE, mask_sh), \\\n\tHUBBUB_SF(DCHVM_RIOMMU_CTRL0, HOSTVM_PREFETCH_REQ, mask_sh), \\\n\tHUBBUB_SF(DCHVM_RIOMMU_CTRL0, HOSTVM_POWERSTATUS, mask_sh), \\\n\tHUBBUB_SF(DCHVM_RIOMMU_STAT0, RIOMMU_ACTIVE, mask_sh), \\\n\tHUBBUB_SF(DCHVM_RIOMMU_STAT0, HOSTVM_PREFETCH_DONE, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A, DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B, DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C, DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D, DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D, mask_sh)\n\n#define HUBBUB_MASK_SH_LIST_DCN21(mask_sh)\\\n\tHUBBUB_MASK_SH_LIST_HVM(mask_sh), \\\n\tHUBBUB_MASK_SH_LIST_DCN_COMMON(mask_sh), \\\n\tHUBBUB_MASK_SH_LIST_STUTTER(mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FB_LOCATION_BASE, FB_BASE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FB_LOCATION_TOP, FB_TOP, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FB_OFFSET, FB_OFFSET, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_AGP_BOT, AGP_BOT, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_AGP_TOP, AGP_TOP, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_AGP_BASE, AGP_BASE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_ADDR_MSB, DCN_VM_FAULT_ADDR_MSB, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_ADDR_LSB, DCN_VM_FAULT_ADDR_LSB, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_ERROR_STATUS_CLEAR, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_ERROR_STATUS_MODE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_ERROR_INTERRUPT_ENABLE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_RANGE_FAULT_DISABLE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_PRQ_FAULT_DISABLE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_STATUS, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_VMID, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_TABLE_LEVEL, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_PIPE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_INTERRUPT_STATUS, mask_sh)\n\nvoid dcn21_dchvm_init(struct hubbub *hubbub);\nint hubbub21_init_dchub(struct hubbub *hubbub,\n\t\tstruct dcn_hubbub_phys_addr_config *pa_config);\nbool hubbub21_program_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower);\nbool hubbub21_program_urgent_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower);\nbool hubbub21_program_stutter_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower);\nbool hubbub21_program_pstate_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower);\n\nvoid hubbub21_wm_read_state(struct hubbub *hubbub,\n\t\tstruct dcn_hubbub_wm *wm);\n\nvoid hubbub21_construct(struct dcn20_hubbub *hubbub,\n\tstruct dc_context *ctx,\n\tconst struct dcn_hubbub_registers *hubbub_regs,\n\tconst struct dcn_hubbub_shift *hubbub_shift,\n\tconst struct dcn_hubbub_mask *hubbub_mask);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}