{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524913795020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524913795024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 28 13:09:54 2018 " "Processing started: Sat Apr 28 13:09:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524913795024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913795024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913795024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524913796262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524913796262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/niosii_esercitazione.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/niosii_esercitazione.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione " "Found entity 1: NiosII_esercitazione" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_irq_mapper " "Found entity 1: NiosII_esercitazione_irq_mapper" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_irq_mapper.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_rsp_mux_001" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808851 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_rsp_mux " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_rsp_mux" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_rsp_demux " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_rsp_demux" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_cmd_mux_002" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_cmd_mux " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_cmd_mux" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_cmd_demux_001" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_cmd_demux " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_cmd_demux" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_esercitazione_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524913808866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_esercitazione_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524913808877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_router_013_default_decode " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_router_013_default_decode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808878 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_mm_interconnect_0_router_013 " "Found entity 2: NiosII_esercitazione_mm_interconnect_0_router_013" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_esercitazione_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524913808880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_esercitazione_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524913808880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_router_004_default_decode " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_router_004_default_decode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808881 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_mm_interconnect_0_router_004 " "Found entity 2: NiosII_esercitazione_mm_interconnect_0_router_004" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_esercitazione_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524913808882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_esercitazione_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524913808883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_router_002_default_decode " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_router_002_default_decode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808883 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_mm_interconnect_0_router_002 " "Found entity 2: NiosII_esercitazione_mm_interconnect_0_router_002" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_esercitazione_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524913808885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_esercitazione_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524913808886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_router_001_default_decode " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_router_001_default_decode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808886 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_mm_interconnect_0_router_001 " "Found entity 2: NiosII_esercitazione_mm_interconnect_0_router_001" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_esercitazione_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524913808889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_esercitazione_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524913808889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_router_default_decode " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_router_default_decode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808890 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_mm_interconnect_0_router " "Found entity 2: NiosII_esercitazione_mm_interconnect_0_router" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_watchdog " "Found entity 1: NiosII_esercitazione_watchdog" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_watchdog.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_watchdog.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_timer_0 " "Found entity 1: NiosII_esercitazione_timer_0" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_timer_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_sysid_qsys_0 " "Found entity 1: NiosII_esercitazione_sysid_qsys_0" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sysid_qsys_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_sliders.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_sliders.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_sliders " "Found entity 1: NiosII_esercitazione_sliders" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sliders.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sliders.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_push_button.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_push_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_push_button " "Found entity 1: NiosII_esercitazione_push_button" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_push_button.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_push_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_proc " "Found entity 1: NiosII_esercitazione_proc" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_proc_cpu_register_bank_a_module " "Found entity 1: NiosII_esercitazione_proc_cpu_register_bank_a_module" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_proc_cpu_register_bank_b_module " "Found entity 2: NiosII_esercitazione_proc_cpu_register_bank_b_module" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosII_esercitazione_proc_cpu_nios2_oci_debug " "Found entity 3: NiosII_esercitazione_proc_cpu_nios2_oci_debug" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosII_esercitazione_proc_cpu_nios2_oci_break " "Found entity 4: NiosII_esercitazione_proc_cpu_nios2_oci_break" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosII_esercitazione_proc_cpu_nios2_oci_xbrk " "Found entity 5: NiosII_esercitazione_proc_cpu_nios2_oci_xbrk" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "6 NiosII_esercitazione_proc_cpu_nios2_oci_dbrk " "Found entity 6: NiosII_esercitazione_proc_cpu_nios2_oci_dbrk" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "7 NiosII_esercitazione_proc_cpu_nios2_oci_itrace " "Found entity 7: NiosII_esercitazione_proc_cpu_nios2_oci_itrace" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "8 NiosII_esercitazione_proc_cpu_nios2_oci_td_mode " "Found entity 8: NiosII_esercitazione_proc_cpu_nios2_oci_td_mode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "9 NiosII_esercitazione_proc_cpu_nios2_oci_dtrace " "Found entity 9: NiosII_esercitazione_proc_cpu_nios2_oci_dtrace" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "10 NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "11 NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "12 NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "13 NiosII_esercitazione_proc_cpu_nios2_oci_fifo " "Found entity 13: NiosII_esercitazione_proc_cpu_nios2_oci_fifo" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "14 NiosII_esercitazione_proc_cpu_nios2_oci_pib " "Found entity 14: NiosII_esercitazione_proc_cpu_nios2_oci_pib" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "15 NiosII_esercitazione_proc_cpu_nios2_oci_im " "Found entity 15: NiosII_esercitazione_proc_cpu_nios2_oci_im" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "16 NiosII_esercitazione_proc_cpu_nios2_performance_monitors " "Found entity 16: NiosII_esercitazione_proc_cpu_nios2_performance_monitors" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "17 NiosII_esercitazione_proc_cpu_nios2_avalon_reg " "Found entity 17: NiosII_esercitazione_proc_cpu_nios2_avalon_reg" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "18 NiosII_esercitazione_proc_cpu_ociram_sp_ram_module " "Found entity 18: NiosII_esercitazione_proc_cpu_ociram_sp_ram_module" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "19 NiosII_esercitazione_proc_cpu_nios2_ocimem " "Found entity 19: NiosII_esercitazione_proc_cpu_nios2_ocimem" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "20 NiosII_esercitazione_proc_cpu_nios2_oci " "Found entity 20: NiosII_esercitazione_proc_cpu_nios2_oci" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""} { "Info" "ISGN_ENTITY_NAME" "21 NiosII_esercitazione_proc_cpu " "Found entity 21: NiosII_esercitazione_proc_cpu" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_proc_cpu_debug_slave_sysclk " "Found entity 1: NiosII_esercitazione_proc_cpu_debug_slave_sysclk" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_proc_cpu_debug_slave_tck " "Found entity 1: NiosII_esercitazione_proc_cpu_debug_slave_tck" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_tck.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_proc_cpu_debug_slave_wrapper " "Found entity 1: NiosII_esercitazione_proc_cpu_debug_slave_wrapper" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_proc_cpu_test_bench " "Found entity 1: NiosII_esercitazione_proc_cpu_test_bench" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_test_bench.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_onchip_memory2_0 " "Found entity 1: NiosII_esercitazione_onchip_memory2_0" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_onchip_memory2_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_jtag_uart_0_sim_scfifo_w " "Found entity 1: NiosII_esercitazione_jtag_uart_0_sim_scfifo_w" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808955 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_jtag_uart_0_scfifo_w " "Found entity 2: NiosII_esercitazione_jtag_uart_0_scfifo_w" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808955 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosII_esercitazione_jtag_uart_0_sim_scfifo_r " "Found entity 3: NiosII_esercitazione_jtag_uart_0_sim_scfifo_r" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808955 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosII_esercitazione_jtag_uart_0_scfifo_r " "Found entity 4: NiosII_esercitazione_jtag_uart_0_scfifo_r" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808955 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosII_esercitazione_jtag_uart_0 " "Found entity 5: NiosII_esercitazione_jtag_uart_0" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_LEDs " "Found entity 1: NiosII_esercitazione_LEDs" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_LEDs.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_HEX5_HEX4 " "Found entity 1: NiosII_esercitazione_HEX5_HEX4" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_HEX5_HEX4.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_HEX5_HEX4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_HEX3_HEX0 " "Found entity 1: NiosII_esercitazione_HEX3_HEX0" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_HEX3_HEX0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_HEX3_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913808964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913808964 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "de10_lite_first_computer.v(46) " "Verilog HDL Module Instantiation warning at de10_lite_first_computer.v(46): ignored dangling comma in List of Port Connections" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1524913809207 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_first_computer.v 1 1 " "Using design file de10_lite_first_computer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_First_Computer " "Found entity 1: DE10_Lite_First_Computer" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913809208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1524913809208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Lite_First_Computer " "Elaborating entity \"DE10_Lite_First_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524913809211 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] de10_lite_first_computer.v(18) " "Output port \"LEDR\[0\]\" at de10_lite_first_computer.v(18) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524913809222 "|DE10_Lite_First_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione NiosII_esercitazione:u0 " "Elaborating entity \"NiosII_esercitazione\" for hierarchy \"NiosII_esercitazione:u0\"" {  } { { "de10_lite_first_computer.v" "u0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913809372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_HEX3_HEX0 NiosII_esercitazione:u0\|NiosII_esercitazione_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"NiosII_esercitazione_HEX3_HEX0\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_HEX3_HEX0:hex3_hex0\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "hex3_hex0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913809434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_HEX5_HEX4 NiosII_esercitazione:u0\|NiosII_esercitazione_HEX5_HEX4:hex5_hex4 " "Elaborating entity \"NiosII_esercitazione_HEX5_HEX4\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_HEX5_HEX4:hex5_hex4\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "hex5_hex4" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913809506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_LEDs NiosII_esercitazione:u0\|NiosII_esercitazione_LEDs:leds " "Elaborating entity \"NiosII_esercitazione_LEDs\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_LEDs:leds\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "leds" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913809529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_jtag_uart_0 NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NiosII_esercitazione_jtag_uart_0\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "jtag_uart_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913809551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_jtag_uart_0_scfifo_w NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w " "Elaborating entity \"NiosII_esercitazione_jtag_uart_0_scfifo_w\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "the_NiosII_esercitazione_jtag_uart_0_scfifo_w" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913809575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "wfifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913810519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913810549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913810559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913810559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913810559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913810559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913810559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913810559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913810559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913810559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913810559 ""}  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524913810559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913810747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913810747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913810748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913810773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913810773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913810773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913810813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913810813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913810815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913810929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913810929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913810930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913811150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913811150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913811151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913811332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913811332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913811333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_jtag_uart_0_scfifo_r NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_r:the_NiosII_esercitazione_jtag_uart_0_scfifo_r " "Elaborating entity \"NiosII_esercitazione_jtag_uart_0_scfifo_r\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_r:the_NiosII_esercitazione_jtag_uart_0_scfifo_r\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "the_NiosII_esercitazione_jtag_uart_0_scfifo_r" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913811374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913811840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913811876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913811877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913811877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913811877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913811877 ""}  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524913811877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913813427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913813476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913813507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913813532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_onchip_memory2_0 NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NiosII_esercitazione_onchip_memory2_0\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "onchip_memory2_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913813576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_onchip_memory2_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913813760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_onchip_memory2_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_onchip_memory2_0.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913813783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosII_esercitazione_onchip_memory2_0.hex " "Parameter \"init_file\" = \"NiosII_esercitazione_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913813783 ""}  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_onchip_memory2_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_onchip_memory2_0.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524913813783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5t52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5t52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5t52 " "Found entity 1: altsyncram_5t52" {  } { { "db/altsyncram_5t52.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_5t52.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913813871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913813871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5t52 NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5t52:auto_generated " "Elaborating entity \"altsyncram_5t52\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5t52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913813871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913814936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913814936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5t52:auto_generated\|decode_c7a:decode2 " "Elaborating entity \"decode_c7a\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5t52:auto_generated\|decode_c7a:decode2\"" {  } { { "db/altsyncram_5t52.tdf" "decode2" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_5t52.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913814937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/mux_93b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913815032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913815032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5t52:auto_generated\|mux_93b:mux4 " "Elaborating entity \"mux_93b\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5t52:auto_generated\|mux_93b:mux4\"" {  } { { "db/altsyncram_5t52.tdf" "mux4" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_5t52.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc " "Elaborating entity \"NiosII_esercitazione_proc\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "proc" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu " "Elaborating entity \"NiosII_esercitazione_proc_cpu\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc.v" "cpu" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_test_bench NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_test_bench:the_NiosII_esercitazione_proc_cpu_test_bench " "Elaborating entity \"NiosII_esercitazione_proc_cpu_test_bench\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_test_bench:the_NiosII_esercitazione_proc_cpu_test_bench\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_test_bench" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_register_bank_a_module NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a " "Elaborating entity \"NiosII_esercitazione_proc_cpu_register_bank_a_module\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_register_bank_a" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815625 ""}  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524913815625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913815681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913815681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_register_bank_b_module NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_b_module:NiosII_esercitazione_proc_cpu_register_bank_b " "Elaborating entity \"NiosII_esercitazione_proc_cpu_register_bank_b_module\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_b_module:NiosII_esercitazione_proc_cpu_register_bank_b\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_register_bank_b" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_debug NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_debug\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_debug" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913815847 ""}  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524913815847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_break NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_break:the_NiosII_esercitazione_proc_cpu_nios2_oci_break " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_break\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_break:the_NiosII_esercitazione_proc_cpu_nios2_oci_break\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_break" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_xbrk NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_xbrk:the_NiosII_esercitazione_proc_cpu_nios2_oci_xbrk " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_xbrk\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_xbrk:the_NiosII_esercitazione_proc_cpu_nios2_oci_xbrk\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_xbrk" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_dbrk NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_dbrk:the_NiosII_esercitazione_proc_cpu_nios2_oci_dbrk " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_dbrk\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_dbrk:the_NiosII_esercitazione_proc_cpu_nios2_oci_dbrk\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_dbrk" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_itrace NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_itrace:the_NiosII_esercitazione_proc_cpu_nios2_oci_itrace " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_itrace\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_itrace:the_NiosII_esercitazione_proc_cpu_nios2_oci_itrace\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_itrace" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913815980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_dtrace NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_dtrace:the_NiosII_esercitazione_proc_cpu_nios2_oci_dtrace " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_dtrace\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_dtrace:the_NiosII_esercitazione_proc_cpu_nios2_oci_dtrace\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_dtrace" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_td_mode NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_dtrace:the_NiosII_esercitazione_proc_cpu_nios2_oci_dtrace\|NiosII_esercitazione_proc_cpu_nios2_oci_td_mode:NiosII_esercitazione_proc_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_td_mode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_dtrace:the_NiosII_esercitazione_proc_cpu_nios2_oci_dtrace\|NiosII_esercitazione_proc_cpu_nios2_oci_td_mode:NiosII_esercitazione_proc_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_fifo NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_fifo\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\|NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt:the_NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\|NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt:the_NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_pib NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_pib:the_NiosII_esercitazione_proc_cpu_nios2_oci_pib " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_pib\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_pib:the_NiosII_esercitazione_proc_cpu_nios2_oci_pib\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_pib" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_im NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_im:the_NiosII_esercitazione_proc_cpu_nios2_oci_im " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_im\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_im:the_NiosII_esercitazione_proc_cpu_nios2_oci_im\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_im" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_avalon_reg NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_avalon_reg:the_NiosII_esercitazione_proc_cpu_nios2_avalon_reg " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_avalon_reg\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_avalon_reg:the_NiosII_esercitazione_proc_cpu_nios2_avalon_reg\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_avalon_reg" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_ocimem NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_ocimem\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_ocimem" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_ociram_sp_ram_module NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram " "Elaborating entity \"NiosII_esercitazione_proc_cpu_ociram_sp_ram_module\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_ociram_sp_ram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816502 ""}  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524913816502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913816557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913816557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_debug_slave_wrapper NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper " "Elaborating entity \"NiosII_esercitazione_proc_cpu_debug_slave_wrapper\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_debug_slave_tck NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|NiosII_esercitazione_proc_cpu_debug_slave_tck:the_NiosII_esercitazione_proc_cpu_debug_slave_tck " "Elaborating entity \"NiosII_esercitazione_proc_cpu_debug_slave_tck\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|NiosII_esercitazione_proc_cpu_debug_slave_tck:the_NiosII_esercitazione_proc_cpu_debug_slave_tck\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" "the_NiosII_esercitazione_proc_cpu_debug_slave_tck" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_debug_slave_sysclk NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|NiosII_esercitazione_proc_cpu_debug_slave_sysclk:the_NiosII_esercitazione_proc_cpu_debug_slave_sysclk " "Elaborating entity \"NiosII_esercitazione_proc_cpu_debug_slave_sysclk\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|NiosII_esercitazione_proc_cpu_debug_slave_sysclk:the_NiosII_esercitazione_proc_cpu_debug_slave_sysclk\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" "the_NiosII_esercitazione_proc_cpu_debug_slave_sysclk" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" "NiosII_esercitazione_proc_cpu_debug_slave_phy" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy " "Instantiated megafunction \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524913816809 ""}  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524913816809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913816994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913817175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_push_button NiosII_esercitazione:u0\|NiosII_esercitazione_push_button:push_button " "Elaborating entity \"NiosII_esercitazione_push_button\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_push_button:push_button\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "push_button" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913817282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_sliders NiosII_esercitazione:u0\|NiosII_esercitazione_sliders:sliders " "Elaborating entity \"NiosII_esercitazione_sliders\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_sliders:sliders\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "sliders" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913817305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_sysid_qsys_0 NiosII_esercitazione:u0\|NiosII_esercitazione_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"NiosII_esercitazione_sysid_qsys_0\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_sysid_qsys_0:sysid_qsys_0\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "sysid_qsys_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913817324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_timer_0 NiosII_esercitazione:u0\|NiosII_esercitazione_timer_0:timer_0 " "Elaborating entity \"NiosII_esercitazione_timer_0\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_timer_0:timer_0\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "timer_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913817342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_watchdog NiosII_esercitazione:u0\|NiosII_esercitazione_watchdog:watchdog " "Elaborating entity \"NiosII_esercitazione_watchdog\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_watchdog:watchdog\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "watchdog" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913817376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "mm_interconnect_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913817404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_data_master_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "proc_data_master_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913817838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_instruction_master_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "proc_instruction_master_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913817870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913817897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913817926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_debug_mem_slave_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "proc_debug_mem_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913817956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913817989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_data_master_agent\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "proc_data_master_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_instruction_master_agent\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "proc_instruction_master_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router:router " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router:router\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "router" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_default_decode NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router:router\|NiosII_esercitazione_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_default_decode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router:router\|NiosII_esercitazione_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_001 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_001\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_001:router_001\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "router_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_001_default_decode NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_001:router_001\|NiosII_esercitazione_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_001:router_001\|NiosII_esercitazione_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_002 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_002\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_002:router_002\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "router_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_002_default_decode NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_002:router_002\|NiosII_esercitazione_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_002:router_002\|NiosII_esercitazione_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_004 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_004\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_004:router_004\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "router_004" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_004_default_decode NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_004:router_004\|NiosII_esercitazione_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_004_default_decode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_004:router_004\|NiosII_esercitazione_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_013 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_013\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_013:router_013\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "router_013" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_013_default_decode NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_013:router_013\|NiosII_esercitazione_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_013_default_decode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_013:router_013\|NiosII_esercitazione_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_013.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_cmd_demux NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_cmd_demux\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_cmd_demux_001 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_cmd_mux NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_cmd_mux\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_cmd_mux_002 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_cmd_mux_002\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_rsp_demux NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_rsp_demux\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913818996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_rsp_mux NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_rsp_mux\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 4211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913819046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913819121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913819140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_rsp_mux_001 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 4234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913819157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913819188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 4263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913819209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913819225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_irq_mapper NiosII_esercitazione:u0\|NiosII_esercitazione_irq_mapper:irq_mapper " "Elaborating entity \"NiosII_esercitazione_irq_mapper\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_irq_mapper:irq_mapper\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "irq_mapper" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913819297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosII_esercitazione:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "rst_controller" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913819352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913819378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913819399 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524913821698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.28.13:10:27 Progress: Loading sld558bbc97/alt_sld_fab_wrapper_hw.tcl " "2018.04.28.13:10:27 Progress: Loading sld558bbc97/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913827099 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913830185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913830397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913832155 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913832295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913832441 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913832608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913832733 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913832744 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524913833460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld558bbc97/alt_sld_fab.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913833941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913833941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913834073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913834073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913834077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913834077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913834170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913834170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913834284 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913834284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913834284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524913834378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913834378 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524913840905 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2878 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3878 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3500 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 398 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_timer_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_timer_0.v" 167 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1524913841111 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1524913841112 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524913842309 "|DE10_Lite_First_Computer|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524913842309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913842749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "115 " "115 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524913845438 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1524913845719 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1524913845719 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913845926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.map.smsg " "Generated suppressed messages file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913847321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524913851046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524913851046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2666 " "Implemented 2666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524913852446 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524913852446 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2350 " "Implemented 2350 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524913852446 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1524913852446 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524913852446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "812 " "Peak virtual memory: 812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524913852553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 28 13:10:52 2018 " "Processing ended: Sat Apr 28 13:10:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524913852553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524913852553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524913852553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524913852553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1524913856093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524913856098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 28 13:10:53 2018 " "Processing started: Sat Apr 28 13:10:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524913856098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1524913856098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1524913856098 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1524913857220 ""}
{ "Info" "0" "" "Project  = DE10_Lite_First_Computer" {  } {  } 0 0 "Project  = DE10_Lite_First_Computer" 0 0 "Fitter" 0 0 1524913857220 ""}
{ "Info" "0" "" "Revision = DE10_Lite_First_Computer" {  } {  } 0 0 "Revision = DE10_Lite_First_Computer" 0 0 "Fitter" 0 0 1524913857221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1524913857491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1524913857492 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Lite_First_Computer 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_Lite_First_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524913857574 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524913857679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524913857679 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524913858574 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1524913858654 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524913859803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524913859803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524913859803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524913859803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524913859803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524913859803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524913859803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524913859803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524913859803 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1524913859803 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 11625 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524913859972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 11627 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524913859972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 11629 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524913859972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 11631 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524913859972 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1524913859972 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1524913859975 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1524913859975 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1524913859975 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1524913859975 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1524913860010 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1524913860458 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1524913862657 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1524913862657 ""}
{ "Info" "ISTA_SDC_FOUND" "NiosII_esercitazione/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NiosII_esercitazione/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1524913862716 ""}
{ "Info" "ISTA_SDC_FOUND" "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.sdc " "Reading SDC File: 'NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1524913862725 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite_First_Computer.SDC " "Reading SDC File: 'DE10_Lite_First_Computer.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1524913862757 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Lite_First_Computer.sdc 9 ADC_CLK_10 port " "Ignored filter at DE10_Lite_First_Computer.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524913862759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Lite_First_Computer.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Lite_First_Computer.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1524913862760 ""}  } { { "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524913862760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Lite_First_Computer.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_Lite_First_Computer.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524913862760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Lite_First_Computer.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Lite_First_Computer.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1524913862761 ""}  } { { "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524913862761 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1524913862761 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1524913862794 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1524913862794 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1524913862858 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1524913862860 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524913862860 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524913862860 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524913862860 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524913862860 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1524913862860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524913863432 ""}  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 11602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524913863432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524913863432 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 11105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524913863432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524913863432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 3188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524913863432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|W_rf_wren " "Destination node NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|W_rf_wren" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 1892 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524913863432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 1125 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524913863432 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524913863432 ""}  } { { "NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 386 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524913863432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524913863432 ""}  } { { "NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 4610 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524913863432 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1524913864570 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524913864575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524913864578 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524913864588 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524913864598 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1524913864608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1524913864608 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1524913864612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1524913864925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1524913864931 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524913864931 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524913865560 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524913865560 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1524913865560 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524913865561 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1524913865759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524913868280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524913869331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524913869498 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524913871660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524913871660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524913873385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1524913878752 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524913878752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1524913879569 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1524913879569 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524913879569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524913879571 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.51 " "Total time spent on timing analysis during the Fitter is 2.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1524913879947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524913880038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524913882316 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524913882318 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524913885272 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524913886841 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1524913887656 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 303 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524913887714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524913887714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 282 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524913887714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524913887714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524913887714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524913887714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524913887714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524913887714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524913887714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 300 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524913887714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524913887714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 302 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524913887714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 281 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524913887714 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1524913887714 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.fit.smsg " "Generated suppressed messages file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1524913888124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1606 " "Peak virtual memory: 1606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524913890261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 28 13:11:30 2018 " "Processing ended: Sat Apr 28 13:11:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524913890261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524913890261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524913890261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524913890261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1524913893187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524913893192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 28 13:11:33 2018 " "Processing started: Sat Apr 28 13:11:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524913893192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1524913893192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1524913893192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1524913893824 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1524913897714 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1524913897906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "587 " "Peak virtual memory: 587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524913899318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 28 13:11:39 2018 " "Processing ended: Sat Apr 28 13:11:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524913899318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524913899318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524913899318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1524913899318 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1524913900410 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1524913901606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524913901612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 28 13:11:40 2018 " "Processing started: Sat Apr 28 13:11:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524913901612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913901612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Lite_First_Computer -c DE10_Lite_First_Computer " "Command: quartus_sta DE10_Lite_First_Computer -c DE10_Lite_First_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913901612 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1524913901753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913902258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913902259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913902303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913902303 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1524913902891 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913902891 ""}
{ "Info" "ISTA_SDC_FOUND" "NiosII_esercitazione/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NiosII_esercitazione/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913902933 ""}
{ "Info" "ISTA_SDC_FOUND" "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.sdc " "Reading SDC File: 'NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913902950 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite_First_Computer.SDC " "Reading SDC File: 'DE10_Lite_First_Computer.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913902976 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Lite_First_Computer.sdc 9 ADC_CLK_10 port " "Ignored filter at DE10_Lite_First_Computer.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913902977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Lite_First_Computer.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Lite_First_Computer.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1524913902977 ""}  } { { "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913902977 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Lite_First_Computer.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_Lite_First_Computer.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913902977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Lite_First_Computer.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Lite_First_Computer.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1524913902978 ""}  } { { "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913902978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913902978 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1524913903009 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913903009 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913903045 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1524913903047 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524913903087 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1524913903162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.749 " "Worst-case setup slack is 7.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.749               0.000 MAX10_CLK1_50  " "    7.749               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.572               0.000 altera_reserved_tck  " "   45.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913903201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.240 " "Worst-case hold slack is 0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 MAX10_CLK1_50  " "    0.240               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913903252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.848 " "Worst-case recovery slack is 12.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.848               0.000 MAX10_CLK1_50  " "   12.848               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.002               0.000 altera_reserved_tck  " "   48.002               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913903270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.912 " "Worst-case removal slack is 0.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.912               0.000 altera_reserved_tck  " "    0.912               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.062               0.000 MAX10_CLK1_50  " "    6.062               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913903284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.487 " "Worst-case minimum pulse width slack is 9.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.487               0.000 MAX10_CLK1_50  " "    9.487               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.626               0.000 altera_reserved_tck  " "   49.626               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913903294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913903294 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913903327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913903327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913903327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913903327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913903327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.140 ns " "Worst Case Available Settling Time: 38.140 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913903327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913903327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913903327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913903327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913903327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913903327 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913903327 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524913903339 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913903422 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913906326 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1524913906797 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913906797 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913906798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.679 " "Worst-case setup slack is 8.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913906927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913906927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.679               0.000 MAX10_CLK1_50  " "    8.679               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913906927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.955               0.000 altera_reserved_tck  " "   45.955               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913906927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913906927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.248 " "Worst-case hold slack is 0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913906969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913906969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 MAX10_CLK1_50  " "    0.248               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913906969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913906969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913906969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.385 " "Worst-case recovery slack is 13.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913906987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913906987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.385               0.000 MAX10_CLK1_50  " "   13.385               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913906987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.191               0.000 altera_reserved_tck  " "   48.191               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913906987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913906987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.834 " "Worst-case removal slack is 0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 altera_reserved_tck  " "    0.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.450               0.000 MAX10_CLK1_50  " "    5.450               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913907001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.503 " "Worst-case minimum pulse width slack is 9.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.503               0.000 MAX10_CLK1_50  " "    9.503               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.651               0.000 altera_reserved_tck  " "   49.651               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913907011 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.307 ns " "Worst Case Available Settling Time: 38.307 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907038 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913907038 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524913907049 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1524913907363 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913907363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913907363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.576 " "Worst-case setup slack is 14.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.576               0.000 MAX10_CLK1_50  " "   14.576               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.239               0.000 altera_reserved_tck  " "   48.239               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913907405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 MAX10_CLK1_50  " "    0.091               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913907447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.444 " "Worst-case recovery slack is 16.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.444               0.000 MAX10_CLK1_50  " "   16.444               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.324               0.000 altera_reserved_tck  " "   49.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913907460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.407 " "Worst-case removal slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 altera_reserved_tck  " "    0.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.861               0.000 MAX10_CLK1_50  " "    2.861               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913907476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.263 " "Worst-case minimum pulse width slack is 9.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.263               0.000 MAX10_CLK1_50  " "    9.263               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.419               0.000 altera_reserved_tck  " "   49.419               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524913907485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913907485 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.200 ns " "Worst Case Available Settling Time: 39.200 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524913907509 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913907509 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913908721 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913908722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "754 " "Peak virtual memory: 754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524913908875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 28 13:11:48 2018 " "Processing ended: Sat Apr 28 13:11:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524913908875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524913908875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524913908875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913908875 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524913909749 ""}
