# ParallelPrefixAdder
A custom implementation of the Brent Kung Parallel Prefix adder circuitry using Verilog HDL. <br/>
For a detailed report, Parallel Prefix Adder.pdf is attached. <br/>
Last modified: Nov 2018 <br/> <br/>
Contributors: Raunak Sengupta, Aprameya Kulkarni Sirwar, Ruben John Mampilli, Sarthak Gupta
