/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* aPin */
#define aPin__0__INTTYPE CYREG_PICU0_INTTYPE7
#define aPin__0__MASK 0x80u
#define aPin__0__PC CYREG_PRT0_PC7
#define aPin__0__PORT 0u
#define aPin__0__SHIFT 7u
#define aPin__AG CYREG_PRT0_AG
#define aPin__AMUX CYREG_PRT0_AMUX
#define aPin__BIE CYREG_PRT0_BIE
#define aPin__BIT_MASK CYREG_PRT0_BIT_MASK
#define aPin__BYP CYREG_PRT0_BYP
#define aPin__CTL CYREG_PRT0_CTL
#define aPin__DM0 CYREG_PRT0_DM0
#define aPin__DM1 CYREG_PRT0_DM1
#define aPin__DM2 CYREG_PRT0_DM2
#define aPin__DR CYREG_PRT0_DR
#define aPin__INP_DIS CYREG_PRT0_INP_DIS
#define aPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define aPin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define aPin__LCD_EN CYREG_PRT0_LCD_EN
#define aPin__MASK 0x80u
#define aPin__PORT 0u
#define aPin__PRT CYREG_PRT0_PRT
#define aPin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define aPin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define aPin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define aPin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define aPin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define aPin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define aPin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define aPin__PS CYREG_PRT0_PS
#define aPin__SHIFT 7u
#define aPin__SLW CYREG_PRT0_SLW

/* bPin */
#define bPin__0__INTTYPE CYREG_PICU0_INTTYPE5
#define bPin__0__MASK 0x20u
#define bPin__0__PC CYREG_PRT0_PC5
#define bPin__0__PORT 0u
#define bPin__0__SHIFT 5u
#define bPin__AG CYREG_PRT0_AG
#define bPin__AMUX CYREG_PRT0_AMUX
#define bPin__BIE CYREG_PRT0_BIE
#define bPin__BIT_MASK CYREG_PRT0_BIT_MASK
#define bPin__BYP CYREG_PRT0_BYP
#define bPin__CTL CYREG_PRT0_CTL
#define bPin__DM0 CYREG_PRT0_DM0
#define bPin__DM1 CYREG_PRT0_DM1
#define bPin__DM2 CYREG_PRT0_DM2
#define bPin__DR CYREG_PRT0_DR
#define bPin__INP_DIS CYREG_PRT0_INP_DIS
#define bPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define bPin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define bPin__LCD_EN CYREG_PRT0_LCD_EN
#define bPin__MASK 0x20u
#define bPin__PORT 0u
#define bPin__PRT CYREG_PRT0_PRT
#define bPin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define bPin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define bPin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define bPin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define bPin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define bPin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define bPin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define bPin__PS CYREG_PRT0_PS
#define bPin__SHIFT 5u
#define bPin__SLW CYREG_PRT0_SLW

/* fineDAC */
#define fineDAC_viDAC8__CR0 CYREG_DAC3_CR0
#define fineDAC_viDAC8__CR1 CYREG_DAC3_CR1
#define fineDAC_viDAC8__D CYREG_DAC3_D
#define fineDAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define fineDAC_viDAC8__PM_ACT_MSK 0x08u
#define fineDAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define fineDAC_viDAC8__PM_STBY_MSK 0x08u
#define fineDAC_viDAC8__STROBE CYREG_DAC3_STROBE
#define fineDAC_viDAC8__SW0 CYREG_DAC3_SW0
#define fineDAC_viDAC8__SW2 CYREG_DAC3_SW2
#define fineDAC_viDAC8__SW3 CYREG_DAC3_SW3
#define fineDAC_viDAC8__SW4 CYREG_DAC3_SW4
#define fineDAC_viDAC8__TR CYREG_DAC3_TR
#define fineDAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define fineDAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define fineDAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define fineDAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define fineDAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define fineDAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define fineDAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define fineDAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define fineDAC_viDAC8__TST CYREG_DAC3_TST

/* LFOutADC */
#define LFOutADC_DEC__COHER CYREG_DEC_COHER
#define LFOutADC_DEC__CR CYREG_DEC_CR
#define LFOutADC_DEC__DR1 CYREG_DEC_DR1
#define LFOutADC_DEC__DR2 CYREG_DEC_DR2
#define LFOutADC_DEC__DR2H CYREG_DEC_DR2H
#define LFOutADC_DEC__GCOR CYREG_DEC_GCOR
#define LFOutADC_DEC__GCORH CYREG_DEC_GCORH
#define LFOutADC_DEC__GVAL CYREG_DEC_GVAL
#define LFOutADC_DEC__OCOR CYREG_DEC_OCOR
#define LFOutADC_DEC__OCORH CYREG_DEC_OCORH
#define LFOutADC_DEC__OCORM CYREG_DEC_OCORM
#define LFOutADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define LFOutADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define LFOutADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define LFOutADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define LFOutADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define LFOutADC_DEC__PM_ACT_MSK 0x01u
#define LFOutADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define LFOutADC_DEC__PM_STBY_MSK 0x01u
#define LFOutADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define LFOutADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define LFOutADC_DEC__SR CYREG_DEC_SR
#define LFOutADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define LFOutADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define LFOutADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define LFOutADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define LFOutADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define LFOutADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define LFOutADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define LFOutADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define LFOutADC_DSM__BUF0 CYREG_DSM0_BUF0
#define LFOutADC_DSM__BUF1 CYREG_DSM0_BUF1
#define LFOutADC_DSM__BUF2 CYREG_DSM0_BUF2
#define LFOutADC_DSM__BUF3 CYREG_DSM0_BUF3
#define LFOutADC_DSM__CLK CYREG_DSM0_CLK
#define LFOutADC_DSM__CR0 CYREG_DSM0_CR0
#define LFOutADC_DSM__CR1 CYREG_DSM0_CR1
#define LFOutADC_DSM__CR10 CYREG_DSM0_CR10
#define LFOutADC_DSM__CR11 CYREG_DSM0_CR11
#define LFOutADC_DSM__CR12 CYREG_DSM0_CR12
#define LFOutADC_DSM__CR13 CYREG_DSM0_CR13
#define LFOutADC_DSM__CR14 CYREG_DSM0_CR14
#define LFOutADC_DSM__CR15 CYREG_DSM0_CR15
#define LFOutADC_DSM__CR16 CYREG_DSM0_CR16
#define LFOutADC_DSM__CR17 CYREG_DSM0_CR17
#define LFOutADC_DSM__CR2 CYREG_DSM0_CR2
#define LFOutADC_DSM__CR3 CYREG_DSM0_CR3
#define LFOutADC_DSM__CR4 CYREG_DSM0_CR4
#define LFOutADC_DSM__CR5 CYREG_DSM0_CR5
#define LFOutADC_DSM__CR6 CYREG_DSM0_CR6
#define LFOutADC_DSM__CR7 CYREG_DSM0_CR7
#define LFOutADC_DSM__CR8 CYREG_DSM0_CR8
#define LFOutADC_DSM__CR9 CYREG_DSM0_CR9
#define LFOutADC_DSM__DEM0 CYREG_DSM0_DEM0
#define LFOutADC_DSM__DEM1 CYREG_DSM0_DEM1
#define LFOutADC_DSM__MISC CYREG_DSM0_MISC
#define LFOutADC_DSM__OUT0 CYREG_DSM0_OUT0
#define LFOutADC_DSM__OUT1 CYREG_DSM0_OUT1
#define LFOutADC_DSM__REF0 CYREG_DSM0_REF0
#define LFOutADC_DSM__REF1 CYREG_DSM0_REF1
#define LFOutADC_DSM__REF2 CYREG_DSM0_REF2
#define LFOutADC_DSM__REF3 CYREG_DSM0_REF3
#define LFOutADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define LFOutADC_DSM__SW0 CYREG_DSM0_SW0
#define LFOutADC_DSM__SW2 CYREG_DSM0_SW2
#define LFOutADC_DSM__SW3 CYREG_DSM0_SW3
#define LFOutADC_DSM__SW4 CYREG_DSM0_SW4
#define LFOutADC_DSM__SW6 CYREG_DSM0_SW6
#define LFOutADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define LFOutADC_DSM__TST0 CYREG_DSM0_TST0
#define LFOutADC_DSM__TST1 CYREG_DSM0_TST1
#define LFOutADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define LFOutADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define LFOutADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define LFOutADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define LFOutADC_Ext_CP_Clk__INDEX 0x00u
#define LFOutADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LFOutADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define LFOutADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LFOutADC_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define LFOutADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define LFOutADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define LFOutADC_IRQ__INTC_MASK 0x20000000u
#define LFOutADC_IRQ__INTC_NUMBER 29u
#define LFOutADC_IRQ__INTC_PRIOR_NUM 7u
#define LFOutADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define LFOutADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define LFOutADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define LFOutADC_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define LFOutADC_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define LFOutADC_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define LFOutADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define LFOutADC_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define LFOutADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define LFOutADC_theACLK__INDEX 0x01u
#define LFOutADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define LFOutADC_theACLK__PM_ACT_MSK 0x02u
#define LFOutADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define LFOutADC_theACLK__PM_STBY_MSK 0x02u

/* LFOutPin */
#define LFOutPin__0__INTTYPE CYREG_PICU0_INTTYPE1
#define LFOutPin__0__MASK 0x02u
#define LFOutPin__0__PC CYREG_PRT0_PC1
#define LFOutPin__0__PORT 0u
#define LFOutPin__0__SHIFT 1u
#define LFOutPin__AG CYREG_PRT0_AG
#define LFOutPin__AMUX CYREG_PRT0_AMUX
#define LFOutPin__BIE CYREG_PRT0_BIE
#define LFOutPin__BIT_MASK CYREG_PRT0_BIT_MASK
#define LFOutPin__BYP CYREG_PRT0_BYP
#define LFOutPin__CTL CYREG_PRT0_CTL
#define LFOutPin__DM0 CYREG_PRT0_DM0
#define LFOutPin__DM1 CYREG_PRT0_DM1
#define LFOutPin__DM2 CYREG_PRT0_DM2
#define LFOutPin__DR CYREG_PRT0_DR
#define LFOutPin__INP_DIS CYREG_PRT0_INP_DIS
#define LFOutPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LFOutPin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LFOutPin__LCD_EN CYREG_PRT0_LCD_EN
#define LFOutPin__MASK 0x02u
#define LFOutPin__PORT 0u
#define LFOutPin__PRT CYREG_PRT0_PRT
#define LFOutPin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LFOutPin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LFOutPin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LFOutPin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LFOutPin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LFOutPin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LFOutPin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LFOutPin__PS CYREG_PRT0_PS
#define LFOutPin__SHIFT 1u
#define LFOutPin__SLW CYREG_PRT0_SLW

/* redLight */
#define redLight__0__INTTYPE CYREG_PICU5_INTTYPE1
#define redLight__0__MASK 0x02u
#define redLight__0__PC CYREG_PRT5_PC1
#define redLight__0__PORT 5u
#define redLight__0__SHIFT 1u
#define redLight__AG CYREG_PRT5_AG
#define redLight__AMUX CYREG_PRT5_AMUX
#define redLight__BIE CYREG_PRT5_BIE
#define redLight__BIT_MASK CYREG_PRT5_BIT_MASK
#define redLight__BYP CYREG_PRT5_BYP
#define redLight__CTL CYREG_PRT5_CTL
#define redLight__DM0 CYREG_PRT5_DM0
#define redLight__DM1 CYREG_PRT5_DM1
#define redLight__DM2 CYREG_PRT5_DM2
#define redLight__DR CYREG_PRT5_DR
#define redLight__INP_DIS CYREG_PRT5_INP_DIS
#define redLight__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define redLight__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define redLight__LCD_EN CYREG_PRT5_LCD_EN
#define redLight__MASK 0x02u
#define redLight__PORT 5u
#define redLight__PRT CYREG_PRT5_PRT
#define redLight__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define redLight__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define redLight__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define redLight__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define redLight__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define redLight__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define redLight__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define redLight__PS CYREG_PRT5_PS
#define redLight__SHIFT 1u
#define redLight__SLW CYREG_PRT5_SLW

/* switches */
#define switches_Sync_ctrl_reg__0__MASK 0x01u
#define switches_Sync_ctrl_reg__0__POS 0
#define switches_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define switches_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define switches_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define switches_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define switches_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define switches_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define switches_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define switches_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define switches_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define switches_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define switches_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define switches_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define switches_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define switches_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define switches_Sync_ctrl_reg__MASK 0x01u
#define switches_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define switches_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define switches_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* coarseDAC */
#define coarseDAC_viDAC8__CR0 CYREG_DAC0_CR0
#define coarseDAC_viDAC8__CR1 CYREG_DAC0_CR1
#define coarseDAC_viDAC8__D CYREG_DAC0_D
#define coarseDAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define coarseDAC_viDAC8__PM_ACT_MSK 0x01u
#define coarseDAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define coarseDAC_viDAC8__PM_STBY_MSK 0x01u
#define coarseDAC_viDAC8__STROBE CYREG_DAC0_STROBE
#define coarseDAC_viDAC8__SW0 CYREG_DAC0_SW0
#define coarseDAC_viDAC8__SW2 CYREG_DAC0_SW2
#define coarseDAC_viDAC8__SW3 CYREG_DAC0_SW3
#define coarseDAC_viDAC8__SW4 CYREG_DAC0_SW4
#define coarseDAC_viDAC8__TR CYREG_DAC0_TR
#define coarseDAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define coarseDAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define coarseDAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define coarseDAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define coarseDAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define coarseDAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define coarseDAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define coarseDAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define coarseDAC_viDAC8__TST CYREG_DAC0_TST

/* errMonADC */
#define errMonADC_ADC_SAR__CLK CYREG_SAR0_CLK
#define errMonADC_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define errMonADC_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define errMonADC_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define errMonADC_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define errMonADC_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define errMonADC_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define errMonADC_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define errMonADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define errMonADC_ADC_SAR__PM_ACT_MSK 0x01u
#define errMonADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define errMonADC_ADC_SAR__PM_STBY_MSK 0x01u
#define errMonADC_ADC_SAR__SW0 CYREG_SAR0_SW0
#define errMonADC_ADC_SAR__SW2 CYREG_SAR0_SW2
#define errMonADC_ADC_SAR__SW3 CYREG_SAR0_SW3
#define errMonADC_ADC_SAR__SW4 CYREG_SAR0_SW4
#define errMonADC_ADC_SAR__SW6 CYREG_SAR0_SW6
#define errMonADC_ADC_SAR__TR0 CYREG_SAR0_TR0
#define errMonADC_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define errMonADC_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define errMonADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define errMonADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define errMonADC_IRQ__INTC_MASK 0x01u
#define errMonADC_IRQ__INTC_NUMBER 0u
#define errMonADC_IRQ__INTC_PRIOR_NUM 7u
#define errMonADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define errMonADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define errMonADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define errMonADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define errMonADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define errMonADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define errMonADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define errMonADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define errMonADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define errMonADC_theACLK__INDEX 0x00u
#define errMonADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define errMonADC_theACLK__PM_ACT_MSK 0x01u
#define errMonADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define errMonADC_theACLK__PM_STBY_MSK 0x01u

/* errMonPin */
#define errMonPin__0__INTTYPE CYREG_PICU0_INTTYPE3
#define errMonPin__0__MASK 0x08u
#define errMonPin__0__PC CYREG_PRT0_PC3
#define errMonPin__0__PORT 0u
#define errMonPin__0__SHIFT 3u
#define errMonPin__AG CYREG_PRT0_AG
#define errMonPin__AMUX CYREG_PRT0_AMUX
#define errMonPin__BIE CYREG_PRT0_BIE
#define errMonPin__BIT_MASK CYREG_PRT0_BIT_MASK
#define errMonPin__BYP CYREG_PRT0_BYP
#define errMonPin__CTL CYREG_PRT0_CTL
#define errMonPin__DM0 CYREG_PRT0_DM0
#define errMonPin__DM1 CYREG_PRT0_DM1
#define errMonPin__DM2 CYREG_PRT0_DM2
#define errMonPin__DR CYREG_PRT0_DR
#define errMonPin__INP_DIS CYREG_PRT0_INP_DIS
#define errMonPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define errMonPin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define errMonPin__LCD_EN CYREG_PRT0_LCD_EN
#define errMonPin__MASK 0x08u
#define errMonPin__PORT 0u
#define errMonPin__PRT CYREG_PRT0_PRT
#define errMonPin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define errMonPin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define errMonPin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define errMonPin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define errMonPin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define errMonPin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define errMonPin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define errMonPin__PS CYREG_PRT0_PS
#define errMonPin__SHIFT 3u
#define errMonPin__SLW CYREG_PRT0_SLW

/* setting8V */
#define setting8V__0__INTTYPE CYREG_PICU0_INTTYPE4
#define setting8V__0__MASK 0x10u
#define setting8V__0__PC CYREG_PRT0_PC4
#define setting8V__0__PORT 0u
#define setting8V__0__SHIFT 4u
#define setting8V__AG CYREG_PRT0_AG
#define setting8V__AMUX CYREG_PRT0_AMUX
#define setting8V__BIE CYREG_PRT0_BIE
#define setting8V__BIT_MASK CYREG_PRT0_BIT_MASK
#define setting8V__BYP CYREG_PRT0_BYP
#define setting8V__CTL CYREG_PRT0_CTL
#define setting8V__DM0 CYREG_PRT0_DM0
#define setting8V__DM1 CYREG_PRT0_DM1
#define setting8V__DM2 CYREG_PRT0_DM2
#define setting8V__DR CYREG_PRT0_DR
#define setting8V__INP_DIS CYREG_PRT0_INP_DIS
#define setting8V__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define setting8V__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define setting8V__LCD_EN CYREG_PRT0_LCD_EN
#define setting8V__MASK 0x10u
#define setting8V__PORT 0u
#define setting8V__PRT CYREG_PRT0_PRT
#define setting8V__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define setting8V__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define setting8V__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define setting8V__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define setting8V__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define setting8V__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define setting8V__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define setting8V__PS CYREG_PRT0_PS
#define setting8V__SHIFT 4u
#define setting8V__SLW CYREG_PRT0_SLW

/* fineDACOut */
#define fineDACOut__0__INTTYPE CYREG_PICU3_INTTYPE1
#define fineDACOut__0__MASK 0x02u
#define fineDACOut__0__PC CYREG_PRT3_PC1
#define fineDACOut__0__PORT 3u
#define fineDACOut__0__SHIFT 1u
#define fineDACOut__AG CYREG_PRT3_AG
#define fineDACOut__AMUX CYREG_PRT3_AMUX
#define fineDACOut__BIE CYREG_PRT3_BIE
#define fineDACOut__BIT_MASK CYREG_PRT3_BIT_MASK
#define fineDACOut__BYP CYREG_PRT3_BYP
#define fineDACOut__CTL CYREG_PRT3_CTL
#define fineDACOut__DM0 CYREG_PRT3_DM0
#define fineDACOut__DM1 CYREG_PRT3_DM1
#define fineDACOut__DM2 CYREG_PRT3_DM2
#define fineDACOut__DR CYREG_PRT3_DR
#define fineDACOut__INP_DIS CYREG_PRT3_INP_DIS
#define fineDACOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define fineDACOut__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define fineDACOut__LCD_EN CYREG_PRT3_LCD_EN
#define fineDACOut__MASK 0x02u
#define fineDACOut__PORT 3u
#define fineDACOut__PRT CYREG_PRT3_PRT
#define fineDACOut__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define fineDACOut__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define fineDACOut__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define fineDACOut__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define fineDACOut__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define fineDACOut__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define fineDACOut__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define fineDACOut__PS CYREG_PRT3_PS
#define fineDACOut__SHIFT 1u
#define fineDACOut__SLW CYREG_PRT3_SLW

/* greenLight */
#define greenLight__0__INTTYPE CYREG_PICU5_INTTYPE7
#define greenLight__0__MASK 0x80u
#define greenLight__0__PC CYREG_PRT5_PC7
#define greenLight__0__PORT 5u
#define greenLight__0__SHIFT 7u
#define greenLight__AG CYREG_PRT5_AG
#define greenLight__AMUX CYREG_PRT5_AMUX
#define greenLight__BIE CYREG_PRT5_BIE
#define greenLight__BIT_MASK CYREG_PRT5_BIT_MASK
#define greenLight__BYP CYREG_PRT5_BYP
#define greenLight__CTL CYREG_PRT5_CTL
#define greenLight__DM0 CYREG_PRT5_DM0
#define greenLight__DM1 CYREG_PRT5_DM1
#define greenLight__DM2 CYREG_PRT5_DM2
#define greenLight__DR CYREG_PRT5_DR
#define greenLight__INP_DIS CYREG_PRT5_INP_DIS
#define greenLight__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define greenLight__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define greenLight__LCD_EN CYREG_PRT5_LCD_EN
#define greenLight__MASK 0x80u
#define greenLight__PORT 5u
#define greenLight__PRT CYREG_PRT5_PRT
#define greenLight__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define greenLight__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define greenLight__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define greenLight__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define greenLight__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define greenLight__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define greenLight__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define greenLight__PS CYREG_PRT5_PS
#define greenLight__SHIFT 7u
#define greenLight__SLW CYREG_PRT5_SLW

/* setting22V */
#define setting22V__0__INTTYPE CYREG_PICU0_INTTYPE2
#define setting22V__0__MASK 0x04u
#define setting22V__0__PC CYREG_PRT0_PC2
#define setting22V__0__PORT 0u
#define setting22V__0__SHIFT 2u
#define setting22V__AG CYREG_PRT0_AG
#define setting22V__AMUX CYREG_PRT0_AMUX
#define setting22V__BIE CYREG_PRT0_BIE
#define setting22V__BIT_MASK CYREG_PRT0_BIT_MASK
#define setting22V__BYP CYREG_PRT0_BYP
#define setting22V__CTL CYREG_PRT0_CTL
#define setting22V__DM0 CYREG_PRT0_DM0
#define setting22V__DM1 CYREG_PRT0_DM1
#define setting22V__DM2 CYREG_PRT0_DM2
#define setting22V__DR CYREG_PRT0_DR
#define setting22V__INP_DIS CYREG_PRT0_INP_DIS
#define setting22V__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define setting22V__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define setting22V__LCD_EN CYREG_PRT0_LCD_EN
#define setting22V__MASK 0x04u
#define setting22V__PORT 0u
#define setting22V__PRT CYREG_PRT0_PRT
#define setting22V__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define setting22V__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define setting22V__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define setting22V__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define setting22V__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define setting22V__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define setting22V__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define setting22V__PS CYREG_PRT0_PS
#define setting22V__SHIFT 2u
#define setting22V__SLW CYREG_PRT0_SLW

/* setting28V */
#define setting28V__0__INTTYPE CYREG_PICU0_INTTYPE0
#define setting28V__0__MASK 0x01u
#define setting28V__0__PC CYREG_PRT0_PC0
#define setting28V__0__PORT 0u
#define setting28V__0__SHIFT 0u
#define setting28V__AG CYREG_PRT0_AG
#define setting28V__AMUX CYREG_PRT0_AMUX
#define setting28V__BIE CYREG_PRT0_BIE
#define setting28V__BIT_MASK CYREG_PRT0_BIT_MASK
#define setting28V__BYP CYREG_PRT0_BYP
#define setting28V__CTL CYREG_PRT0_CTL
#define setting28V__DM0 CYREG_PRT0_DM0
#define setting28V__DM1 CYREG_PRT0_DM1
#define setting28V__DM2 CYREG_PRT0_DM2
#define setting28V__DR CYREG_PRT0_DR
#define setting28V__INP_DIS CYREG_PRT0_INP_DIS
#define setting28V__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define setting28V__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define setting28V__LCD_EN CYREG_PRT0_LCD_EN
#define setting28V__MASK 0x01u
#define setting28V__PORT 0u
#define setting28V__PRT CYREG_PRT0_PRT
#define setting28V__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define setting28V__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define setting28V__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define setting28V__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define setting28V__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define setting28V__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define setting28V__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define setting28V__PS CYREG_PRT0_PS
#define setting28V__SHIFT 0u
#define setting28V__SLW CYREG_PRT0_SLW

/* orangeLight */
#define orangeLight__0__INTTYPE CYREG_PICU5_INTTYPE3
#define orangeLight__0__MASK 0x08u
#define orangeLight__0__PC CYREG_PRT5_PC3
#define orangeLight__0__PORT 5u
#define orangeLight__0__SHIFT 3u
#define orangeLight__AG CYREG_PRT5_AG
#define orangeLight__AMUX CYREG_PRT5_AMUX
#define orangeLight__BIE CYREG_PRT5_BIE
#define orangeLight__BIT_MASK CYREG_PRT5_BIT_MASK
#define orangeLight__BYP CYREG_PRT5_BYP
#define orangeLight__CTL CYREG_PRT5_CTL
#define orangeLight__DM0 CYREG_PRT5_DM0
#define orangeLight__DM1 CYREG_PRT5_DM1
#define orangeLight__DM2 CYREG_PRT5_DM2
#define orangeLight__DR CYREG_PRT5_DR
#define orangeLight__INP_DIS CYREG_PRT5_INP_DIS
#define orangeLight__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define orangeLight__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define orangeLight__LCD_EN CYREG_PRT5_LCD_EN
#define orangeLight__MASK 0x08u
#define orangeLight__PORT 5u
#define orangeLight__PRT CYREG_PRT5_PRT
#define orangeLight__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define orangeLight__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define orangeLight__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define orangeLight__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define orangeLight__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define orangeLight__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define orangeLight__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define orangeLight__PS CYREG_PRT5_PS
#define orangeLight__SHIFT 3u
#define orangeLight__SLW CYREG_PRT5_SLW

/* tempTrigger */
#define tempTrigger__0__INTTYPE CYREG_PICU5_INTTYPE0
#define tempTrigger__0__MASK 0x01u
#define tempTrigger__0__PC CYREG_PRT5_PC0
#define tempTrigger__0__PORT 5u
#define tempTrigger__0__SHIFT 0u
#define tempTrigger__AG CYREG_PRT5_AG
#define tempTrigger__AMUX CYREG_PRT5_AMUX
#define tempTrigger__BIE CYREG_PRT5_BIE
#define tempTrigger__BIT_MASK CYREG_PRT5_BIT_MASK
#define tempTrigger__BYP CYREG_PRT5_BYP
#define tempTrigger__CTL CYREG_PRT5_CTL
#define tempTrigger__DM0 CYREG_PRT5_DM0
#define tempTrigger__DM1 CYREG_PRT5_DM1
#define tempTrigger__DM2 CYREG_PRT5_DM2
#define tempTrigger__DR CYREG_PRT5_DR
#define tempTrigger__INP_DIS CYREG_PRT5_INP_DIS
#define tempTrigger__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define tempTrigger__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define tempTrigger__LCD_EN CYREG_PRT5_LCD_EN
#define tempTrigger__MASK 0x01u
#define tempTrigger__PORT 5u
#define tempTrigger__PRT CYREG_PRT5_PRT
#define tempTrigger__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define tempTrigger__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define tempTrigger__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define tempTrigger__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define tempTrigger__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define tempTrigger__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define tempTrigger__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define tempTrigger__PS CYREG_PRT5_PS
#define tempTrigger__SHIFT 0u
#define tempTrigger__SLW CYREG_PRT5_SLW

/* yellowLight */
#define yellowLight__0__INTTYPE CYREG_PICU5_INTTYPE5
#define yellowLight__0__MASK 0x20u
#define yellowLight__0__PC CYREG_PRT5_PC5
#define yellowLight__0__PORT 5u
#define yellowLight__0__SHIFT 5u
#define yellowLight__AG CYREG_PRT5_AG
#define yellowLight__AMUX CYREG_PRT5_AMUX
#define yellowLight__BIE CYREG_PRT5_BIE
#define yellowLight__BIT_MASK CYREG_PRT5_BIT_MASK
#define yellowLight__BYP CYREG_PRT5_BYP
#define yellowLight__CTL CYREG_PRT5_CTL
#define yellowLight__DM0 CYREG_PRT5_DM0
#define yellowLight__DM1 CYREG_PRT5_DM1
#define yellowLight__DM2 CYREG_PRT5_DM2
#define yellowLight__DR CYREG_PRT5_DR
#define yellowLight__INP_DIS CYREG_PRT5_INP_DIS
#define yellowLight__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define yellowLight__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define yellowLight__LCD_EN CYREG_PRT5_LCD_EN
#define yellowLight__MASK 0x20u
#define yellowLight__PORT 5u
#define yellowLight__PRT CYREG_PRT5_PRT
#define yellowLight__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define yellowLight__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define yellowLight__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define yellowLight__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define yellowLight__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define yellowLight__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define yellowLight__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define yellowLight__PS CYREG_PRT5_PS
#define yellowLight__SHIFT 5u
#define yellowLight__SLW CYREG_PRT5_SLW

/* SW_Tx_UART_1 */
#define SW_Tx_UART_1_tx__0__INTTYPE CYREG_PICU2_INTTYPE1
#define SW_Tx_UART_1_tx__0__MASK 0x02u
#define SW_Tx_UART_1_tx__0__PC CYREG_PRT2_PC1
#define SW_Tx_UART_1_tx__0__PORT 2u
#define SW_Tx_UART_1_tx__0__SHIFT 1u
#define SW_Tx_UART_1_tx__AG CYREG_PRT2_AG
#define SW_Tx_UART_1_tx__AMUX CYREG_PRT2_AMUX
#define SW_Tx_UART_1_tx__BIE CYREG_PRT2_BIE
#define SW_Tx_UART_1_tx__BIT_MASK CYREG_PRT2_BIT_MASK
#define SW_Tx_UART_1_tx__BYP CYREG_PRT2_BYP
#define SW_Tx_UART_1_tx__CTL CYREG_PRT2_CTL
#define SW_Tx_UART_1_tx__DM0 CYREG_PRT2_DM0
#define SW_Tx_UART_1_tx__DM1 CYREG_PRT2_DM1
#define SW_Tx_UART_1_tx__DM2 CYREG_PRT2_DM2
#define SW_Tx_UART_1_tx__DR CYREG_PRT2_DR
#define SW_Tx_UART_1_tx__INP_DIS CYREG_PRT2_INP_DIS
#define SW_Tx_UART_1_tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SW_Tx_UART_1_tx__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SW_Tx_UART_1_tx__LCD_EN CYREG_PRT2_LCD_EN
#define SW_Tx_UART_1_tx__MASK 0x02u
#define SW_Tx_UART_1_tx__PORT 2u
#define SW_Tx_UART_1_tx__PRT CYREG_PRT2_PRT
#define SW_Tx_UART_1_tx__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SW_Tx_UART_1_tx__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SW_Tx_UART_1_tx__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SW_Tx_UART_1_tx__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SW_Tx_UART_1_tx__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SW_Tx_UART_1_tx__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SW_Tx_UART_1_tx__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SW_Tx_UART_1_tx__PS CYREG_PRT2_PS
#define SW_Tx_UART_1_tx__SHIFT 1u
#define SW_Tx_UART_1_tx__SLW CYREG_PRT2_SLW

/* blockLockPin */
#define blockLockPin__0__INTTYPE CYREG_PICU3_INTTYPE0
#define blockLockPin__0__MASK 0x01u
#define blockLockPin__0__PC CYREG_PRT3_PC0
#define blockLockPin__0__PORT 3u
#define blockLockPin__0__SHIFT 0u
#define blockLockPin__AG CYREG_PRT3_AG
#define blockLockPin__AMUX CYREG_PRT3_AMUX
#define blockLockPin__BIE CYREG_PRT3_BIE
#define blockLockPin__BIT_MASK CYREG_PRT3_BIT_MASK
#define blockLockPin__BYP CYREG_PRT3_BYP
#define blockLockPin__CTL CYREG_PRT3_CTL
#define blockLockPin__DM0 CYREG_PRT3_DM0
#define blockLockPin__DM1 CYREG_PRT3_DM1
#define blockLockPin__DM2 CYREG_PRT3_DM2
#define blockLockPin__DR CYREG_PRT3_DR
#define blockLockPin__INP_DIS CYREG_PRT3_INP_DIS
#define blockLockPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define blockLockPin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define blockLockPin__LCD_EN CYREG_PRT3_LCD_EN
#define blockLockPin__MASK 0x01u
#define blockLockPin__PORT 3u
#define blockLockPin__PRT CYREG_PRT3_PRT
#define blockLockPin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define blockLockPin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define blockLockPin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define blockLockPin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define blockLockPin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define blockLockPin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define blockLockPin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define blockLockPin__PS CYREG_PRT3_PS
#define blockLockPin__SHIFT 0u
#define blockLockPin__SLW CYREG_PRT3_SLW

/* calibratePin */
#define calibratePin__0__INTTYPE CYREG_PICU5_INTTYPE2
#define calibratePin__0__MASK 0x04u
#define calibratePin__0__PC CYREG_PRT5_PC2
#define calibratePin__0__PORT 5u
#define calibratePin__0__SHIFT 2u
#define calibratePin__AG CYREG_PRT5_AG
#define calibratePin__AMUX CYREG_PRT5_AMUX
#define calibratePin__BIE CYREG_PRT5_BIE
#define calibratePin__BIT_MASK CYREG_PRT5_BIT_MASK
#define calibratePin__BYP CYREG_PRT5_BYP
#define calibratePin__CTL CYREG_PRT5_CTL
#define calibratePin__DM0 CYREG_PRT5_DM0
#define calibratePin__DM1 CYREG_PRT5_DM1
#define calibratePin__DM2 CYREG_PRT5_DM2
#define calibratePin__DR CYREG_PRT5_DR
#define calibratePin__INP_DIS CYREG_PRT5_INP_DIS
#define calibratePin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define calibratePin__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define calibratePin__LCD_EN CYREG_PRT5_LCD_EN
#define calibratePin__MASK 0x04u
#define calibratePin__PORT 5u
#define calibratePin__PRT CYREG_PRT5_PRT
#define calibratePin__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define calibratePin__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define calibratePin__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define calibratePin__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define calibratePin__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define calibratePin__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define calibratePin__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define calibratePin__PS CYREG_PRT5_PS
#define calibratePin__SHIFT 2u
#define calibratePin__SLW CYREG_PRT5_SLW

/* coarseDACOut */
#define coarseDACOut__0__INTTYPE CYREG_PICU0_INTTYPE6
#define coarseDACOut__0__MASK 0x40u
#define coarseDACOut__0__PC CYREG_PRT0_PC6
#define coarseDACOut__0__PORT 0u
#define coarseDACOut__0__SHIFT 6u
#define coarseDACOut__AG CYREG_PRT0_AG
#define coarseDACOut__AMUX CYREG_PRT0_AMUX
#define coarseDACOut__BIE CYREG_PRT0_BIE
#define coarseDACOut__BIT_MASK CYREG_PRT0_BIT_MASK
#define coarseDACOut__BYP CYREG_PRT0_BYP
#define coarseDACOut__CTL CYREG_PRT0_CTL
#define coarseDACOut__DM0 CYREG_PRT0_DM0
#define coarseDACOut__DM1 CYREG_PRT0_DM1
#define coarseDACOut__DM2 CYREG_PRT0_DM2
#define coarseDACOut__DR CYREG_PRT0_DR
#define coarseDACOut__INP_DIS CYREG_PRT0_INP_DIS
#define coarseDACOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define coarseDACOut__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define coarseDACOut__LCD_EN CYREG_PRT0_LCD_EN
#define coarseDACOut__MASK 0x40u
#define coarseDACOut__PORT 0u
#define coarseDACOut__PRT CYREG_PRT0_PRT
#define coarseDACOut__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define coarseDACOut__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define coarseDACOut__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define coarseDACOut__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define coarseDACOut__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define coarseDACOut__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define coarseDACOut__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define coarseDACOut__PS CYREG_PRT0_PS
#define coarseDACOut__SHIFT 6u
#define coarseDACOut__SLW CYREG_PRT0_SLW

/* sampleErrorMonitor */
#define sampleErrorMonitor__0__INTTYPE CYREG_PICU5_INTTYPE4
#define sampleErrorMonitor__0__MASK 0x10u
#define sampleErrorMonitor__0__PC CYREG_PRT5_PC4
#define sampleErrorMonitor__0__PORT 5u
#define sampleErrorMonitor__0__SHIFT 4u
#define sampleErrorMonitor__AG CYREG_PRT5_AG
#define sampleErrorMonitor__AMUX CYREG_PRT5_AMUX
#define sampleErrorMonitor__BIE CYREG_PRT5_BIE
#define sampleErrorMonitor__BIT_MASK CYREG_PRT5_BIT_MASK
#define sampleErrorMonitor__BYP CYREG_PRT5_BYP
#define sampleErrorMonitor__CTL CYREG_PRT5_CTL
#define sampleErrorMonitor__DM0 CYREG_PRT5_DM0
#define sampleErrorMonitor__DM1 CYREG_PRT5_DM1
#define sampleErrorMonitor__DM2 CYREG_PRT5_DM2
#define sampleErrorMonitor__DR CYREG_PRT5_DR
#define sampleErrorMonitor__INP_DIS CYREG_PRT5_INP_DIS
#define sampleErrorMonitor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define sampleErrorMonitor__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define sampleErrorMonitor__LCD_EN CYREG_PRT5_LCD_EN
#define sampleErrorMonitor__MASK 0x10u
#define sampleErrorMonitor__PORT 5u
#define sampleErrorMonitor__PRT CYREG_PRT5_PRT
#define sampleErrorMonitor__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define sampleErrorMonitor__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define sampleErrorMonitor__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define sampleErrorMonitor__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define sampleErrorMonitor__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define sampleErrorMonitor__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define sampleErrorMonitor__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define sampleErrorMonitor__PS CYREG_PRT5_PS
#define sampleErrorMonitor__SHIFT 4u
#define sampleErrorMonitor__SLW CYREG_PRT5_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Adjustable Automated Relocker Code"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x0200
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
