Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Oct 24 14:39:46 2025
| Host         : eecs-digital-14 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (71)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.527        0.000                      0                12407       -0.172       -7.564                     44                12310        0.264        0.000                       0                  4599  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
gclk                         {0.000 4.000}        10.000          100.000         
  clk_controller_clk_wiz_0   {0.000 6.000}        12.000          83.333          
  clk_ddr3_90_clk_wiz_0      {0.750 2.250}        3.000           333.333         
  clk_ddr3_clk_wiz_0         {0.000 1.500}        3.000           333.333         
  clk_ddr3_ref_clk_wiz_0     {0.000 2.500}        5.000           200.000         
  clk_passthrough_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                           2.000        0.000                       0                     1  
  clk_controller_clk_wiz_0         1.827        0.000                      0                 7940       -0.172       -7.564                     44                 7940        4.750        0.000                       0                  2807  
  clk_ddr3_90_clk_wiz_0                                                                                                                                                        0.845        0.000                       0                    20  
  clk_ddr3_clk_wiz_0                                                                                                                                                           0.845        0.000                       0                    64  
  clk_ddr3_ref_clk_wiz_0                                                                                                                                                       0.264        0.000                       0                     3  
  clk_passthrough_clk_wiz_0        1.527        0.000                      0                 4370        0.045        0.000                      0                 4370        3.750        0.000                       0                  1701  
  clkfbout_clk_wiz_0                                                                                                                                                           7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_passthrough_clk_wiz_0  clk_controller_clk_wiz_0         4.913        0.000                      0                   48                                                                        
clk_controller_clk_wiz_0   clk_passthrough_clk_wiz_0        4.913        0.000                      0                   49                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_wiz_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_wiz_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000                clk_wiz_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000                clk_wiz_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_controller_clk_wiz_0
  To Clock:  clk_controller_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.827ns,  Total Violation        0.000ns
Hold  :           44  Failing Endpoints,  Worst Slack       -0.172ns,  Total Violation       -7.564ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 ddr3_top/ddr3_controller_inst/bank_status_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ddr3_top/ddr3_controller_inst/o_wb_stall_calib_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_controller_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_controller_clk_wiz_0 rise@12.000ns - clk_controller_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.981ns  (logic 3.862ns (38.694%)  route 6.119ns (61.306%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 9.937 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_controller_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_i/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    clk_wiz_i/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  clk_wiz_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    clk_wiz_i/clk_controller_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  clk_wiz_i/clkout1_buf/O
                         net (fo=2805, unplaced)      0.800    -1.388    ddr3_top/ddr3_controller_inst/i_controller_clk
                         FDRE                                         r  ddr3_top/ddr3_controller_inst/bank_status_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  ddr3_top/ddr3_controller_inst/bank_status_q_reg[7]/Q
                         net (fo=3, unplaced)         0.983     0.051    ddr3_top/ddr3_controller_inst/bank_status_q_reg_n_0_[7]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.346 r  ddr3_top/ddr3_controller_inst/o_phy_cmd[64]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     0.346    ddr3_top/ddr3_controller_inst/o_phy_cmd[64]_INST_0_i_3_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     0.593 r  ddr3_top/ddr3_controller_inst/o_phy_cmd[64]_INST_0_i_1/O
                         net (fo=48, unplaced)        0.533     1.126    ddr3_top/ddr3_controller_inst/o_phy_cmd[64]_INST_0_i_1_n_0
                         LUT2 (Prop_lut2_I0_O)        0.290     1.416 r  ddr3_top/ddr3_controller_inst/o_phy_cmd[70]_INST_0_i_1/O
                         net (fo=21, unplaced)        0.510     1.926    ddr3_top/ddr3_controller_inst/o_phy_cmd[70]_INST_0_i_1_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.050 f  ddr3_top/ddr3_controller_inst/o_phy_cmd[70]_INST_0_i_2/O
                         net (fo=32, unplaced)        0.520     2.570    ddr3_top/ddr3_controller_inst/o_phy_cmd[70]_INST_0_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     2.694 r  ddr3_top/ddr3_controller_inst/delay_before_precharge_counter_q[6][2]_i_3/O
                         net (fo=18, unplaced)        0.506     3.200    ddr3_top/ddr3_controller_inst/delay_before_precharge_counter_q[6][2]_i_3_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     3.324 r  ddr3_top/ddr3_controller_inst/bank_active_row_q[6][2]_i_1/O
                         net (fo=3, unplaced)         0.920     4.244    ddr3_top/ddr3_controller_inst/bank_active_row_q[6][2]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.368 r  ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_194/O
                         net (fo=1, unplaced)         0.000     4.368    ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_194_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.615 r  ddr3_top/ddr3_controller_inst/o_wb_stall_q_reg_i_133/O
                         net (fo=1, unplaced)         0.452     5.067    ddr3_top/ddr3_controller_inst/o_wb_stall_q_reg_i_133_n_0
                         LUT6 (Prop_lut6_I4_O)        0.298     5.365 f  ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_83/O
                         net (fo=1, unplaced)         0.449     5.814    ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_83_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.938 r  ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_35/O
                         net (fo=1, unplaced)         0.000     5.938    ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_35_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.451 r  ddr3_top/ddr3_controller_inst/o_wb_stall_q_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.009     6.460    ddr3_top/ddr3_controller_inst/o_wb_stall_q_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.741 f  ddr3_top/ddr3_controller_inst/o_wb_stall_q_reg_i_6/CO[0]
                         net (fo=1, unplaced)         0.311     7.052    ddr3_top/ddr3_controller_inst/stage2_stall2
                         LUT6 (Prop_lut6_I0_O)        0.367     7.419 r  ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_2/O
                         net (fo=1, unplaced)         0.449     7.868    ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.992 r  ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_1/O
                         net (fo=5, unplaced)         0.477     8.469    ddr3_top/ddr3_controller_inst/o_wb_stall_d22_out
                         LUT5 (Prop_lut5_I1_O)        0.124     8.593 r  ddr3_top/ddr3_controller_inst/o_wb_stall_calib_i_1/O
                         net (fo=1, unplaced)         0.000     8.593    ddr3_top/ddr3_controller_inst/o_wb_stall_calib_i_1_n_0
                         FDRE                                         r  ddr3_top/ddr3_controller_inst/o_wb_stall_calib_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_controller_clk_wiz_0 rise edge)
                                                     12.000    12.000 r  
    N15                                               0.000    12.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.000    clk_wiz_i/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    13.370 r  clk_wiz_i/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    13.809    clk_wiz_i/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.431 r  clk_wiz_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.191    clk_wiz_i/clk_controller_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     9.282 r  clk_wiz_i/clkout1_buf/O
                         net (fo=2805, unplaced)      0.655     9.937    ddr3_top/ddr3_controller_inst/i_controller_clk
                         FDRE                                         r  ddr3_top/ddr3_controller_inst/o_wb_stall_calib_reg/C
                         clock pessimism              0.530    10.467    
                         clock uncertainty           -0.076    10.391    
                         FDRE (Setup_fdre_C_D)        0.029    10.420    ddr3_top/ddr3_controller_inst/o_wb_stall_calib_reg
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  1.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.172ns  (arrival time - required time)
  Source:                 ddr3_top/ddr3_phy_inst/sync_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ddr3_top/ddr3_phy_inst/genblk1[0].OSERDESE2_cmd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_controller_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_controller_clk_wiz_0 rise@0.000ns - clk_controller_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.492%)  route 0.337ns (70.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_controller_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_i/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    clk_wiz_i/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.454 r  clk_wiz_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.116    clk_wiz_i/clk_controller_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  clk_wiz_i/clkout1_buf/O
                         net (fo=2805, unplaced)      0.210    -0.881    ddr3_top/ddr3_phy_inst/clk_dram_ctrl
                         FDSE                                         r  ddr3_top/ddr3_phy_inst/sync_rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141    -0.740 r  ddr3_top/ddr3_phy_inst/sync_rst_reg/Q
                         net (fo=63, unplaced)        0.337    -0.402    ddr3_top/ddr3_phy_inst/sync_rst
    OLOGIC_X1Y18         OSERDESE2                                    r  ddr3_top/ddr3_phy_inst/genblk1[0].OSERDESE2_cmd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_controller_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_i/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    clk_wiz_i/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.755 r  clk_wiz_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.400    clk_wiz_i/clk_controller_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  clk_wiz_i/clkout1_buf/O
                         net (fo=2805, unplaced)      0.355    -1.016    ddr3_top/ddr3_phy_inst/clk_dram_ctrl
    OLOGIC_X1Y18         OSERDESE2                                    r  ddr3_top/ddr3_phy_inst/genblk1[0].OSERDESE2_cmd/CLKDIV
                         clock pessimism              0.281    -0.736    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505    -0.231    ddr3_top/ddr3_phy_inst/genblk1[0].OSERDESE2_cmd
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                 -0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_controller_clk_wiz_0
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { clk_wiz_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.000      9.424                drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.000      201.360              clk_wiz_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.000       4.750                tg/mcf/fifo_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.000       4.750                tg/mcf/fifo_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_ddr3_90_clk_wiz_0
  To Clock:  clk_ddr3_90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ddr3_90_clk_wiz_0
Waveform(ns):       { 0.750 2.250 }
Period(ns):         3.000
Sources:            { clk_wiz_i/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.000       0.845                clk_wiz_i/clkout3_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.000       210.360              clk_wiz_i/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_ddr3_clk_wiz_0
  To Clock:  clk_ddr3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ddr3_clk_wiz_0
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk_wiz_i/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.000       0.845                clk_wiz_i/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.000       210.360              clk_wiz_i/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ddr3_ref_clk_wiz_0
  To Clock:  clk_ddr3_ref_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ddr3_ref_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_i/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775                ddr3_top/ddr3_phy_inst/IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                ddr3_top/ddr3_phy_inst/IDELAYCTRL_inst/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_passthrough_clk_wiz_0
  To Clock:  clk_passthrough_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 upsampler_i/sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_passthrough_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upsampler_i/accum_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_passthrough_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_passthrough_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_passthrough_clk_wiz_0 rise@10.000ns - clk_passthrough_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 1.977ns (41.897%)  route 2.742ns (58.103%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=1 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 7.721 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_passthrough_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_i/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    clk_wiz_i/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -5.108    -3.083 r  clk_wiz_i/mmcm_adv_inst/CLKOUT5
                         net (fo=1, unplaced)         0.800    -2.284    clk_wiz_i/clk_passthrough_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  clk_wiz_i/clkout6_buf/O
                         net (fo=1699, unplaced)      0.584    -1.604    upsampler_i/clk
                         FDRE                                         r  upsampler_i/sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.148 r  upsampler_i/sample_timer_reg[1]/Q
                         net (fo=13, unplaced)        0.520    -0.628    upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0_i_8_0[1]
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.333 r  upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0_i_14/O
                         net (fo=1, unplaced)         0.000    -0.333    upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0_i_14_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     0.310 r  upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0_i_7/O[3]
                         net (fo=1, unplaced)         0.618     0.928    upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0_i_7_n_4
                         LUT6 (Prop_lut6_I0_O)        0.307     1.235 r  upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0_i_4/O
                         net (fo=16, unplaced)        0.804     2.039    upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0/A3
                         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.276     2.315 r  upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0/SP/O
                         net (fo=1, unplaced)         0.800     3.115    upsampler_i/dout[0]
                         DSP48E1                                      r  upsampler_i/accum_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_passthrough_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_i/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_wiz_i/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.809    clk_wiz_i/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -5.378     6.431 r  clk_wiz_i/mmcm_adv_inst/CLKOUT5
                         net (fo=1, unplaced)         0.760     7.191    clk_wiz_i/clk_passthrough_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.282 r  clk_wiz_i/clkout6_buf/O
                         net (fo=1699, unplaced)      0.439     7.721    upsampler_i/clk
                         DSP48E1                                      r  upsampler_i/accum_reg/CLK
                         clock pessimism              0.530     8.251    
                         clock uncertainty           -0.074     8.178    
                         DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.536     4.642    upsampler_i/accum_reg
  -------------------------------------------------------------------
                         required time                          4.642    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  1.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_passthrough_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_passthrough_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_passthrough_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_passthrough_clk_wiz_0 rise@0.000ns - clk_passthrough_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.112ns
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_passthrough_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_i/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    clk_wiz_i/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.776    -1.454 r  clk_wiz_i/mmcm_adv_inst/CLKOUT5
                         net (fo=1, unplaced)         0.337    -1.116    clk_wiz_i/clk_passthrough_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  clk_wiz_i/clkout6_buf/O
                         net (fo=1699, unplaced)      0.114    -0.976    drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
                         FDRE                                         r  drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.829 r  drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, unplaced)         0.081    -0.748    drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
                         FDRE                                         r  drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_passthrough_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_i/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    clk_wiz_i/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.410    -1.755 r  clk_wiz_i/mmcm_adv_inst/CLKOUT5
                         net (fo=1, unplaced)         0.355    -1.400    clk_wiz_i/clk_passthrough_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  clk_wiz_i/clkout6_buf/O
                         net (fo=1699, unplaced)      0.259    -1.112    drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
                         FDRE                                         r  drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.281    -0.831    
                         FDRE (Hold_fdre_C_D)         0.038    -0.793    drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_passthrough_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_i/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116                upsampler_i/accum_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       10.000      203.360              clk_wiz_i/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                clk_wiz_i/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               clk_wiz_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_passthrough_clk_wiz_0
  To Clock:  clk_controller_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.913ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_passthrough_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_controller_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.867ns  (logic 0.456ns (52.595%)  route 0.411ns (47.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=41, unplaced)        0.411     0.867    drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
                         FDRE                                         r  drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_fdre_C_D)       -0.220     5.780    drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  4.913    





---------------------------------------------------------------------------------------------------
From Clock:  clk_controller_clk_wiz_0
  To Clock:  clk_passthrough_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.913ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 dwr/dram_write_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dwr/dram_write_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_passthrough_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_passthrough_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.867ns  (logic 0.456ns (52.595%)  route 0.411ns (47.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dwr/dram_write_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dwr/dram_write_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, unplaced)        0.411     0.867    dwr/dram_write_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
                         FDRE                                         r  dwr/dram_write_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_fdre_C_D)       -0.220     5.780    dwr/dram_write_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  4.913    





