// Seed: 4152379723
module module_0 (
    output supply1 id_0,
    output supply0 id_1
);
  wor id_4 = 1'd0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input wire id_2,
    output tri1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    input supply0 id_7,
    output wire id_8,
    output wor id_9
);
  id_11(
      .id_0(),
      .id_1(1'b0),
      .id_2(!id_0),
      .id_3((id_9)),
      .id_4(id_6),
      .id_5(id_8),
      .id_6(id_5),
      .id_7(id_9),
      .id_8(1'd0),
      .id_9(id_8),
      .id_10(1),
      .id_11(id_7 ^ 1 - id_3)
  );
  module_0 modCall_1 (
      id_0,
      id_3
  );
endmodule
