and r0, r1, r2, lsl #13 
mov r3, r0 
cmp r3, #5 
addcc r0, r3, r2 
add r2, r0, r3 
