// Seed: 1604259269
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wire id_3
);
  tri1 id_5;
  tri0 id_6 = 1;
  parameter id_7 = -1;
  assign id_5 = -1;
  logic [1 : 1] id_8;
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input uwire id_7,
    input supply0 id_8,
    input wire id_9,
    input wand id_10,
    output tri id_11
    , id_16,
    input wire id_12,
    input wor id_13,
    input tri1 id_14
);
  logic [~  1 : -1] id_17, id_18;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_2
  );
  wire [1 'd0 : (  -1 'b0 )] id_19;
endmodule
