<stg><name>mlp_l2</name>


<trans_list>

<trans id="1158" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
:0  %l2_out_buffer_0_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_0_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
:1  %l2_out_buffer_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_1_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
:2  %l2_out_buffer_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_2_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
:3  %l2_out_buffer_3_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_3_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
:4  %l2_out_buffer_4_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_4_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
:5  %l2_out_buffer_5_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_5_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
:6  %l2_out_buffer_6_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_6_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
:7  %l2_out_buffer_7_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_7_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
:8  %l2_out_buffer_8_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_8_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:9  %l2_out_buffer_9_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_9_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
:10  %l2_out_buffer_10_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_10_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
:11  %l2_out_buffer_11_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_11_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
:12  %l2_out_buffer_12_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_12_0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
:13  %l2_out_buffer_13_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_13_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
:14  %l2_out_buffer_14_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_14_0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
:15  %l2_out_buffer_15_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_15_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
:16  %l2_out_buffer_16_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_16_0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
:17  %l2_out_buffer_17_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_17_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
:18  %l2_out_buffer_18_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_18_0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
:19  %l2_out_buffer_19_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_19_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
:20  %l2_out_buffer_20_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_20_0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
:21  %l2_out_buffer_21_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_21_0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
:22  %l2_out_buffer_22_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_22_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
:23  %l2_out_buffer_23_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_23_0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
:24  %l2_out_buffer_24_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_24_0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
:25  %l2_out_buffer_25_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_25_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
:26  %l2_out_buffer_26_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_26_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
:27  %l2_out_buffer_27_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_27_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
:28  %l2_out_buffer_28_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_28_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
:29  %l2_out_buffer_29_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_29_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
:30  %l2_out_buffer_30_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_30_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
:31  %l2_out_buffer_31_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_31_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
:32  %l2_out_buffer_32_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_32_0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
:33  %l2_out_buffer_33_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_33_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
:34  %l2_out_buffer_34_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_34_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
:35  %l2_out_buffer_35_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_35_0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
:36  %l2_out_buffer_36_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_36_0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
:37  %l2_out_buffer_37_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_37_0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
:38  %l2_out_buffer_38_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_38_0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
:39  %l2_out_buffer_39_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_39_0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
:40  %l2_out_buffer_40_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_40_0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
:41  %l2_out_buffer_41_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_41_0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
:42  %l2_out_buffer_42_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_42_0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
:43  %l2_out_buffer_43_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_43_0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
:44  %l2_out_buffer_44_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_44_0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
:45  %l2_out_buffer_45_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_45_0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
:46  %l2_out_buffer_46_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_46_0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
:47  %l2_out_buffer_47_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_47_0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
:48  %l2_out_buffer_48_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_48_0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
:49  %l2_out_buffer_49_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_49_0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
:50  %l2_out_buffer_50_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_50_0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
:51  %l2_out_buffer_51_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_51_0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
:52  %l2_out_buffer_52_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_52_0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
:53  %l2_out_buffer_53_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_53_0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
:54  %l2_out_buffer_54_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_54_0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
:55  %l2_out_buffer_55_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_55_0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
:56  %l2_out_buffer_56_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_56_0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
:57  %l2_out_buffer_57_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_57_0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
:58  %l2_out_buffer_58_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_58_0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
:59  %l2_out_buffer_59_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_59_0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
:60  %l2_out_buffer_60_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_60_0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
:61  %l2_out_buffer_61_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_61_0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
:62  %l2_out_buffer_62_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_62_0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
:63  %l2_out_buffer_63_0 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecInterface(i16* %l2_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str61, i32 0, i32 0, [1 x i8]* @p_str62, [1 x i8]* @p_str63, [1 x i8]* @p_str64, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str65, [1 x i8]* @p_str66)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecInterface(i16* %l2_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str54, i32 0, i32 0, [1 x i8]* @p_str55, [1 x i8]* @p_str56, [1 x i8]* @p_str57, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str58, [1 x i8]* @p_str59)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:66  call void (...)* @_ssdm_op_SpecMemCore([64 x i8]* @l2_biases, [1 x i8]* @p_str1, [12 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecMemCore([128 x i8]* @l2_weights_0, [128 x i8]* @l2_weights_1, [128 x i8]* @l2_weights_2, [128 x i8]* @l2_weights_3, [128 x i8]* @l2_weights_4, [128 x i8]* @l2_weights_5, [128 x i8]* @l2_weights_6, [128 x i8]* @l2_weights_7, [128 x i8]* @l2_weights_8, [128 x i8]* @l2_weights_9, [128 x i8]* @l2_weights_10, [128 x i8]* @l2_weights_11, [128 x i8]* @l2_weights_12, [128 x i8]* @l2_weights_13, [128 x i8]* @l2_weights_14, [128 x i8]* @l2_weights_15, [128 x i8]* @l2_weights_16, [128 x i8]* @l2_weights_17, [128 x i8]* @l2_weights_18, [128 x i8]* @l2_weights_19, [128 x i8]* @l2_weights_20, [128 x i8]* @l2_weights_21, [128 x i8]* @l2_weights_22, [128 x i8]* @l2_weights_23, [128 x i8]* @l2_weights_24, [128 x i8]* @l2_weights_25, [128 x i8]* @l2_weights_26, [128 x i8]* @l2_weights_27, [128 x i8]* @l2_weights_28, [128 x i8]* @l2_weights_29, [128 x i8]* @l2_weights_30, [128 x i8]* @l2_weights_31, [128 x i8]* @l2_weights_32, [128 x i8]* @l2_weights_33, [128 x i8]* @l2_weights_34, [128 x i8]* @l2_weights_35, [128 x i8]* @l2_weights_36, [128 x i8]* @l2_weights_37, [128 x i8]* @l2_weights_38, [128 x i8]* @l2_weights_39, [128 x i8]* @l2_weights_40, [128 x i8]* @l2_weights_41, [128 x i8]* @l2_weights_42, [128 x i8]* @l2_weights_43, [128 x i8]* @l2_weights_44, [128 x i8]* @l2_weights_45, [128 x i8]* @l2_weights_46, [128 x i8]* @l2_weights_47, [128 x i8]* @l2_weights_48, [128 x i8]* @l2_weights_49, [128 x i8]* @l2_weights_50, [128 x i8]* @l2_weights_51, [128 x i8]* @l2_weights_52, [128 x i8]* @l2_weights_53, [128 x i8]* @l2_weights_54, [128 x i8]* @l2_weights_55, [128 x i8]* @l2_weights_56, [128 x i8]* @l2_weights_57, [128 x i8]* @l2_weights_58, [128 x i8]* @l2_weights_59, [128 x i8]* @l2_weights_60, [128 x i8]* @l2_weights_61, [128 x i8]* @l2_weights_62, [128 x i8]* @l2_weights_63, [1 x i8]* @p_str1, [12 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ 0, %0 ], [ %i_3, %l2_output_reset_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
:1  %l2_out_buffer_0_0_l = load i32* %l2_out_buffer_0_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_0_0_l"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
:2  %l2_out_buffer_1_0_l = load i32* %l2_out_buffer_1_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_1_0_l"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
:3  %l2_out_buffer_2_0_l = load i32* %l2_out_buffer_2_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_2_0_l"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
:4  %l2_out_buffer_3_0_l = load i32* %l2_out_buffer_3_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_3_0_l"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
:5  %l2_out_buffer_4_0_l = load i32* %l2_out_buffer_4_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_4_0_l"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
:6  %l2_out_buffer_5_0_l = load i32* %l2_out_buffer_5_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_5_0_l"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
:7  %l2_out_buffer_6_0_l = load i32* %l2_out_buffer_6_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_6_0_l"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
:8  %l2_out_buffer_7_0_l = load i32* %l2_out_buffer_7_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_7_0_l"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
:9  %l2_out_buffer_8_0_l = load i32* %l2_out_buffer_8_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_8_0_l"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
:10  %l2_out_buffer_9_0_l = load i32* %l2_out_buffer_9_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_9_0_l"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
:11  %l2_out_buffer_10_0_s = load i32* %l2_out_buffer_10_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_10_0_s"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
:12  %l2_out_buffer_11_0_s = load i32* %l2_out_buffer_11_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_11_0_s"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
:13  %l2_out_buffer_12_0_s = load i32* %l2_out_buffer_12_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_12_0_s"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
:14  %l2_out_buffer_13_0_s = load i32* %l2_out_buffer_13_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_13_0_s"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
:15  %l2_out_buffer_14_0_s = load i32* %l2_out_buffer_14_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_14_0_s"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
:16  %l2_out_buffer_15_0_s = load i32* %l2_out_buffer_15_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_15_0_s"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
:17  %l2_out_buffer_16_0_s = load i32* %l2_out_buffer_16_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_16_0_s"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
:18  %l2_out_buffer_17_0_s = load i32* %l2_out_buffer_17_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_17_0_s"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
:19  %l2_out_buffer_18_0_s = load i32* %l2_out_buffer_18_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_18_0_s"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
:20  %l2_out_buffer_19_0_s = load i32* %l2_out_buffer_19_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_19_0_s"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
:21  %l2_out_buffer_20_0_s = load i32* %l2_out_buffer_20_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_20_0_s"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
:22  %l2_out_buffer_21_0_s = load i32* %l2_out_buffer_21_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_21_0_s"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
:23  %l2_out_buffer_22_0_s = load i32* %l2_out_buffer_22_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_22_0_s"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
:24  %l2_out_buffer_23_0_s = load i32* %l2_out_buffer_23_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_23_0_s"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
:25  %l2_out_buffer_24_0_s = load i32* %l2_out_buffer_24_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_24_0_s"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
:26  %l2_out_buffer_25_0_s = load i32* %l2_out_buffer_25_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_25_0_s"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
:27  %l2_out_buffer_26_0_s = load i32* %l2_out_buffer_26_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_26_0_s"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
:28  %l2_out_buffer_27_0_s = load i32* %l2_out_buffer_27_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_27_0_s"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
:29  %l2_out_buffer_28_0_s = load i32* %l2_out_buffer_28_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_28_0_s"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
:30  %l2_out_buffer_29_0_s = load i32* %l2_out_buffer_29_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_29_0_s"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
:31  %l2_out_buffer_30_0_s = load i32* %l2_out_buffer_30_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_30_0_s"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
:32  %l2_out_buffer_31_0_s = load i32* %l2_out_buffer_31_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_31_0_s"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
:33  %l2_out_buffer_32_0_s = load i32* %l2_out_buffer_32_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_32_0_s"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
:34  %l2_out_buffer_33_0_s = load i32* %l2_out_buffer_33_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_33_0_s"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
:35  %l2_out_buffer_34_0_s = load i32* %l2_out_buffer_34_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_34_0_s"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
:36  %l2_out_buffer_35_0_s = load i32* %l2_out_buffer_35_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_35_0_s"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
:37  %l2_out_buffer_36_0_s = load i32* %l2_out_buffer_36_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_36_0_s"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
:38  %l2_out_buffer_37_0_s = load i32* %l2_out_buffer_37_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_37_0_s"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
:39  %l2_out_buffer_38_0_s = load i32* %l2_out_buffer_38_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_38_0_s"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
:40  %l2_out_buffer_39_0_s = load i32* %l2_out_buffer_39_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_39_0_s"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
:41  %l2_out_buffer_40_0_s = load i32* %l2_out_buffer_40_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_40_0_s"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
:42  %l2_out_buffer_41_0_s = load i32* %l2_out_buffer_41_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_41_0_s"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
:43  %l2_out_buffer_42_0_s = load i32* %l2_out_buffer_42_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_42_0_s"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
:44  %l2_out_buffer_43_0_s = load i32* %l2_out_buffer_43_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_43_0_s"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
:45  %l2_out_buffer_44_0_s = load i32* %l2_out_buffer_44_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_44_0_s"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
:46  %l2_out_buffer_45_0_s = load i32* %l2_out_buffer_45_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_45_0_s"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
:47  %l2_out_buffer_46_0_s = load i32* %l2_out_buffer_46_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_46_0_s"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
:48  %l2_out_buffer_47_0_s = load i32* %l2_out_buffer_47_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_47_0_s"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
:49  %l2_out_buffer_48_0_s = load i32* %l2_out_buffer_48_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_48_0_s"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
:50  %l2_out_buffer_49_0_s = load i32* %l2_out_buffer_49_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_49_0_s"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
:51  %l2_out_buffer_50_0_s = load i32* %l2_out_buffer_50_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_50_0_s"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
:52  %l2_out_buffer_51_0_s = load i32* %l2_out_buffer_51_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_51_0_s"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
:53  %l2_out_buffer_52_0_s = load i32* %l2_out_buffer_52_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_52_0_s"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
:54  %l2_out_buffer_53_0_s = load i32* %l2_out_buffer_53_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_53_0_s"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
:55  %l2_out_buffer_54_0_s = load i32* %l2_out_buffer_54_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_54_0_s"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
:56  %l2_out_buffer_55_0_s = load i32* %l2_out_buffer_55_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_55_0_s"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
:57  %l2_out_buffer_56_0_s = load i32* %l2_out_buffer_56_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_56_0_s"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
:58  %l2_out_buffer_57_0_s = load i32* %l2_out_buffer_57_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_57_0_s"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
:59  %l2_out_buffer_58_0_s = load i32* %l2_out_buffer_58_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_58_0_s"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
:60  %l2_out_buffer_59_0_s = load i32* %l2_out_buffer_59_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_59_0_s"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
:61  %l2_out_buffer_60_0_s = load i32* %l2_out_buffer_60_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_60_0_s"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
:62  %l2_out_buffer_61_0_s = load i32* %l2_out_buffer_61_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_61_0_s"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
:63  %l2_out_buffer_62_0_s = load i32* %l2_out_buffer_62_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_62_0_s"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
:64  %l2_out_buffer_63_0_s = load i32* %l2_out_buffer_63_0

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_0_s"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:65  %icmp_ln114 = icmp eq i7 %i_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:66  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:67  %i_3 = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:68  br i1 %icmp_ln114, label %.preheader4.preheader, label %l2_output_reset_begin

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l2_output_reset_begin:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln115"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_output_reset_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l2_output_reset_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln116"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="7">
<![CDATA[
l2_output_reset_begin:3  %trunc_ln117 = trunc i7 %i_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
l2_output_reset_begin:4  switch i6 %trunc_ln117, label %branch127 [
    i6 0, label %l2_output_reset_begin.l2_output_reset_end_crit_edge
    i6 1, label %branch65
    i6 2, label %branch66
    i6 3, label %branch67
    i6 4, label %branch68
    i6 5, label %branch69
    i6 6, label %branch70
    i6 7, label %branch71
    i6 8, label %branch72
    i6 9, label %branch73
    i6 10, label %branch74
    i6 11, label %branch75
    i6 12, label %branch76
    i6 13, label %branch77
    i6 14, label %branch78
    i6 15, label %branch79
    i6 16, label %branch80
    i6 17, label %branch81
    i6 18, label %branch82
    i6 19, label %branch83
    i6 20, label %branch84
    i6 21, label %branch85
    i6 22, label %branch86
    i6 23, label %branch87
    i6 24, label %branch88
    i6 25, label %branch89
    i6 26, label %branch90
    i6 27, label %branch91
    i6 28, label %branch92
    i6 29, label %branch93
    i6 30, label %branch94
    i6 31, label %branch95
    i6 -32, label %branch96
    i6 -31, label %branch97
    i6 -30, label %branch98
    i6 -29, label %branch99
    i6 -28, label %branch100
    i6 -27, label %branch101
    i6 -26, label %branch102
    i6 -25, label %branch103
    i6 -24, label %branch104
    i6 -23, label %branch105
    i6 -22, label %branch106
    i6 -21, label %branch107
    i6 -20, label %branch108
    i6 -19, label %branch109
    i6 -18, label %branch110
    i6 -17, label %branch111
    i6 -16, label %branch112
    i6 -15, label %branch113
    i6 -14, label %branch114
    i6 -13, label %branch115
    i6 -12, label %branch116
    i6 -11, label %branch117
    i6 -10, label %branch118
    i6 -9, label %branch119
    i6 -8, label %branch120
    i6 -7, label %branch121
    i6 -6, label %branch122
    i6 -5, label %branch123
    i6 -4, label %branch124
    i6 -3, label %branch125
    i6 -2, label %branch126
  ]

]]></Node>
<StgValue><ssdm name="switch_ln117"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch126:0  store i32 0, i32* %l2_out_buffer_62_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch125:0  store i32 0, i32* %l2_out_buffer_61_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch124:0  store i32 0, i32* %l2_out_buffer_60_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch123:0  store i32 0, i32* %l2_out_buffer_59_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch122:0  store i32 0, i32* %l2_out_buffer_58_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch121:0  store i32 0, i32* %l2_out_buffer_57_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch120:0  store i32 0, i32* %l2_out_buffer_56_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch119:0  store i32 0, i32* %l2_out_buffer_55_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch118:0  store i32 0, i32* %l2_out_buffer_54_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch117:0  store i32 0, i32* %l2_out_buffer_53_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch116:0  store i32 0, i32* %l2_out_buffer_52_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch115:0  store i32 0, i32* %l2_out_buffer_51_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch114:0  store i32 0, i32* %l2_out_buffer_50_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch113:0  store i32 0, i32* %l2_out_buffer_49_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch112:0  store i32 0, i32* %l2_out_buffer_48_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch111:0  store i32 0, i32* %l2_out_buffer_47_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch110:0  store i32 0, i32* %l2_out_buffer_46_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch109:0  store i32 0, i32* %l2_out_buffer_45_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch108:0  store i32 0, i32* %l2_out_buffer_44_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch107:0  store i32 0, i32* %l2_out_buffer_43_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch106:0  store i32 0, i32* %l2_out_buffer_42_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch105:0  store i32 0, i32* %l2_out_buffer_41_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch104:0  store i32 0, i32* %l2_out_buffer_40_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch103:0  store i32 0, i32* %l2_out_buffer_39_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch102:0  store i32 0, i32* %l2_out_buffer_38_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch101:0  store i32 0, i32* %l2_out_buffer_37_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch100:0  store i32 0, i32* %l2_out_buffer_36_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch99:0  store i32 0, i32* %l2_out_buffer_35_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch98:0  store i32 0, i32* %l2_out_buffer_34_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch97:0  store i32 0, i32* %l2_out_buffer_33_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch96:0  store i32 0, i32* %l2_out_buffer_32_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch95:0  store i32 0, i32* %l2_out_buffer_31_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch94:0  store i32 0, i32* %l2_out_buffer_30_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch93:0  store i32 0, i32* %l2_out_buffer_29_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch92:0  store i32 0, i32* %l2_out_buffer_28_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch91:0  store i32 0, i32* %l2_out_buffer_27_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch90:0  store i32 0, i32* %l2_out_buffer_26_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch89:0  store i32 0, i32* %l2_out_buffer_25_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch88:0  store i32 0, i32* %l2_out_buffer_24_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch87:0  store i32 0, i32* %l2_out_buffer_23_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch86:0  store i32 0, i32* %l2_out_buffer_22_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch85:0  store i32 0, i32* %l2_out_buffer_21_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch84:0  store i32 0, i32* %l2_out_buffer_20_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch83:0  store i32 0, i32* %l2_out_buffer_19_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch82:0  store i32 0, i32* %l2_out_buffer_18_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch81:0  store i32 0, i32* %l2_out_buffer_17_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch80:0  store i32 0, i32* %l2_out_buffer_16_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch79:0  store i32 0, i32* %l2_out_buffer_15_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch78:0  store i32 0, i32* %l2_out_buffer_14_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch77:0  store i32 0, i32* %l2_out_buffer_13_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch76:0  store i32 0, i32* %l2_out_buffer_12_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch75:0  store i32 0, i32* %l2_out_buffer_11_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch74:0  store i32 0, i32* %l2_out_buffer_10_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch73:0  store i32 0, i32* %l2_out_buffer_9_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch72:0  store i32 0, i32* %l2_out_buffer_8_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch71:0  store i32 0, i32* %l2_out_buffer_7_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch70:0  store i32 0, i32* %l2_out_buffer_6_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch69:0  store i32 0, i32* %l2_out_buffer_5_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch68:0  store i32 0, i32* %l2_out_buffer_4_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch67:0  store i32 0, i32* %l2_out_buffer_3_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch66:0  store i32 0, i32* %l2_out_buffer_2_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch65:0  store i32 0, i32* %l2_out_buffer_1_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
l2_output_reset_begin.l2_output_reset_end_crit_edge:0  store i32 0, i32* %l2_out_buffer_0_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
l2_output_reset_begin.l2_output_reset_end_crit_edge:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch127:0  store i32 0, i32* %l2_out_buffer_63_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln117" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %l2_output_reset_end

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l2_output_reset_end:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str9, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
l2_output_reset_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:0  %l2_out_buffer_63_2 = phi i32 [ %l2_out_buffer_63, %l2_mat_mul_outer ], [ %l2_out_buffer_63_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_2"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:1  %l2_out_buffer_62_2 = phi i32 [ %l2_out_buffer_62, %l2_mat_mul_outer ], [ %l2_out_buffer_62_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_62_2"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:2  %l2_out_buffer_61_2 = phi i32 [ %l2_out_buffer_61, %l2_mat_mul_outer ], [ %l2_out_buffer_61_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_61_2"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:3  %l2_out_buffer_60_2 = phi i32 [ %l2_out_buffer_60, %l2_mat_mul_outer ], [ %l2_out_buffer_60_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_60_2"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:4  %l2_out_buffer_59_2 = phi i32 [ %l2_out_buffer_59, %l2_mat_mul_outer ], [ %l2_out_buffer_59_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_59_2"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:5  %l2_out_buffer_58_2 = phi i32 [ %l2_out_buffer_58, %l2_mat_mul_outer ], [ %l2_out_buffer_58_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_58_2"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:6  %l2_out_buffer_57_2 = phi i32 [ %l2_out_buffer_57, %l2_mat_mul_outer ], [ %l2_out_buffer_57_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_57_2"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:7  %l2_out_buffer_56_2 = phi i32 [ %l2_out_buffer_56, %l2_mat_mul_outer ], [ %l2_out_buffer_56_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_56_2"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:8  %l2_out_buffer_55_2 = phi i32 [ %l2_out_buffer_55, %l2_mat_mul_outer ], [ %l2_out_buffer_55_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_55_2"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:9  %l2_out_buffer_54_2 = phi i32 [ %l2_out_buffer_54, %l2_mat_mul_outer ], [ %l2_out_buffer_54_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_54_2"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:10  %l2_out_buffer_53_2 = phi i32 [ %l2_out_buffer_53, %l2_mat_mul_outer ], [ %l2_out_buffer_53_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_53_2"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:11  %l2_out_buffer_52_2 = phi i32 [ %l2_out_buffer_52, %l2_mat_mul_outer ], [ %l2_out_buffer_52_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_52_2"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:12  %l2_out_buffer_51_2 = phi i32 [ %l2_out_buffer_51, %l2_mat_mul_outer ], [ %l2_out_buffer_51_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_51_2"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:13  %l2_out_buffer_50_2 = phi i32 [ %l2_out_buffer_50, %l2_mat_mul_outer ], [ %l2_out_buffer_50_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_50_2"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:14  %l2_out_buffer_49_2 = phi i32 [ %l2_out_buffer_49, %l2_mat_mul_outer ], [ %l2_out_buffer_49_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_49_2"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:15  %l2_out_buffer_48_2 = phi i32 [ %l2_out_buffer_48, %l2_mat_mul_outer ], [ %l2_out_buffer_48_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_48_2"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:16  %l2_out_buffer_47_2 = phi i32 [ %l2_out_buffer_47, %l2_mat_mul_outer ], [ %l2_out_buffer_47_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_47_2"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:17  %l2_out_buffer_46_2 = phi i32 [ %l2_out_buffer_46, %l2_mat_mul_outer ], [ %l2_out_buffer_46_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_46_2"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:18  %l2_out_buffer_45_2 = phi i32 [ %l2_out_buffer_45, %l2_mat_mul_outer ], [ %l2_out_buffer_45_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_45_2"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:19  %l2_out_buffer_44_2 = phi i32 [ %l2_out_buffer_44, %l2_mat_mul_outer ], [ %l2_out_buffer_44_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_44_2"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:20  %l2_out_buffer_43_2 = phi i32 [ %l2_out_buffer_43, %l2_mat_mul_outer ], [ %l2_out_buffer_43_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_43_2"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:21  %l2_out_buffer_42_2 = phi i32 [ %l2_out_buffer_42, %l2_mat_mul_outer ], [ %l2_out_buffer_42_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_42_2"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:22  %l2_out_buffer_41_2 = phi i32 [ %l2_out_buffer_41, %l2_mat_mul_outer ], [ %l2_out_buffer_41_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_41_2"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:23  %l2_out_buffer_40_2 = phi i32 [ %l2_out_buffer_40, %l2_mat_mul_outer ], [ %l2_out_buffer_40_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_40_2"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:24  %l2_out_buffer_39_2 = phi i32 [ %l2_out_buffer_39, %l2_mat_mul_outer ], [ %l2_out_buffer_39_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_39_2"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:25  %l2_out_buffer_38_2 = phi i32 [ %l2_out_buffer_38, %l2_mat_mul_outer ], [ %l2_out_buffer_38_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_38_2"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:26  %l2_out_buffer_37_2 = phi i32 [ %l2_out_buffer_37, %l2_mat_mul_outer ], [ %l2_out_buffer_37_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_37_2"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:27  %l2_out_buffer_36_2 = phi i32 [ %l2_out_buffer_36, %l2_mat_mul_outer ], [ %l2_out_buffer_36_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_36_2"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:28  %l2_out_buffer_35_2 = phi i32 [ %l2_out_buffer_35, %l2_mat_mul_outer ], [ %l2_out_buffer_35_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_35_2"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:29  %l2_out_buffer_34_2 = phi i32 [ %l2_out_buffer_34, %l2_mat_mul_outer ], [ %l2_out_buffer_34_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_34_2"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:30  %l2_out_buffer_33_2 = phi i32 [ %l2_out_buffer_33, %l2_mat_mul_outer ], [ %l2_out_buffer_33_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_33_2"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:31  %l2_out_buffer_32_2 = phi i32 [ %l2_out_buffer_32, %l2_mat_mul_outer ], [ %l2_out_buffer_32_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_32_2"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:32  %l2_out_buffer_31_2 = phi i32 [ %l2_out_buffer_31, %l2_mat_mul_outer ], [ %l2_out_buffer_31_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_31_2"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:33  %l2_out_buffer_30_2 = phi i32 [ %l2_out_buffer_30, %l2_mat_mul_outer ], [ %l2_out_buffer_30_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_30_2"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:34  %l2_out_buffer_29_2 = phi i32 [ %l2_out_buffer_29, %l2_mat_mul_outer ], [ %l2_out_buffer_29_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_29_2"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:35  %l2_out_buffer_28_2 = phi i32 [ %l2_out_buffer_28, %l2_mat_mul_outer ], [ %l2_out_buffer_28_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_28_2"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:36  %l2_out_buffer_27_2 = phi i32 [ %l2_out_buffer_27, %l2_mat_mul_outer ], [ %l2_out_buffer_27_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_27_2"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:37  %l2_out_buffer_26_2 = phi i32 [ %l2_out_buffer_26, %l2_mat_mul_outer ], [ %l2_out_buffer_26_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_26_2"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:38  %l2_out_buffer_25_2 = phi i32 [ %l2_out_buffer_25, %l2_mat_mul_outer ], [ %l2_out_buffer_25_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_25_2"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:39  %l2_out_buffer_24_2 = phi i32 [ %l2_out_buffer_24, %l2_mat_mul_outer ], [ %l2_out_buffer_24_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_24_2"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:40  %l2_out_buffer_23_2 = phi i32 [ %l2_out_buffer_23, %l2_mat_mul_outer ], [ %l2_out_buffer_23_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_23_2"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:41  %l2_out_buffer_22_2 = phi i32 [ %l2_out_buffer_22, %l2_mat_mul_outer ], [ %l2_out_buffer_22_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_22_2"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:42  %l2_out_buffer_21_2 = phi i32 [ %l2_out_buffer_21, %l2_mat_mul_outer ], [ %l2_out_buffer_21_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_21_2"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:43  %l2_out_buffer_20_2 = phi i32 [ %l2_out_buffer_20, %l2_mat_mul_outer ], [ %l2_out_buffer_20_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_20_2"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:44  %l2_out_buffer_19_2 = phi i32 [ %l2_out_buffer_19, %l2_mat_mul_outer ], [ %l2_out_buffer_19_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_19_2"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:45  %l2_out_buffer_18_2 = phi i32 [ %l2_out_buffer_18, %l2_mat_mul_outer ], [ %l2_out_buffer_18_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_18_2"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:46  %l2_out_buffer_17_2 = phi i32 [ %l2_out_buffer_17, %l2_mat_mul_outer ], [ %l2_out_buffer_17_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_17_2"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:47  %l2_out_buffer_16_2 = phi i32 [ %l2_out_buffer_16, %l2_mat_mul_outer ], [ %l2_out_buffer_16_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_16_2"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:48  %l2_out_buffer_15_2 = phi i32 [ %l2_out_buffer_15, %l2_mat_mul_outer ], [ %l2_out_buffer_15_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_15_2"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:49  %l2_out_buffer_14_2 = phi i32 [ %l2_out_buffer_14, %l2_mat_mul_outer ], [ %l2_out_buffer_14_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_14_2"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:50  %l2_out_buffer_13_2 = phi i32 [ %l2_out_buffer_13, %l2_mat_mul_outer ], [ %l2_out_buffer_13_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_13_2"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:51  %l2_out_buffer_12_2 = phi i32 [ %l2_out_buffer_12, %l2_mat_mul_outer ], [ %l2_out_buffer_12_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_12_2"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:52  %l2_out_buffer_11_2 = phi i32 [ %l2_out_buffer_11, %l2_mat_mul_outer ], [ %l2_out_buffer_11_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_11_2"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:53  %l2_out_buffer_10_2 = phi i32 [ %l2_out_buffer_10, %l2_mat_mul_outer ], [ %l2_out_buffer_10_0_s, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_10_2"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:54  %l2_out_buffer_9_2 = phi i32 [ %l2_out_buffer_9, %l2_mat_mul_outer ], [ %l2_out_buffer_9_0_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_9_2"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:55  %l2_out_buffer_8_2 = phi i32 [ %l2_out_buffer_8, %l2_mat_mul_outer ], [ %l2_out_buffer_8_0_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_8_2"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:56  %l2_out_buffer_7_2 = phi i32 [ %l2_out_buffer_7, %l2_mat_mul_outer ], [ %l2_out_buffer_7_0_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_7_2"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:57  %l2_out_buffer_6_2 = phi i32 [ %l2_out_buffer_6, %l2_mat_mul_outer ], [ %l2_out_buffer_6_0_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_6_2"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:58  %l2_out_buffer_5_2 = phi i32 [ %l2_out_buffer_5, %l2_mat_mul_outer ], [ %l2_out_buffer_5_0_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_5_2"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:59  %l2_out_buffer_4_2 = phi i32 [ %l2_out_buffer_4, %l2_mat_mul_outer ], [ %l2_out_buffer_4_0_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_4_2"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:60  %l2_out_buffer_3_2 = phi i32 [ %l2_out_buffer_3, %l2_mat_mul_outer ], [ %l2_out_buffer_3_0_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_3_2"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:61  %l2_out_buffer_2_2 = phi i32 [ %l2_out_buffer_2, %l2_mat_mul_outer ], [ %l2_out_buffer_2_0_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_2_2"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:62  %l2_out_buffer_1_2 = phi i32 [ %l2_out_buffer_1, %l2_mat_mul_outer ], [ %l2_out_buffer_1_0_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_1_2"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:63  %l2_out_buffer_0_2 = phi i32 [ %l2_out_buffer_0, %l2_mat_mul_outer ], [ %l2_out_buffer_0_0_l, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l2_out_buffer_0_2"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader4:64  %i1_0 = phi i8 [ %i, %l2_mat_mul_outer ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4:65  %icmp_ln121 = icmp eq i8 %i1_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:66  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4:67  %i = add i8 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:68  br i1 %icmp_ln121, label %.preheader.preheader, label %l2_mat_mul_outer

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:4  %zext_ln129 = zext i8 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:6  %l2_weights_0_addr = getelementptr [128 x i8]* @l2_weights_0, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_0_addr"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:7  %l2_weights_0_load = load i8* %l2_weights_0_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_0_load"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:12  %l2_weights_1_addr = getelementptr [128 x i8]* @l2_weights_1, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_1_addr"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:13  %l2_weights_1_load = load i8* %l2_weights_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_1_load"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:18  %l2_weights_2_addr = getelementptr [128 x i8]* @l2_weights_2, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_2_addr"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:19  %l2_weights_2_load = load i8* %l2_weights_2_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_2_load"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:24  %l2_weights_3_addr = getelementptr [128 x i8]* @l2_weights_3, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_3_addr"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:25  %l2_weights_3_load = load i8* %l2_weights_3_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_3_load"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:30  %l2_weights_4_addr = getelementptr [128 x i8]* @l2_weights_4, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_4_addr"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:31  %l2_weights_4_load = load i8* %l2_weights_4_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_4_load"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:36  %l2_weights_5_addr = getelementptr [128 x i8]* @l2_weights_5, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_5_addr"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:37  %l2_weights_5_load = load i8* %l2_weights_5_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_5_load"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:42  %l2_weights_6_addr = getelementptr [128 x i8]* @l2_weights_6, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_6_addr"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:43  %l2_weights_6_load = load i8* %l2_weights_6_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_6_load"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:48  %l2_weights_7_addr = getelementptr [128 x i8]* @l2_weights_7, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_7_addr"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:49  %l2_weights_7_load = load i8* %l2_weights_7_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_7_load"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:54  %l2_weights_8_addr = getelementptr [128 x i8]* @l2_weights_8, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_8_addr"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:55  %l2_weights_8_load = load i8* %l2_weights_8_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_8_load"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:60  %l2_weights_9_addr = getelementptr [128 x i8]* @l2_weights_9, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_9_addr"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:61  %l2_weights_9_load = load i8* %l2_weights_9_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_9_load"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:66  %l2_weights_10_addr = getelementptr [128 x i8]* @l2_weights_10, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_10_addr"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:67  %l2_weights_10_load = load i8* %l2_weights_10_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_10_load"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:72  %l2_weights_11_addr = getelementptr [128 x i8]* @l2_weights_11, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_11_addr"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:73  %l2_weights_11_load = load i8* %l2_weights_11_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_11_load"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:78  %l2_weights_12_addr = getelementptr [128 x i8]* @l2_weights_12, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_12_addr"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:79  %l2_weights_12_load = load i8* %l2_weights_12_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_12_load"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:84  %l2_weights_13_addr = getelementptr [128 x i8]* @l2_weights_13, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_13_addr"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:85  %l2_weights_13_load = load i8* %l2_weights_13_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_13_load"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:90  %l2_weights_14_addr = getelementptr [128 x i8]* @l2_weights_14, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_14_addr"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:91  %l2_weights_14_load = load i8* %l2_weights_14_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_14_load"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:96  %l2_weights_15_addr = getelementptr [128 x i8]* @l2_weights_15, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_15_addr"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:97  %l2_weights_15_load = load i8* %l2_weights_15_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_15_load"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:102  %l2_weights_16_addr = getelementptr [128 x i8]* @l2_weights_16, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_16_addr"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:103  %l2_weights_16_load = load i8* %l2_weights_16_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_16_load"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:108  %l2_weights_17_addr = getelementptr [128 x i8]* @l2_weights_17, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_17_addr"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:109  %l2_weights_17_load = load i8* %l2_weights_17_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_17_load"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:114  %l2_weights_18_addr = getelementptr [128 x i8]* @l2_weights_18, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_18_addr"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:115  %l2_weights_18_load = load i8* %l2_weights_18_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_18_load"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:120  %l2_weights_19_addr = getelementptr [128 x i8]* @l2_weights_19, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_19_addr"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:121  %l2_weights_19_load = load i8* %l2_weights_19_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_19_load"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:126  %l2_weights_20_addr = getelementptr [128 x i8]* @l2_weights_20, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_20_addr"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:127  %l2_weights_20_load = load i8* %l2_weights_20_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_20_load"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:132  %l2_weights_21_addr = getelementptr [128 x i8]* @l2_weights_21, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_21_addr"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:133  %l2_weights_21_load = load i8* %l2_weights_21_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_21_load"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:138  %l2_weights_22_addr = getelementptr [128 x i8]* @l2_weights_22, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_22_addr"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:139  %l2_weights_22_load = load i8* %l2_weights_22_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_22_load"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:144  %l2_weights_23_addr = getelementptr [128 x i8]* @l2_weights_23, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_23_addr"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:145  %l2_weights_23_load = load i8* %l2_weights_23_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_23_load"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:150  %l2_weights_24_addr = getelementptr [128 x i8]* @l2_weights_24, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_24_addr"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:151  %l2_weights_24_load = load i8* %l2_weights_24_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_24_load"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:156  %l2_weights_25_addr = getelementptr [128 x i8]* @l2_weights_25, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_25_addr"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:157  %l2_weights_25_load = load i8* %l2_weights_25_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_25_load"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:162  %l2_weights_26_addr = getelementptr [128 x i8]* @l2_weights_26, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_26_addr"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:163  %l2_weights_26_load = load i8* %l2_weights_26_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_26_load"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:168  %l2_weights_27_addr = getelementptr [128 x i8]* @l2_weights_27, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_27_addr"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:169  %l2_weights_27_load = load i8* %l2_weights_27_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_27_load"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:174  %l2_weights_28_addr = getelementptr [128 x i8]* @l2_weights_28, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_28_addr"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:175  %l2_weights_28_load = load i8* %l2_weights_28_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_28_load"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:180  %l2_weights_29_addr = getelementptr [128 x i8]* @l2_weights_29, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_29_addr"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:181  %l2_weights_29_load = load i8* %l2_weights_29_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_29_load"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:186  %l2_weights_30_addr = getelementptr [128 x i8]* @l2_weights_30, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_30_addr"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:187  %l2_weights_30_load = load i8* %l2_weights_30_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_30_load"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:192  %l2_weights_31_addr = getelementptr [128 x i8]* @l2_weights_31, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_31_addr"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:193  %l2_weights_31_load = load i8* %l2_weights_31_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_31_load"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:198  %l2_weights_32_addr = getelementptr [128 x i8]* @l2_weights_32, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_32_addr"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:199  %l2_weights_32_load = load i8* %l2_weights_32_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_32_load"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:204  %l2_weights_33_addr = getelementptr [128 x i8]* @l2_weights_33, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_33_addr"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:205  %l2_weights_33_load = load i8* %l2_weights_33_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_33_load"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:210  %l2_weights_34_addr = getelementptr [128 x i8]* @l2_weights_34, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_34_addr"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:211  %l2_weights_34_load = load i8* %l2_weights_34_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_34_load"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:216  %l2_weights_35_addr = getelementptr [128 x i8]* @l2_weights_35, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_35_addr"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:217  %l2_weights_35_load = load i8* %l2_weights_35_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_35_load"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:222  %l2_weights_36_addr = getelementptr [128 x i8]* @l2_weights_36, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_36_addr"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:223  %l2_weights_36_load = load i8* %l2_weights_36_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_36_load"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:228  %l2_weights_37_addr = getelementptr [128 x i8]* @l2_weights_37, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_37_addr"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:229  %l2_weights_37_load = load i8* %l2_weights_37_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_37_load"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:234  %l2_weights_38_addr = getelementptr [128 x i8]* @l2_weights_38, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_38_addr"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:235  %l2_weights_38_load = load i8* %l2_weights_38_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_38_load"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:240  %l2_weights_39_addr = getelementptr [128 x i8]* @l2_weights_39, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_39_addr"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:241  %l2_weights_39_load = load i8* %l2_weights_39_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_39_load"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:246  %l2_weights_40_addr = getelementptr [128 x i8]* @l2_weights_40, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_40_addr"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:247  %l2_weights_40_load = load i8* %l2_weights_40_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_40_load"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:252  %l2_weights_41_addr = getelementptr [128 x i8]* @l2_weights_41, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_41_addr"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:253  %l2_weights_41_load = load i8* %l2_weights_41_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_41_load"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:258  %l2_weights_42_addr = getelementptr [128 x i8]* @l2_weights_42, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_42_addr"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:259  %l2_weights_42_load = load i8* %l2_weights_42_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_42_load"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:264  %l2_weights_43_addr = getelementptr [128 x i8]* @l2_weights_43, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_43_addr"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:265  %l2_weights_43_load = load i8* %l2_weights_43_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_43_load"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:270  %l2_weights_44_addr = getelementptr [128 x i8]* @l2_weights_44, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_44_addr"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:271  %l2_weights_44_load = load i8* %l2_weights_44_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_44_load"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:276  %l2_weights_45_addr = getelementptr [128 x i8]* @l2_weights_45, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_45_addr"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:277  %l2_weights_45_load = load i8* %l2_weights_45_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_45_load"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:282  %l2_weights_46_addr = getelementptr [128 x i8]* @l2_weights_46, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_46_addr"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:283  %l2_weights_46_load = load i8* %l2_weights_46_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_46_load"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:288  %l2_weights_47_addr = getelementptr [128 x i8]* @l2_weights_47, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_47_addr"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:289  %l2_weights_47_load = load i8* %l2_weights_47_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_47_load"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:294  %l2_weights_48_addr = getelementptr [128 x i8]* @l2_weights_48, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_48_addr"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:295  %l2_weights_48_load = load i8* %l2_weights_48_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_48_load"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:300  %l2_weights_49_addr = getelementptr [128 x i8]* @l2_weights_49, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_49_addr"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:301  %l2_weights_49_load = load i8* %l2_weights_49_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_49_load"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:306  %l2_weights_50_addr = getelementptr [128 x i8]* @l2_weights_50, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_50_addr"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:307  %l2_weights_50_load = load i8* %l2_weights_50_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_50_load"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:312  %l2_weights_51_addr = getelementptr [128 x i8]* @l2_weights_51, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_51_addr"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:313  %l2_weights_51_load = load i8* %l2_weights_51_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_51_load"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:318  %l2_weights_52_addr = getelementptr [128 x i8]* @l2_weights_52, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_52_addr"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:319  %l2_weights_52_load = load i8* %l2_weights_52_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_52_load"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:324  %l2_weights_53_addr = getelementptr [128 x i8]* @l2_weights_53, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_53_addr"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:325  %l2_weights_53_load = load i8* %l2_weights_53_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_53_load"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:330  %l2_weights_54_addr = getelementptr [128 x i8]* @l2_weights_54, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_54_addr"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:331  %l2_weights_54_load = load i8* %l2_weights_54_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_54_load"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:336  %l2_weights_55_addr = getelementptr [128 x i8]* @l2_weights_55, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_55_addr"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:337  %l2_weights_55_load = load i8* %l2_weights_55_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_55_load"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:342  %l2_weights_56_addr = getelementptr [128 x i8]* @l2_weights_56, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_56_addr"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:343  %l2_weights_56_load = load i8* %l2_weights_56_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_56_load"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:348  %l2_weights_57_addr = getelementptr [128 x i8]* @l2_weights_57, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_57_addr"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:349  %l2_weights_57_load = load i8* %l2_weights_57_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_57_load"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:354  %l2_weights_58_addr = getelementptr [128 x i8]* @l2_weights_58, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_58_addr"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:355  %l2_weights_58_load = load i8* %l2_weights_58_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_58_load"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:360  %l2_weights_59_addr = getelementptr [128 x i8]* @l2_weights_59, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_59_addr"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:361  %l2_weights_59_load = load i8* %l2_weights_59_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_59_load"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:366  %l2_weights_60_addr = getelementptr [128 x i8]* @l2_weights_60, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_60_addr"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:367  %l2_weights_60_load = load i8* %l2_weights_60_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_60_load"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:372  %l2_weights_61_addr = getelementptr [128 x i8]* @l2_weights_61, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_61_addr"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:373  %l2_weights_61_load = load i8* %l2_weights_61_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_61_load"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:378  %l2_weights_62_addr = getelementptr [128 x i8]* @l2_weights_62, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_62_addr"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:379  %l2_weights_62_load = load i8* %l2_weights_62_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_62_load"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_mat_mul_outer:384  %l2_weights_63_addr = getelementptr [128 x i8]* @l2_weights_63, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="l2_weights_63_addr"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:385  %l2_weights_63_load = load i8* %l2_weights_63_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_63_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="484" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l2_mat_mul_outer:3  %tmp_21 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %l2_in_V)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:7  %l2_weights_0_load = load i8* %l2_weights_0_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_0_load"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:13  %l2_weights_1_load = load i8* %l2_weights_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_1_load"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:19  %l2_weights_2_load = load i8* %l2_weights_2_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_2_load"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:25  %l2_weights_3_load = load i8* %l2_weights_3_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_3_load"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:31  %l2_weights_4_load = load i8* %l2_weights_4_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_4_load"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:37  %l2_weights_5_load = load i8* %l2_weights_5_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_5_load"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:43  %l2_weights_6_load = load i8* %l2_weights_6_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_6_load"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:49  %l2_weights_7_load = load i8* %l2_weights_7_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_7_load"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:55  %l2_weights_8_load = load i8* %l2_weights_8_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_8_load"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:61  %l2_weights_9_load = load i8* %l2_weights_9_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_9_load"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:67  %l2_weights_10_load = load i8* %l2_weights_10_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_10_load"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:73  %l2_weights_11_load = load i8* %l2_weights_11_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_11_load"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:79  %l2_weights_12_load = load i8* %l2_weights_12_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_12_load"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:85  %l2_weights_13_load = load i8* %l2_weights_13_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_13_load"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:91  %l2_weights_14_load = load i8* %l2_weights_14_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_14_load"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:97  %l2_weights_15_load = load i8* %l2_weights_15_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_15_load"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:103  %l2_weights_16_load = load i8* %l2_weights_16_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_16_load"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:109  %l2_weights_17_load = load i8* %l2_weights_17_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_17_load"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:115  %l2_weights_18_load = load i8* %l2_weights_18_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_18_load"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:121  %l2_weights_19_load = load i8* %l2_weights_19_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_19_load"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:127  %l2_weights_20_load = load i8* %l2_weights_20_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_20_load"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:133  %l2_weights_21_load = load i8* %l2_weights_21_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_21_load"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:139  %l2_weights_22_load = load i8* %l2_weights_22_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_22_load"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:145  %l2_weights_23_load = load i8* %l2_weights_23_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_23_load"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:151  %l2_weights_24_load = load i8* %l2_weights_24_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_24_load"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:157  %l2_weights_25_load = load i8* %l2_weights_25_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_25_load"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:163  %l2_weights_26_load = load i8* %l2_weights_26_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_26_load"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:169  %l2_weights_27_load = load i8* %l2_weights_27_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_27_load"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:175  %l2_weights_28_load = load i8* %l2_weights_28_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_28_load"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:181  %l2_weights_29_load = load i8* %l2_weights_29_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_29_load"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:187  %l2_weights_30_load = load i8* %l2_weights_30_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_30_load"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:193  %l2_weights_31_load = load i8* %l2_weights_31_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_31_load"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:199  %l2_weights_32_load = load i8* %l2_weights_32_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_32_load"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:205  %l2_weights_33_load = load i8* %l2_weights_33_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_33_load"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:211  %l2_weights_34_load = load i8* %l2_weights_34_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_34_load"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:217  %l2_weights_35_load = load i8* %l2_weights_35_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_35_load"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:223  %l2_weights_36_load = load i8* %l2_weights_36_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_36_load"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:229  %l2_weights_37_load = load i8* %l2_weights_37_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_37_load"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:235  %l2_weights_38_load = load i8* %l2_weights_38_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_38_load"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:241  %l2_weights_39_load = load i8* %l2_weights_39_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_39_load"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:247  %l2_weights_40_load = load i8* %l2_weights_40_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_40_load"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:253  %l2_weights_41_load = load i8* %l2_weights_41_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_41_load"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:259  %l2_weights_42_load = load i8* %l2_weights_42_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_42_load"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:265  %l2_weights_43_load = load i8* %l2_weights_43_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_43_load"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:271  %l2_weights_44_load = load i8* %l2_weights_44_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_44_load"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:277  %l2_weights_45_load = load i8* %l2_weights_45_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_45_load"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:283  %l2_weights_46_load = load i8* %l2_weights_46_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_46_load"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:289  %l2_weights_47_load = load i8* %l2_weights_47_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_47_load"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:295  %l2_weights_48_load = load i8* %l2_weights_48_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_48_load"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:301  %l2_weights_49_load = load i8* %l2_weights_49_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_49_load"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:307  %l2_weights_50_load = load i8* %l2_weights_50_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_50_load"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:313  %l2_weights_51_load = load i8* %l2_weights_51_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_51_load"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:319  %l2_weights_52_load = load i8* %l2_weights_52_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_52_load"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:325  %l2_weights_53_load = load i8* %l2_weights_53_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_53_load"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:331  %l2_weights_54_load = load i8* %l2_weights_54_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_54_load"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:337  %l2_weights_55_load = load i8* %l2_weights_55_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_55_load"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:343  %l2_weights_56_load = load i8* %l2_weights_56_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_56_load"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:349  %l2_weights_57_load = load i8* %l2_weights_57_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_57_load"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:355  %l2_weights_58_load = load i8* %l2_weights_58_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_58_load"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:361  %l2_weights_59_load = load i8* %l2_weights_59_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_59_load"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:367  %l2_weights_60_load = load i8* %l2_weights_60_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_60_load"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:373  %l2_weights_61_load = load i8* %l2_weights_61_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_61_load"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:379  %l2_weights_62_load = load i8* %l2_weights_62_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_62_load"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="7">
<![CDATA[
l2_mat_mul_outer:385  %l2_weights_63_load = load i8* %l2_weights_63_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_63_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l2_mat_mul_outer:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_mat_mul_outer:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l2_mat_mul_outer:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln123"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="16">
<![CDATA[
l2_mat_mul_outer:5  %sext_ln129 = sext i16 %tmp_21 to i24

]]></Node>
<StgValue><ssdm name="sext_ln129"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:8  %sext_ln129_1 = sext i8 %l2_weights_0_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_1"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:9  %mul_ln129 = mul i24 %sext_ln129, %sext_ln129_1

]]></Node>
<StgValue><ssdm name="mul_ln129"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:10  %sext_ln129_2 = sext i24 %mul_ln129 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_2"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:11  %l2_out_buffer_0 = add nsw i32 %sext_ln129_2, %l2_out_buffer_0_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_0"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:14  %sext_ln129_3 = sext i8 %l2_weights_1_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_3"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:15  %mul_ln129_1 = mul i24 %sext_ln129, %sext_ln129_3

]]></Node>
<StgValue><ssdm name="mul_ln129_1"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:16  %sext_ln129_4 = sext i24 %mul_ln129_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_4"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:17  %l2_out_buffer_1 = add nsw i32 %sext_ln129_4, %l2_out_buffer_1_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_1"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:20  %sext_ln129_5 = sext i8 %l2_weights_2_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_5"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:21  %mul_ln129_2 = mul i24 %sext_ln129, %sext_ln129_5

]]></Node>
<StgValue><ssdm name="mul_ln129_2"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:22  %sext_ln129_6 = sext i24 %mul_ln129_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_6"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:23  %l2_out_buffer_2 = add nsw i32 %sext_ln129_6, %l2_out_buffer_2_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_2"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:26  %sext_ln129_7 = sext i8 %l2_weights_3_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_7"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:27  %mul_ln129_3 = mul i24 %sext_ln129, %sext_ln129_7

]]></Node>
<StgValue><ssdm name="mul_ln129_3"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:28  %sext_ln129_8 = sext i24 %mul_ln129_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_8"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:29  %l2_out_buffer_3 = add nsw i32 %sext_ln129_8, %l2_out_buffer_3_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_3"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:32  %sext_ln129_9 = sext i8 %l2_weights_4_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_9"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:33  %mul_ln129_4 = mul i24 %sext_ln129, %sext_ln129_9

]]></Node>
<StgValue><ssdm name="mul_ln129_4"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:34  %sext_ln129_10 = sext i24 %mul_ln129_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_10"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:35  %l2_out_buffer_4 = add nsw i32 %sext_ln129_10, %l2_out_buffer_4_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_4"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:38  %sext_ln129_11 = sext i8 %l2_weights_5_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_11"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:39  %mul_ln129_5 = mul i24 %sext_ln129, %sext_ln129_11

]]></Node>
<StgValue><ssdm name="mul_ln129_5"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:40  %sext_ln129_12 = sext i24 %mul_ln129_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_12"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:41  %l2_out_buffer_5 = add nsw i32 %sext_ln129_12, %l2_out_buffer_5_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_5"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:44  %sext_ln129_13 = sext i8 %l2_weights_6_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_13"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:45  %mul_ln129_6 = mul i24 %sext_ln129, %sext_ln129_13

]]></Node>
<StgValue><ssdm name="mul_ln129_6"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:46  %sext_ln129_14 = sext i24 %mul_ln129_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_14"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:47  %l2_out_buffer_6 = add nsw i32 %sext_ln129_14, %l2_out_buffer_6_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_6"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:50  %sext_ln129_15 = sext i8 %l2_weights_7_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_15"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:51  %mul_ln129_7 = mul i24 %sext_ln129, %sext_ln129_15

]]></Node>
<StgValue><ssdm name="mul_ln129_7"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:52  %sext_ln129_16 = sext i24 %mul_ln129_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_16"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:53  %l2_out_buffer_7 = add nsw i32 %sext_ln129_16, %l2_out_buffer_7_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_7"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:56  %sext_ln129_17 = sext i8 %l2_weights_8_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_17"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:57  %mul_ln129_8 = mul i24 %sext_ln129, %sext_ln129_17

]]></Node>
<StgValue><ssdm name="mul_ln129_8"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:58  %sext_ln129_18 = sext i24 %mul_ln129_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_18"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:59  %l2_out_buffer_8 = add nsw i32 %sext_ln129_18, %l2_out_buffer_8_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_8"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:62  %sext_ln129_19 = sext i8 %l2_weights_9_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_19"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:63  %mul_ln129_9 = mul i24 %sext_ln129, %sext_ln129_19

]]></Node>
<StgValue><ssdm name="mul_ln129_9"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:64  %sext_ln129_20 = sext i24 %mul_ln129_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_20"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:65  %l2_out_buffer_9 = add nsw i32 %sext_ln129_20, %l2_out_buffer_9_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_9"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:68  %sext_ln129_21 = sext i8 %l2_weights_10_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_21"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:69  %mul_ln129_10 = mul i24 %sext_ln129, %sext_ln129_21

]]></Node>
<StgValue><ssdm name="mul_ln129_10"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:70  %sext_ln129_22 = sext i24 %mul_ln129_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_22"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:71  %l2_out_buffer_10 = add nsw i32 %sext_ln129_22, %l2_out_buffer_10_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_10"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:74  %sext_ln129_23 = sext i8 %l2_weights_11_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_23"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:75  %mul_ln129_11 = mul i24 %sext_ln129, %sext_ln129_23

]]></Node>
<StgValue><ssdm name="mul_ln129_11"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:76  %sext_ln129_24 = sext i24 %mul_ln129_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_24"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:77  %l2_out_buffer_11 = add nsw i32 %sext_ln129_24, %l2_out_buffer_11_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_11"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:80  %sext_ln129_25 = sext i8 %l2_weights_12_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_25"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:81  %mul_ln129_12 = mul i24 %sext_ln129, %sext_ln129_25

]]></Node>
<StgValue><ssdm name="mul_ln129_12"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:82  %sext_ln129_26 = sext i24 %mul_ln129_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_26"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:83  %l2_out_buffer_12 = add nsw i32 %sext_ln129_26, %l2_out_buffer_12_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_12"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:86  %sext_ln129_27 = sext i8 %l2_weights_13_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_27"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:87  %mul_ln129_13 = mul i24 %sext_ln129, %sext_ln129_27

]]></Node>
<StgValue><ssdm name="mul_ln129_13"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:88  %sext_ln129_28 = sext i24 %mul_ln129_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_28"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:89  %l2_out_buffer_13 = add nsw i32 %sext_ln129_28, %l2_out_buffer_13_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_13"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:92  %sext_ln129_29 = sext i8 %l2_weights_14_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_29"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:93  %mul_ln129_14 = mul i24 %sext_ln129, %sext_ln129_29

]]></Node>
<StgValue><ssdm name="mul_ln129_14"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:94  %sext_ln129_30 = sext i24 %mul_ln129_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_30"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:95  %l2_out_buffer_14 = add nsw i32 %sext_ln129_30, %l2_out_buffer_14_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_14"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:98  %sext_ln129_31 = sext i8 %l2_weights_15_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_31"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:99  %mul_ln129_15 = mul i24 %sext_ln129, %sext_ln129_31

]]></Node>
<StgValue><ssdm name="mul_ln129_15"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:100  %sext_ln129_32 = sext i24 %mul_ln129_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_32"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:101  %l2_out_buffer_15 = add nsw i32 %sext_ln129_32, %l2_out_buffer_15_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_15"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:104  %sext_ln129_33 = sext i8 %l2_weights_16_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_33"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:105  %mul_ln129_16 = mul i24 %sext_ln129, %sext_ln129_33

]]></Node>
<StgValue><ssdm name="mul_ln129_16"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:106  %sext_ln129_34 = sext i24 %mul_ln129_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_34"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:107  %l2_out_buffer_16 = add nsw i32 %sext_ln129_34, %l2_out_buffer_16_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_16"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:110  %sext_ln129_35 = sext i8 %l2_weights_17_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_35"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:111  %mul_ln129_17 = mul i24 %sext_ln129, %sext_ln129_35

]]></Node>
<StgValue><ssdm name="mul_ln129_17"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:112  %sext_ln129_36 = sext i24 %mul_ln129_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_36"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:113  %l2_out_buffer_17 = add nsw i32 %sext_ln129_36, %l2_out_buffer_17_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_17"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:116  %sext_ln129_37 = sext i8 %l2_weights_18_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_37"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:117  %mul_ln129_18 = mul i24 %sext_ln129, %sext_ln129_37

]]></Node>
<StgValue><ssdm name="mul_ln129_18"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:118  %sext_ln129_38 = sext i24 %mul_ln129_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_38"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:119  %l2_out_buffer_18 = add nsw i32 %sext_ln129_38, %l2_out_buffer_18_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_18"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:122  %sext_ln129_39 = sext i8 %l2_weights_19_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_39"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:123  %mul_ln129_19 = mul i24 %sext_ln129, %sext_ln129_39

]]></Node>
<StgValue><ssdm name="mul_ln129_19"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:124  %sext_ln129_40 = sext i24 %mul_ln129_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_40"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:125  %l2_out_buffer_19 = add nsw i32 %sext_ln129_40, %l2_out_buffer_19_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_19"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:128  %sext_ln129_41 = sext i8 %l2_weights_20_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_41"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:129  %mul_ln129_20 = mul i24 %sext_ln129, %sext_ln129_41

]]></Node>
<StgValue><ssdm name="mul_ln129_20"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:130  %sext_ln129_42 = sext i24 %mul_ln129_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_42"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:131  %l2_out_buffer_20 = add nsw i32 %sext_ln129_42, %l2_out_buffer_20_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_20"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:134  %sext_ln129_43 = sext i8 %l2_weights_21_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_43"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:135  %mul_ln129_21 = mul i24 %sext_ln129, %sext_ln129_43

]]></Node>
<StgValue><ssdm name="mul_ln129_21"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:136  %sext_ln129_44 = sext i24 %mul_ln129_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_44"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:137  %l2_out_buffer_21 = add nsw i32 %sext_ln129_44, %l2_out_buffer_21_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_21"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:140  %sext_ln129_45 = sext i8 %l2_weights_22_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_45"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:141  %mul_ln129_22 = mul i24 %sext_ln129, %sext_ln129_45

]]></Node>
<StgValue><ssdm name="mul_ln129_22"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:142  %sext_ln129_46 = sext i24 %mul_ln129_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_46"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:143  %l2_out_buffer_22 = add nsw i32 %sext_ln129_46, %l2_out_buffer_22_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_22"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:146  %sext_ln129_47 = sext i8 %l2_weights_23_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_47"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:147  %mul_ln129_23 = mul i24 %sext_ln129, %sext_ln129_47

]]></Node>
<StgValue><ssdm name="mul_ln129_23"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:148  %sext_ln129_48 = sext i24 %mul_ln129_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_48"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:149  %l2_out_buffer_23 = add nsw i32 %sext_ln129_48, %l2_out_buffer_23_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_23"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:152  %sext_ln129_49 = sext i8 %l2_weights_24_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_49"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:153  %mul_ln129_24 = mul i24 %sext_ln129, %sext_ln129_49

]]></Node>
<StgValue><ssdm name="mul_ln129_24"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:154  %sext_ln129_50 = sext i24 %mul_ln129_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_50"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:155  %l2_out_buffer_24 = add nsw i32 %sext_ln129_50, %l2_out_buffer_24_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_24"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:158  %sext_ln129_51 = sext i8 %l2_weights_25_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_51"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:159  %mul_ln129_25 = mul i24 %sext_ln129, %sext_ln129_51

]]></Node>
<StgValue><ssdm name="mul_ln129_25"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:160  %sext_ln129_52 = sext i24 %mul_ln129_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_52"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:161  %l2_out_buffer_25 = add nsw i32 %sext_ln129_52, %l2_out_buffer_25_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_25"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:164  %sext_ln129_53 = sext i8 %l2_weights_26_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_53"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:165  %mul_ln129_26 = mul i24 %sext_ln129, %sext_ln129_53

]]></Node>
<StgValue><ssdm name="mul_ln129_26"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:166  %sext_ln129_54 = sext i24 %mul_ln129_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_54"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:167  %l2_out_buffer_26 = add nsw i32 %sext_ln129_54, %l2_out_buffer_26_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_26"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:170  %sext_ln129_55 = sext i8 %l2_weights_27_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_55"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:171  %mul_ln129_27 = mul i24 %sext_ln129, %sext_ln129_55

]]></Node>
<StgValue><ssdm name="mul_ln129_27"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:172  %sext_ln129_56 = sext i24 %mul_ln129_27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_56"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:173  %l2_out_buffer_27 = add nsw i32 %sext_ln129_56, %l2_out_buffer_27_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_27"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:176  %sext_ln129_57 = sext i8 %l2_weights_28_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_57"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:177  %mul_ln129_28 = mul i24 %sext_ln129, %sext_ln129_57

]]></Node>
<StgValue><ssdm name="mul_ln129_28"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:178  %sext_ln129_58 = sext i24 %mul_ln129_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_58"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:179  %l2_out_buffer_28 = add nsw i32 %sext_ln129_58, %l2_out_buffer_28_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_28"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:182  %sext_ln129_59 = sext i8 %l2_weights_29_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_59"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:183  %mul_ln129_29 = mul i24 %sext_ln129, %sext_ln129_59

]]></Node>
<StgValue><ssdm name="mul_ln129_29"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:184  %sext_ln129_60 = sext i24 %mul_ln129_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_60"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:185  %l2_out_buffer_29 = add nsw i32 %sext_ln129_60, %l2_out_buffer_29_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_29"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:188  %sext_ln129_61 = sext i8 %l2_weights_30_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_61"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:189  %mul_ln129_30 = mul i24 %sext_ln129, %sext_ln129_61

]]></Node>
<StgValue><ssdm name="mul_ln129_30"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:190  %sext_ln129_62 = sext i24 %mul_ln129_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_62"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:191  %l2_out_buffer_30 = add nsw i32 %sext_ln129_62, %l2_out_buffer_30_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_30"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:194  %sext_ln129_63 = sext i8 %l2_weights_31_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_63"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:195  %mul_ln129_31 = mul i24 %sext_ln129, %sext_ln129_63

]]></Node>
<StgValue><ssdm name="mul_ln129_31"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:196  %sext_ln129_64 = sext i24 %mul_ln129_31 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_64"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:197  %l2_out_buffer_31 = add nsw i32 %sext_ln129_64, %l2_out_buffer_31_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_31"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:200  %sext_ln129_65 = sext i8 %l2_weights_32_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_65"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:201  %mul_ln129_32 = mul i24 %sext_ln129, %sext_ln129_65

]]></Node>
<StgValue><ssdm name="mul_ln129_32"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:202  %sext_ln129_66 = sext i24 %mul_ln129_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_66"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:203  %l2_out_buffer_32 = add nsw i32 %sext_ln129_66, %l2_out_buffer_32_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_32"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:206  %sext_ln129_67 = sext i8 %l2_weights_33_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_67"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:207  %mul_ln129_33 = mul i24 %sext_ln129, %sext_ln129_67

]]></Node>
<StgValue><ssdm name="mul_ln129_33"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:208  %sext_ln129_68 = sext i24 %mul_ln129_33 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_68"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:209  %l2_out_buffer_33 = add nsw i32 %sext_ln129_68, %l2_out_buffer_33_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_33"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:212  %sext_ln129_69 = sext i8 %l2_weights_34_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_69"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:213  %mul_ln129_34 = mul i24 %sext_ln129, %sext_ln129_69

]]></Node>
<StgValue><ssdm name="mul_ln129_34"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:214  %sext_ln129_70 = sext i24 %mul_ln129_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_70"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:215  %l2_out_buffer_34 = add nsw i32 %sext_ln129_70, %l2_out_buffer_34_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_34"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:218  %sext_ln129_71 = sext i8 %l2_weights_35_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_71"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:219  %mul_ln129_35 = mul i24 %sext_ln129, %sext_ln129_71

]]></Node>
<StgValue><ssdm name="mul_ln129_35"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:220  %sext_ln129_72 = sext i24 %mul_ln129_35 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_72"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:221  %l2_out_buffer_35 = add nsw i32 %sext_ln129_72, %l2_out_buffer_35_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_35"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:224  %sext_ln129_73 = sext i8 %l2_weights_36_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_73"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:225  %mul_ln129_36 = mul i24 %sext_ln129, %sext_ln129_73

]]></Node>
<StgValue><ssdm name="mul_ln129_36"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:226  %sext_ln129_74 = sext i24 %mul_ln129_36 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_74"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:227  %l2_out_buffer_36 = add nsw i32 %sext_ln129_74, %l2_out_buffer_36_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_36"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:230  %sext_ln129_75 = sext i8 %l2_weights_37_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_75"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:231  %mul_ln129_37 = mul i24 %sext_ln129, %sext_ln129_75

]]></Node>
<StgValue><ssdm name="mul_ln129_37"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:232  %sext_ln129_76 = sext i24 %mul_ln129_37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_76"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:233  %l2_out_buffer_37 = add nsw i32 %sext_ln129_76, %l2_out_buffer_37_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_37"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:236  %sext_ln129_77 = sext i8 %l2_weights_38_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_77"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:237  %mul_ln129_38 = mul i24 %sext_ln129, %sext_ln129_77

]]></Node>
<StgValue><ssdm name="mul_ln129_38"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:238  %sext_ln129_78 = sext i24 %mul_ln129_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_78"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:239  %l2_out_buffer_38 = add nsw i32 %sext_ln129_78, %l2_out_buffer_38_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_38"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:242  %sext_ln129_79 = sext i8 %l2_weights_39_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_79"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:243  %mul_ln129_39 = mul i24 %sext_ln129, %sext_ln129_79

]]></Node>
<StgValue><ssdm name="mul_ln129_39"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:244  %sext_ln129_80 = sext i24 %mul_ln129_39 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_80"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:245  %l2_out_buffer_39 = add nsw i32 %sext_ln129_80, %l2_out_buffer_39_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_39"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:248  %sext_ln129_81 = sext i8 %l2_weights_40_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_81"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:249  %mul_ln129_40 = mul i24 %sext_ln129, %sext_ln129_81

]]></Node>
<StgValue><ssdm name="mul_ln129_40"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:250  %sext_ln129_82 = sext i24 %mul_ln129_40 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_82"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:251  %l2_out_buffer_40 = add nsw i32 %sext_ln129_82, %l2_out_buffer_40_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_40"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:254  %sext_ln129_83 = sext i8 %l2_weights_41_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_83"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:255  %mul_ln129_41 = mul i24 %sext_ln129, %sext_ln129_83

]]></Node>
<StgValue><ssdm name="mul_ln129_41"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:256  %sext_ln129_84 = sext i24 %mul_ln129_41 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_84"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:257  %l2_out_buffer_41 = add nsw i32 %sext_ln129_84, %l2_out_buffer_41_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_41"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:260  %sext_ln129_85 = sext i8 %l2_weights_42_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_85"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:261  %mul_ln129_42 = mul i24 %sext_ln129, %sext_ln129_85

]]></Node>
<StgValue><ssdm name="mul_ln129_42"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:262  %sext_ln129_86 = sext i24 %mul_ln129_42 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_86"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:263  %l2_out_buffer_42 = add nsw i32 %sext_ln129_86, %l2_out_buffer_42_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_42"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:266  %sext_ln129_87 = sext i8 %l2_weights_43_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_87"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:267  %mul_ln129_43 = mul i24 %sext_ln129, %sext_ln129_87

]]></Node>
<StgValue><ssdm name="mul_ln129_43"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:268  %sext_ln129_88 = sext i24 %mul_ln129_43 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_88"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:269  %l2_out_buffer_43 = add nsw i32 %sext_ln129_88, %l2_out_buffer_43_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_43"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:272  %sext_ln129_89 = sext i8 %l2_weights_44_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_89"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:273  %mul_ln129_44 = mul i24 %sext_ln129, %sext_ln129_89

]]></Node>
<StgValue><ssdm name="mul_ln129_44"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:274  %sext_ln129_90 = sext i24 %mul_ln129_44 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_90"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:275  %l2_out_buffer_44 = add nsw i32 %sext_ln129_90, %l2_out_buffer_44_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_44"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:278  %sext_ln129_91 = sext i8 %l2_weights_45_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_91"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:279  %mul_ln129_45 = mul i24 %sext_ln129, %sext_ln129_91

]]></Node>
<StgValue><ssdm name="mul_ln129_45"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:280  %sext_ln129_92 = sext i24 %mul_ln129_45 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_92"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:281  %l2_out_buffer_45 = add nsw i32 %sext_ln129_92, %l2_out_buffer_45_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_45"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:284  %sext_ln129_93 = sext i8 %l2_weights_46_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_93"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:285  %mul_ln129_46 = mul i24 %sext_ln129, %sext_ln129_93

]]></Node>
<StgValue><ssdm name="mul_ln129_46"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:286  %sext_ln129_94 = sext i24 %mul_ln129_46 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_94"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:287  %l2_out_buffer_46 = add nsw i32 %sext_ln129_94, %l2_out_buffer_46_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_46"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:290  %sext_ln129_95 = sext i8 %l2_weights_47_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_95"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:291  %mul_ln129_47 = mul i24 %sext_ln129, %sext_ln129_95

]]></Node>
<StgValue><ssdm name="mul_ln129_47"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:292  %sext_ln129_96 = sext i24 %mul_ln129_47 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_96"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:293  %l2_out_buffer_47 = add nsw i32 %sext_ln129_96, %l2_out_buffer_47_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_47"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:296  %sext_ln129_97 = sext i8 %l2_weights_48_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_97"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:297  %mul_ln129_48 = mul i24 %sext_ln129, %sext_ln129_97

]]></Node>
<StgValue><ssdm name="mul_ln129_48"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:298  %sext_ln129_98 = sext i24 %mul_ln129_48 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_98"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:299  %l2_out_buffer_48 = add nsw i32 %sext_ln129_98, %l2_out_buffer_48_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_48"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:302  %sext_ln129_99 = sext i8 %l2_weights_49_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_99"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:303  %mul_ln129_49 = mul i24 %sext_ln129, %sext_ln129_99

]]></Node>
<StgValue><ssdm name="mul_ln129_49"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:304  %sext_ln129_100 = sext i24 %mul_ln129_49 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_100"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:305  %l2_out_buffer_49 = add nsw i32 %sext_ln129_100, %l2_out_buffer_49_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_49"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:308  %sext_ln129_101 = sext i8 %l2_weights_50_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_101"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:309  %mul_ln129_50 = mul i24 %sext_ln129, %sext_ln129_101

]]></Node>
<StgValue><ssdm name="mul_ln129_50"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:310  %sext_ln129_102 = sext i24 %mul_ln129_50 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_102"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:311  %l2_out_buffer_50 = add nsw i32 %sext_ln129_102, %l2_out_buffer_50_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_50"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:314  %sext_ln129_103 = sext i8 %l2_weights_51_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_103"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:315  %mul_ln129_51 = mul i24 %sext_ln129, %sext_ln129_103

]]></Node>
<StgValue><ssdm name="mul_ln129_51"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:316  %sext_ln129_104 = sext i24 %mul_ln129_51 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_104"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:317  %l2_out_buffer_51 = add nsw i32 %sext_ln129_104, %l2_out_buffer_51_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_51"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:320  %sext_ln129_105 = sext i8 %l2_weights_52_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_105"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:321  %mul_ln129_52 = mul i24 %sext_ln129, %sext_ln129_105

]]></Node>
<StgValue><ssdm name="mul_ln129_52"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:322  %sext_ln129_106 = sext i24 %mul_ln129_52 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_106"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:323  %l2_out_buffer_52 = add nsw i32 %sext_ln129_106, %l2_out_buffer_52_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_52"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:326  %sext_ln129_107 = sext i8 %l2_weights_53_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_107"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:327  %mul_ln129_53 = mul i24 %sext_ln129, %sext_ln129_107

]]></Node>
<StgValue><ssdm name="mul_ln129_53"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:328  %sext_ln129_108 = sext i24 %mul_ln129_53 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_108"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:329  %l2_out_buffer_53 = add nsw i32 %sext_ln129_108, %l2_out_buffer_53_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_53"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:332  %sext_ln129_109 = sext i8 %l2_weights_54_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_109"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:333  %mul_ln129_54 = mul i24 %sext_ln129, %sext_ln129_109

]]></Node>
<StgValue><ssdm name="mul_ln129_54"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:334  %sext_ln129_110 = sext i24 %mul_ln129_54 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_110"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:335  %l2_out_buffer_54 = add nsw i32 %sext_ln129_110, %l2_out_buffer_54_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_54"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:338  %sext_ln129_111 = sext i8 %l2_weights_55_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_111"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:339  %mul_ln129_55 = mul i24 %sext_ln129, %sext_ln129_111

]]></Node>
<StgValue><ssdm name="mul_ln129_55"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:340  %sext_ln129_112 = sext i24 %mul_ln129_55 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_112"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:341  %l2_out_buffer_55 = add nsw i32 %sext_ln129_112, %l2_out_buffer_55_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_55"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:344  %sext_ln129_113 = sext i8 %l2_weights_56_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_113"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:345  %mul_ln129_56 = mul i24 %sext_ln129, %sext_ln129_113

]]></Node>
<StgValue><ssdm name="mul_ln129_56"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:346  %sext_ln129_114 = sext i24 %mul_ln129_56 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_114"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:347  %l2_out_buffer_56 = add nsw i32 %sext_ln129_114, %l2_out_buffer_56_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_56"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:350  %sext_ln129_115 = sext i8 %l2_weights_57_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_115"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:351  %mul_ln129_57 = mul i24 %sext_ln129, %sext_ln129_115

]]></Node>
<StgValue><ssdm name="mul_ln129_57"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:352  %sext_ln129_116 = sext i24 %mul_ln129_57 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_116"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:353  %l2_out_buffer_57 = add nsw i32 %sext_ln129_116, %l2_out_buffer_57_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_57"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:356  %sext_ln129_117 = sext i8 %l2_weights_58_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_117"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:357  %mul_ln129_58 = mul i24 %sext_ln129, %sext_ln129_117

]]></Node>
<StgValue><ssdm name="mul_ln129_58"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:358  %sext_ln129_118 = sext i24 %mul_ln129_58 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_118"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:359  %l2_out_buffer_58 = add nsw i32 %sext_ln129_118, %l2_out_buffer_58_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_58"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:362  %sext_ln129_119 = sext i8 %l2_weights_59_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_119"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:363  %mul_ln129_59 = mul i24 %sext_ln129, %sext_ln129_119

]]></Node>
<StgValue><ssdm name="mul_ln129_59"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:364  %sext_ln129_120 = sext i24 %mul_ln129_59 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_120"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:365  %l2_out_buffer_59 = add nsw i32 %sext_ln129_120, %l2_out_buffer_59_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_59"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:368  %sext_ln129_121 = sext i8 %l2_weights_60_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_121"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:369  %mul_ln129_60 = mul i24 %sext_ln129, %sext_ln129_121

]]></Node>
<StgValue><ssdm name="mul_ln129_60"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:370  %sext_ln129_122 = sext i24 %mul_ln129_60 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_122"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:371  %l2_out_buffer_60 = add nsw i32 %sext_ln129_122, %l2_out_buffer_60_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_60"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:374  %sext_ln129_123 = sext i8 %l2_weights_61_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_123"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:375  %mul_ln129_61 = mul i24 %sext_ln129, %sext_ln129_123

]]></Node>
<StgValue><ssdm name="mul_ln129_61"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:376  %sext_ln129_124 = sext i24 %mul_ln129_61 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_124"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:377  %l2_out_buffer_61 = add nsw i32 %sext_ln129_124, %l2_out_buffer_61_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_61"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:380  %sext_ln129_125 = sext i8 %l2_weights_62_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_125"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:381  %mul_ln129_62 = mul i24 %sext_ln129, %sext_ln129_125

]]></Node>
<StgValue><ssdm name="mul_ln129_62"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:382  %sext_ln129_126 = sext i24 %mul_ln129_62 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_126"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:383  %l2_out_buffer_62 = add nsw i32 %sext_ln129_126, %l2_out_buffer_62_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_62"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="24" op_0_bw="8">
<![CDATA[
l2_mat_mul_outer:386  %sext_ln129_127 = sext i8 %l2_weights_63_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln129_127"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l2_mat_mul_outer:387  %mul_ln129_63 = mul i24 %sext_ln129, %sext_ln129_127

]]></Node>
<StgValue><ssdm name="mul_ln129_63"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="24">
<![CDATA[
l2_mat_mul_outer:388  %sext_ln129_128 = sext i24 %mul_ln129_63 to i32

]]></Node>
<StgValue><ssdm name="sext_ln129_128"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_mat_mul_outer:389  %l2_out_buffer_63 = add nsw i32 %sext_ln129_128, %l2_out_buffer_63_2

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l2_mat_mul_outer:390  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str10, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0">
<![CDATA[
l2_mat_mul_outer:391  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="811" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %l2_out_buffer_63_1 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_1"/></StgValue>
</operation>

<operation id="812" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %l2_out_buffer_63_4 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_4"/></StgValue>
</operation>

<operation id="813" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:2  %l2_out_buffer_63_5 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_5"/></StgValue>
</operation>

<operation id="814" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %l2_out_buffer_63_6 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_6"/></StgValue>
</operation>

<operation id="815" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:4  %l2_out_buffer_63_7 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_7"/></StgValue>
</operation>

<operation id="816" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %l2_out_buffer_63_8 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_8"/></StgValue>
</operation>

<operation id="817" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:6  %l2_out_buffer_63_9 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_9"/></StgValue>
</operation>

<operation id="818" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:7  %l2_out_buffer_63_10 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_10"/></StgValue>
</operation>

<operation id="819" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:8  %l2_out_buffer_63_11 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_11"/></StgValue>
</operation>

<operation id="820" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:9  %l2_out_buffer_63_12 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_12"/></StgValue>
</operation>

<operation id="821" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:10  %l2_out_buffer_63_13 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_13"/></StgValue>
</operation>

<operation id="822" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:11  %l2_out_buffer_63_14 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_14"/></StgValue>
</operation>

<operation id="823" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:12  %l2_out_buffer_63_15 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_15"/></StgValue>
</operation>

<operation id="824" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:13  %l2_out_buffer_63_16 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_16"/></StgValue>
</operation>

<operation id="825" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:14  %l2_out_buffer_63_17 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_17"/></StgValue>
</operation>

<operation id="826" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:15  %l2_out_buffer_63_18 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_18"/></StgValue>
</operation>

<operation id="827" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:16  %l2_out_buffer_63_19 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_19"/></StgValue>
</operation>

<operation id="828" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:17  %l2_out_buffer_63_20 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_20"/></StgValue>
</operation>

<operation id="829" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:18  %l2_out_buffer_63_21 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_21"/></StgValue>
</operation>

<operation id="830" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:19  %l2_out_buffer_63_22 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_22"/></StgValue>
</operation>

<operation id="831" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:20  %l2_out_buffer_63_23 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_23"/></StgValue>
</operation>

<operation id="832" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:21  %l2_out_buffer_63_24 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_24"/></StgValue>
</operation>

<operation id="833" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:22  %l2_out_buffer_63_25 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_25"/></StgValue>
</operation>

<operation id="834" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:23  %l2_out_buffer_63_26 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_26"/></StgValue>
</operation>

<operation id="835" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:24  %l2_out_buffer_63_27 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_27"/></StgValue>
</operation>

<operation id="836" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:25  %l2_out_buffer_63_28 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_28"/></StgValue>
</operation>

<operation id="837" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:26  %l2_out_buffer_63_29 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_29"/></StgValue>
</operation>

<operation id="838" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:27  %l2_out_buffer_63_30 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_30"/></StgValue>
</operation>

<operation id="839" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:28  %l2_out_buffer_63_31 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_31"/></StgValue>
</operation>

<operation id="840" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:29  %l2_out_buffer_63_32 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_32"/></StgValue>
</operation>

<operation id="841" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:30  %l2_out_buffer_63_33 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_33"/></StgValue>
</operation>

<operation id="842" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:31  %l2_out_buffer_63_34 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_34"/></StgValue>
</operation>

<operation id="843" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:32  %l2_out_buffer_63_35 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_35"/></StgValue>
</operation>

<operation id="844" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:33  %l2_out_buffer_63_36 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_36"/></StgValue>
</operation>

<operation id="845" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:34  %l2_out_buffer_63_37 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_37"/></StgValue>
</operation>

<operation id="846" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:35  %l2_out_buffer_63_38 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_38"/></StgValue>
</operation>

<operation id="847" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:36  %l2_out_buffer_63_39 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_39"/></StgValue>
</operation>

<operation id="848" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:37  %l2_out_buffer_63_40 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_40"/></StgValue>
</operation>

<operation id="849" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:38  %l2_out_buffer_63_41 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_41"/></StgValue>
</operation>

<operation id="850" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:39  %l2_out_buffer_63_42 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_42"/></StgValue>
</operation>

<operation id="851" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:40  %l2_out_buffer_63_43 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_43"/></StgValue>
</operation>

<operation id="852" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:41  %l2_out_buffer_63_44 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_44"/></StgValue>
</operation>

<operation id="853" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:42  %l2_out_buffer_63_45 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_45"/></StgValue>
</operation>

<operation id="854" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:43  %l2_out_buffer_63_46 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_46"/></StgValue>
</operation>

<operation id="855" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:44  %l2_out_buffer_63_47 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_47"/></StgValue>
</operation>

<operation id="856" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:45  %l2_out_buffer_63_48 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_48"/></StgValue>
</operation>

<operation id="857" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:46  %l2_out_buffer_63_49 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_49"/></StgValue>
</operation>

<operation id="858" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:47  %l2_out_buffer_63_50 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_50"/></StgValue>
</operation>

<operation id="859" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:48  %l2_out_buffer_63_51 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_51"/></StgValue>
</operation>

<operation id="860" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:49  %l2_out_buffer_63_52 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_52"/></StgValue>
</operation>

<operation id="861" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:50  %l2_out_buffer_63_53 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_53"/></StgValue>
</operation>

<operation id="862" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:51  %l2_out_buffer_63_54 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_54"/></StgValue>
</operation>

<operation id="863" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:52  %l2_out_buffer_63_55 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_55"/></StgValue>
</operation>

<operation id="864" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:53  %l2_out_buffer_63_56 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_56"/></StgValue>
</operation>

<operation id="865" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:54  %l2_out_buffer_63_57 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_57"/></StgValue>
</operation>

<operation id="866" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:55  %l2_out_buffer_63_58 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_58"/></StgValue>
</operation>

<operation id="867" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:56  %l2_out_buffer_63_59 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_59"/></StgValue>
</operation>

<operation id="868" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:57  %l2_out_buffer_63_60 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_60"/></StgValue>
</operation>

<operation id="869" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:58  %l2_out_buffer_63_61 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_61"/></StgValue>
</operation>

<operation id="870" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:59  %l2_out_buffer_63_62 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_62"/></StgValue>
</operation>

<operation id="871" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:60  %l2_out_buffer_63_63 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_63"/></StgValue>
</operation>

<operation id="872" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:61  %l2_out_buffer_63_64 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_64"/></StgValue>
</operation>

<operation id="873" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:62  %l2_out_buffer_63_65 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_65"/></StgValue>
</operation>

<operation id="874" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:63  %l2_out_buffer_63_3 = alloca i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_3"/></StgValue>
</operation>

<operation id="875" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:64  store i32 %l2_out_buffer_63_2, i32* %l2_out_buffer_63_3

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="876" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:65  store i32 %l2_out_buffer_62_2, i32* %l2_out_buffer_63_65

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="877" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:66  store i32 %l2_out_buffer_61_2, i32* %l2_out_buffer_63_64

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="878" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:67  store i32 %l2_out_buffer_60_2, i32* %l2_out_buffer_63_63

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="879" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:68  store i32 %l2_out_buffer_59_2, i32* %l2_out_buffer_63_62

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="880" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:69  store i32 %l2_out_buffer_58_2, i32* %l2_out_buffer_63_61

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="881" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:70  store i32 %l2_out_buffer_57_2, i32* %l2_out_buffer_63_60

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="882" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:71  store i32 %l2_out_buffer_56_2, i32* %l2_out_buffer_63_59

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="883" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:72  store i32 %l2_out_buffer_55_2, i32* %l2_out_buffer_63_58

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="884" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:73  store i32 %l2_out_buffer_54_2, i32* %l2_out_buffer_63_57

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="885" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:74  store i32 %l2_out_buffer_53_2, i32* %l2_out_buffer_63_56

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="886" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:75  store i32 %l2_out_buffer_52_2, i32* %l2_out_buffer_63_55

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="887" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:76  store i32 %l2_out_buffer_51_2, i32* %l2_out_buffer_63_54

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="888" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:77  store i32 %l2_out_buffer_50_2, i32* %l2_out_buffer_63_53

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="889" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:78  store i32 %l2_out_buffer_49_2, i32* %l2_out_buffer_63_52

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="890" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:79  store i32 %l2_out_buffer_48_2, i32* %l2_out_buffer_63_51

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="891" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:80  store i32 %l2_out_buffer_47_2, i32* %l2_out_buffer_63_50

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="892" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:81  store i32 %l2_out_buffer_46_2, i32* %l2_out_buffer_63_49

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="893" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:82  store i32 %l2_out_buffer_45_2, i32* %l2_out_buffer_63_48

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="894" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:83  store i32 %l2_out_buffer_44_2, i32* %l2_out_buffer_63_47

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="895" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:84  store i32 %l2_out_buffer_43_2, i32* %l2_out_buffer_63_46

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="896" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:85  store i32 %l2_out_buffer_42_2, i32* %l2_out_buffer_63_45

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="897" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:86  store i32 %l2_out_buffer_41_2, i32* %l2_out_buffer_63_44

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="898" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:87  store i32 %l2_out_buffer_40_2, i32* %l2_out_buffer_63_43

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="899" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:88  store i32 %l2_out_buffer_39_2, i32* %l2_out_buffer_63_42

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="900" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:89  store i32 %l2_out_buffer_38_2, i32* %l2_out_buffer_63_41

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="901" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:90  store i32 %l2_out_buffer_37_2, i32* %l2_out_buffer_63_40

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="902" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:91  store i32 %l2_out_buffer_36_2, i32* %l2_out_buffer_63_39

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="903" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:92  store i32 %l2_out_buffer_35_2, i32* %l2_out_buffer_63_38

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="904" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:93  store i32 %l2_out_buffer_34_2, i32* %l2_out_buffer_63_37

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="905" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:94  store i32 %l2_out_buffer_33_2, i32* %l2_out_buffer_63_36

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:95  store i32 %l2_out_buffer_32_2, i32* %l2_out_buffer_63_35

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:96  store i32 %l2_out_buffer_31_2, i32* %l2_out_buffer_63_34

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:97  store i32 %l2_out_buffer_30_2, i32* %l2_out_buffer_63_33

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:98  store i32 %l2_out_buffer_29_2, i32* %l2_out_buffer_63_32

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:99  store i32 %l2_out_buffer_28_2, i32* %l2_out_buffer_63_31

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:100  store i32 %l2_out_buffer_27_2, i32* %l2_out_buffer_63_30

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:101  store i32 %l2_out_buffer_26_2, i32* %l2_out_buffer_63_29

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:102  store i32 %l2_out_buffer_25_2, i32* %l2_out_buffer_63_28

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:103  store i32 %l2_out_buffer_24_2, i32* %l2_out_buffer_63_27

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:104  store i32 %l2_out_buffer_23_2, i32* %l2_out_buffer_63_26

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:105  store i32 %l2_out_buffer_22_2, i32* %l2_out_buffer_63_25

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:106  store i32 %l2_out_buffer_21_2, i32* %l2_out_buffer_63_24

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:107  store i32 %l2_out_buffer_20_2, i32* %l2_out_buffer_63_23

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:108  store i32 %l2_out_buffer_19_2, i32* %l2_out_buffer_63_22

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:109  store i32 %l2_out_buffer_18_2, i32* %l2_out_buffer_63_21

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:110  store i32 %l2_out_buffer_17_2, i32* %l2_out_buffer_63_20

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:111  store i32 %l2_out_buffer_16_2, i32* %l2_out_buffer_63_19

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:112  store i32 %l2_out_buffer_15_2, i32* %l2_out_buffer_63_18

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:113  store i32 %l2_out_buffer_14_2, i32* %l2_out_buffer_63_17

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:114  store i32 %l2_out_buffer_13_2, i32* %l2_out_buffer_63_16

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:115  store i32 %l2_out_buffer_12_2, i32* %l2_out_buffer_63_15

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:116  store i32 %l2_out_buffer_11_2, i32* %l2_out_buffer_63_14

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:117  store i32 %l2_out_buffer_10_2, i32* %l2_out_buffer_63_13

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:118  store i32 %l2_out_buffer_9_2, i32* %l2_out_buffer_63_12

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:119  store i32 %l2_out_buffer_8_2, i32* %l2_out_buffer_63_11

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:120  store i32 %l2_out_buffer_7_2, i32* %l2_out_buffer_63_10

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:121  store i32 %l2_out_buffer_6_2, i32* %l2_out_buffer_63_9

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:122  store i32 %l2_out_buffer_5_2, i32* %l2_out_buffer_63_8

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:123  store i32 %l2_out_buffer_4_2, i32* %l2_out_buffer_63_7

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:124  store i32 %l2_out_buffer_3_2, i32* %l2_out_buffer_63_6

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:125  store i32 %l2_out_buffer_2_2, i32* %l2_out_buffer_63_5

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:126  store i32 %l2_out_buffer_1_2, i32* %l2_out_buffer_63_4

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:127  store i32 %l2_out_buffer_0_2, i32* %l2_out_buffer_63_1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:128  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="940" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %i2_0 = phi i7 [ %i_4, %l2_bias_relu_write_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="941" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln134 = icmp eq i7 %i2_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="942" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="943" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %i_4 = add i7 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="944" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln134, label %2, label %l2_bias_relu_write_begin

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="945" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="7">
<![CDATA[
l2_bias_relu_write_begin:67  %zext_ln137 = zext i7 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l2_bias_relu_write_begin:68  %l2_biases_addr = getelementptr inbounds [64 x i8]* @l2_biases, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="l2_biases_addr"/></StgValue>
</operation>

<operation id="947" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="6">
<![CDATA[
l2_bias_relu_write_begin:69  %l2_biases_load = load i8* %l2_biases_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_biases_load"/></StgValue>
</operation>

<operation id="948" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="6" op_0_bw="7">
<![CDATA[
l2_bias_relu_write_begin:71  %trunc_ln137 = trunc i7 %i2_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="949" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="951" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="953" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="955" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="957" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="959" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="960" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="961" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="963" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="964" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="965" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="967" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="968" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="969" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="971" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="973" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="975" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="976" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="977" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="979" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="981" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="983" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="985" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="987" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="989" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="990" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="991" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="992" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="993" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="994" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="995" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="996" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="997" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="998" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="999" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1000" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1001" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1002" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1003" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1004" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1005" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1006" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1008" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1009" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1011" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0">
<![CDATA[
l2_bias_relu_write_begin.l2_bias_relu_write_end_crit_edge:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1012" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="trunc_ln137" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %l2_bias_relu_write_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1013" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:0  %l2_out_buffer_63_1_s = load i32* %l2_out_buffer_63_1

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_1_s"/></StgValue>
</operation>

<operation id="1014" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:1  %l2_out_buffer_63_4_s = load i32* %l2_out_buffer_63_4

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_4_s"/></StgValue>
</operation>

<operation id="1015" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:2  %l2_out_buffer_63_5_s = load i32* %l2_out_buffer_63_5

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_5_s"/></StgValue>
</operation>

<operation id="1016" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:3  %l2_out_buffer_63_6_s = load i32* %l2_out_buffer_63_6

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_6_s"/></StgValue>
</operation>

<operation id="1017" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:4  %l2_out_buffer_63_7_s = load i32* %l2_out_buffer_63_7

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_7_s"/></StgValue>
</operation>

<operation id="1018" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:5  %l2_out_buffer_63_8_s = load i32* %l2_out_buffer_63_8

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_8_s"/></StgValue>
</operation>

<operation id="1019" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:6  %l2_out_buffer_63_9_s = load i32* %l2_out_buffer_63_9

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_9_s"/></StgValue>
</operation>

<operation id="1020" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:7  %l2_out_buffer_63_10_1 = load i32* %l2_out_buffer_63_10

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_10_1"/></StgValue>
</operation>

<operation id="1021" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:8  %l2_out_buffer_63_11_1 = load i32* %l2_out_buffer_63_11

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_11_1"/></StgValue>
</operation>

<operation id="1022" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:9  %l2_out_buffer_63_12_1 = load i32* %l2_out_buffer_63_12

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_12_1"/></StgValue>
</operation>

<operation id="1023" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:10  %l2_out_buffer_63_13_1 = load i32* %l2_out_buffer_63_13

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_13_1"/></StgValue>
</operation>

<operation id="1024" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:11  %l2_out_buffer_63_14_1 = load i32* %l2_out_buffer_63_14

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_14_1"/></StgValue>
</operation>

<operation id="1025" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:12  %l2_out_buffer_63_15_1 = load i32* %l2_out_buffer_63_15

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_15_1"/></StgValue>
</operation>

<operation id="1026" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:13  %l2_out_buffer_63_16_1 = load i32* %l2_out_buffer_63_16

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_16_1"/></StgValue>
</operation>

<operation id="1027" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:14  %l2_out_buffer_63_17_1 = load i32* %l2_out_buffer_63_17

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_17_1"/></StgValue>
</operation>

<operation id="1028" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:15  %l2_out_buffer_63_18_1 = load i32* %l2_out_buffer_63_18

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_18_1"/></StgValue>
</operation>

<operation id="1029" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:16  %l2_out_buffer_63_19_1 = load i32* %l2_out_buffer_63_19

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_19_1"/></StgValue>
</operation>

<operation id="1030" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:17  %l2_out_buffer_63_20_1 = load i32* %l2_out_buffer_63_20

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_20_1"/></StgValue>
</operation>

<operation id="1031" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:18  %l2_out_buffer_63_21_1 = load i32* %l2_out_buffer_63_21

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_21_1"/></StgValue>
</operation>

<operation id="1032" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:19  %l2_out_buffer_63_22_1 = load i32* %l2_out_buffer_63_22

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_22_1"/></StgValue>
</operation>

<operation id="1033" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:20  %l2_out_buffer_63_23_1 = load i32* %l2_out_buffer_63_23

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_23_1"/></StgValue>
</operation>

<operation id="1034" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:21  %l2_out_buffer_63_24_1 = load i32* %l2_out_buffer_63_24

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_24_1"/></StgValue>
</operation>

<operation id="1035" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:22  %l2_out_buffer_63_25_1 = load i32* %l2_out_buffer_63_25

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_25_1"/></StgValue>
</operation>

<operation id="1036" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:23  %l2_out_buffer_63_26_1 = load i32* %l2_out_buffer_63_26

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_26_1"/></StgValue>
</operation>

<operation id="1037" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:24  %l2_out_buffer_63_27_1 = load i32* %l2_out_buffer_63_27

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_27_1"/></StgValue>
</operation>

<operation id="1038" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:25  %l2_out_buffer_63_28_1 = load i32* %l2_out_buffer_63_28

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_28_1"/></StgValue>
</operation>

<operation id="1039" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:26  %l2_out_buffer_63_29_1 = load i32* %l2_out_buffer_63_29

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_29_1"/></StgValue>
</operation>

<operation id="1040" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:27  %l2_out_buffer_63_30_1 = load i32* %l2_out_buffer_63_30

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_30_1"/></StgValue>
</operation>

<operation id="1041" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:28  %l2_out_buffer_63_31_1 = load i32* %l2_out_buffer_63_31

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_31_1"/></StgValue>
</operation>

<operation id="1042" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:29  %l2_out_buffer_63_32_1 = load i32* %l2_out_buffer_63_32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_32_1"/></StgValue>
</operation>

<operation id="1043" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:30  %l2_out_buffer_63_33_1 = load i32* %l2_out_buffer_63_33

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_33_1"/></StgValue>
</operation>

<operation id="1044" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:31  %l2_out_buffer_63_34_1 = load i32* %l2_out_buffer_63_34

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_34_1"/></StgValue>
</operation>

<operation id="1045" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:32  %l2_out_buffer_63_35_1 = load i32* %l2_out_buffer_63_35

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_35_1"/></StgValue>
</operation>

<operation id="1046" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:33  %l2_out_buffer_63_36_1 = load i32* %l2_out_buffer_63_36

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_36_1"/></StgValue>
</operation>

<operation id="1047" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:34  %l2_out_buffer_63_37_1 = load i32* %l2_out_buffer_63_37

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_37_1"/></StgValue>
</operation>

<operation id="1048" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:35  %l2_out_buffer_63_38_1 = load i32* %l2_out_buffer_63_38

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_38_1"/></StgValue>
</operation>

<operation id="1049" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:36  %l2_out_buffer_63_39_1 = load i32* %l2_out_buffer_63_39

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_39_1"/></StgValue>
</operation>

<operation id="1050" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:37  %l2_out_buffer_63_40_1 = load i32* %l2_out_buffer_63_40

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_40_1"/></StgValue>
</operation>

<operation id="1051" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:38  %l2_out_buffer_63_41_1 = load i32* %l2_out_buffer_63_41

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_41_1"/></StgValue>
</operation>

<operation id="1052" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:39  %l2_out_buffer_63_42_1 = load i32* %l2_out_buffer_63_42

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_42_1"/></StgValue>
</operation>

<operation id="1053" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:40  %l2_out_buffer_63_43_1 = load i32* %l2_out_buffer_63_43

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_43_1"/></StgValue>
</operation>

<operation id="1054" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:41  %l2_out_buffer_63_44_1 = load i32* %l2_out_buffer_63_44

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_44_1"/></StgValue>
</operation>

<operation id="1055" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:42  %l2_out_buffer_63_45_1 = load i32* %l2_out_buffer_63_45

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_45_1"/></StgValue>
</operation>

<operation id="1056" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:43  %l2_out_buffer_63_46_1 = load i32* %l2_out_buffer_63_46

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_46_1"/></StgValue>
</operation>

<operation id="1057" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:44  %l2_out_buffer_63_47_1 = load i32* %l2_out_buffer_63_47

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_47_1"/></StgValue>
</operation>

<operation id="1058" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:45  %l2_out_buffer_63_48_1 = load i32* %l2_out_buffer_63_48

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_48_1"/></StgValue>
</operation>

<operation id="1059" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:46  %l2_out_buffer_63_49_1 = load i32* %l2_out_buffer_63_49

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_49_1"/></StgValue>
</operation>

<operation id="1060" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:47  %l2_out_buffer_63_50_1 = load i32* %l2_out_buffer_63_50

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_50_1"/></StgValue>
</operation>

<operation id="1061" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:48  %l2_out_buffer_63_51_1 = load i32* %l2_out_buffer_63_51

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_51_1"/></StgValue>
</operation>

<operation id="1062" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:49  %l2_out_buffer_63_52_1 = load i32* %l2_out_buffer_63_52

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_52_1"/></StgValue>
</operation>

<operation id="1063" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:50  %l2_out_buffer_63_53_1 = load i32* %l2_out_buffer_63_53

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_53_1"/></StgValue>
</operation>

<operation id="1064" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:51  %l2_out_buffer_63_54_1 = load i32* %l2_out_buffer_63_54

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_54_1"/></StgValue>
</operation>

<operation id="1065" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:52  %l2_out_buffer_63_55_1 = load i32* %l2_out_buffer_63_55

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_55_1"/></StgValue>
</operation>

<operation id="1066" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:53  %l2_out_buffer_63_56_1 = load i32* %l2_out_buffer_63_56

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_56_1"/></StgValue>
</operation>

<operation id="1067" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:54  %l2_out_buffer_63_57_1 = load i32* %l2_out_buffer_63_57

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_57_1"/></StgValue>
</operation>

<operation id="1068" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:55  %l2_out_buffer_63_58_1 = load i32* %l2_out_buffer_63_58

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_58_1"/></StgValue>
</operation>

<operation id="1069" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:56  %l2_out_buffer_63_59_1 = load i32* %l2_out_buffer_63_59

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_59_1"/></StgValue>
</operation>

<operation id="1070" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:57  %l2_out_buffer_63_60_1 = load i32* %l2_out_buffer_63_60

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_60_1"/></StgValue>
</operation>

<operation id="1071" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:58  %l2_out_buffer_63_61_1 = load i32* %l2_out_buffer_63_61

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_61_1"/></StgValue>
</operation>

<operation id="1072" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:59  %l2_out_buffer_63_62_1 = load i32* %l2_out_buffer_63_62

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_62_1"/></StgValue>
</operation>

<operation id="1073" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:60  %l2_out_buffer_63_63_1 = load i32* %l2_out_buffer_63_63

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_63_1"/></StgValue>
</operation>

<operation id="1074" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:61  %l2_out_buffer_63_64_1 = load i32* %l2_out_buffer_63_64

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_64_1"/></StgValue>
</operation>

<operation id="1075" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:62  %l2_out_buffer_63_65_1 = load i32* %l2_out_buffer_63_65

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_65_1"/></StgValue>
</operation>

<operation id="1076" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:63  %l2_out_buffer_63_3_s = load i32* %l2_out_buffer_63_3

]]></Node>
<StgValue><ssdm name="l2_out_buffer_63_3_s"/></StgValue>
</operation>

<operation id="1077" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:64  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="1078" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l2_bias_relu_write_begin:65  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1079" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l2_bias_relu_write_begin:66  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="1080" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="6">
<![CDATA[
l2_bias_relu_write_begin:69  %l2_biases_load = load i8* %l2_biases_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_biases_load"/></StgValue>
</operation>

<operation id="1081" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="8">
<![CDATA[
l2_bias_relu_write_begin:70  %sext_ln137 = sext i8 %l2_biases_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="1082" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="6">
<![CDATA[
l2_bias_relu_write_begin:72  %tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %l2_out_buffer_63_1_s, i32 %l2_out_buffer_63_4_s, i32 %l2_out_buffer_63_5_s, i32 %l2_out_buffer_63_6_s, i32 %l2_out_buffer_63_7_s, i32 %l2_out_buffer_63_8_s, i32 %l2_out_buffer_63_9_s, i32 %l2_out_buffer_63_10_1, i32 %l2_out_buffer_63_11_1, i32 %l2_out_buffer_63_12_1, i32 %l2_out_buffer_63_13_1, i32 %l2_out_buffer_63_14_1, i32 %l2_out_buffer_63_15_1, i32 %l2_out_buffer_63_16_1, i32 %l2_out_buffer_63_17_1, i32 %l2_out_buffer_63_18_1, i32 %l2_out_buffer_63_19_1, i32 %l2_out_buffer_63_20_1, i32 %l2_out_buffer_63_21_1, i32 %l2_out_buffer_63_22_1, i32 %l2_out_buffer_63_23_1, i32 %l2_out_buffer_63_24_1, i32 %l2_out_buffer_63_25_1, i32 %l2_out_buffer_63_26_1, i32 %l2_out_buffer_63_27_1, i32 %l2_out_buffer_63_28_1, i32 %l2_out_buffer_63_29_1, i32 %l2_out_buffer_63_30_1, i32 %l2_out_buffer_63_31_1, i32 %l2_out_buffer_63_32_1, i32 %l2_out_buffer_63_33_1, i32 %l2_out_buffer_63_34_1, i32 %l2_out_buffer_63_35_1, i32 %l2_out_buffer_63_36_1, i32 %l2_out_buffer_63_37_1, i32 %l2_out_buffer_63_38_1, i32 %l2_out_buffer_63_39_1, i32 %l2_out_buffer_63_40_1, i32 %l2_out_buffer_63_41_1, i32 %l2_out_buffer_63_42_1, i32 %l2_out_buffer_63_43_1, i32 %l2_out_buffer_63_44_1, i32 %l2_out_buffer_63_45_1, i32 %l2_out_buffer_63_46_1, i32 %l2_out_buffer_63_47_1, i32 %l2_out_buffer_63_48_1, i32 %l2_out_buffer_63_49_1, i32 %l2_out_buffer_63_50_1, i32 %l2_out_buffer_63_51_1, i32 %l2_out_buffer_63_52_1, i32 %l2_out_buffer_63_53_1, i32 %l2_out_buffer_63_54_1, i32 %l2_out_buffer_63_55_1, i32 %l2_out_buffer_63_56_1, i32 %l2_out_buffer_63_57_1, i32 %l2_out_buffer_63_58_1, i32 %l2_out_buffer_63_59_1, i32 %l2_out_buffer_63_60_1, i32 %l2_out_buffer_63_61_1, i32 %l2_out_buffer_63_62_1, i32 %l2_out_buffer_63_63_1, i32 %l2_out_buffer_63_64_1, i32 %l2_out_buffer_63_65_1, i32 %l2_out_buffer_63_3_s, i6 %trunc_ln137)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1083" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l2_bias_relu_write_begin:73  %add_ln137 = add nsw i32 %sext_ln137, %tmp_1

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="1084" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l2_bias_relu_write_begin:74  %trunc_ln3 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %add_ln137, i32 8, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="1085" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l2_bias_relu_write_begin:75  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln137, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1086" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
l2_bias_relu_write_begin:76  %l2_out_buffer_0_4 = select i1 %tmp, i23 0, i23 %trunc_ln3

]]></Node>
<StgValue><ssdm name="l2_out_buffer_0_4"/></StgValue>
</operation>

<operation id="1087" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="23">
<![CDATA[
l2_bias_relu_write_begin:77  %l2_out_buffer_0_5 = zext i23 %l2_out_buffer_0_4 to i32

]]></Node>
<StgValue><ssdm name="l2_out_buffer_0_5"/></StgValue>
</operation>

<operation id="1088" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
l2_bias_relu_write_begin:78  switch i6 %trunc_ln137, label %branch63 [
    i6 0, label %l2_bias_relu_write_begin.l2_bias_relu_write_end_crit_edge
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
    i6 -14, label %branch50
    i6 -13, label %branch51
    i6 -12, label %branch52
    i6 -11, label %branch53
    i6 -10, label %branch54
    i6 -9, label %branch55
    i6 -8, label %branch56
    i6 -7, label %branch57
    i6 -6, label %branch58
    i6 -5, label %branch59
    i6 -4, label %branch60
    i6 -3, label %branch61
    i6 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="1089" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch62:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_65

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1090" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch61:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_64

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1091" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch60:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_63

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1092" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch59:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_62

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1093" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch58:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_61

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1094" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch57:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_60

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1095" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch56:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_59

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1096" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch55:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_58

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1097" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch54:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_57

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1098" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch53:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_56

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1099" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch52:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_55

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch51:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_54

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch50:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_53

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch49:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_52

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch48:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_51

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch47:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_50

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch46:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_49

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch45:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_48

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch44:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_47

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch43:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_46

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch42:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_45

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch41:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_44

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch40:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_43

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch39:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_42

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch38:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_41

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch37:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_40

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch36:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_39

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch35:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_38

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch34:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_37

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch33:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_36

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch32:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_35

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch31:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_34

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch30:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_33

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch29:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_32

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch28:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_31

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch27:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_30

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch26:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_29

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch25:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_28

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch24:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_27

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch23:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_26

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch22:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_25

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch21:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_24

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch20:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_23

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch19:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_22

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch18:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_21

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch17:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_20

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch16:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_19

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch15:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_18

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch14:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_17

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch13:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_16

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch12:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_15

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch11:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_14

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch10:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_13

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch9:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_12

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch8:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_11

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch7:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_10

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch6:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_9

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch5:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_8

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch4:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_7

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch3:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_6

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch2:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_5

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch1:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_4

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
l2_bias_relu_write_begin.l2_bias_relu_write_end_crit_edge:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch63:0  store i32 %l2_out_buffer_0_5, i32* %l2_out_buffer_63_3

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="16" op_0_bw="23">
<![CDATA[
l2_bias_relu_write_end:0  %tmp_20 = trunc i23 %l2_out_buffer_0_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1154" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
l2_bias_relu_write_end:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %l2_out_V, i16 %tmp_20)

]]></Node>
<StgValue><ssdm name="write_ln140"/></StgValue>
</operation>

<operation id="1155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l2_bias_relu_write_end:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str12, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="1156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
l2_bias_relu_write_end:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln142"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
