
testeADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003750  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080038e4  080038e4  000138e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003914  08003914  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003914  08003914  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003914  08003914  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003914  08003914  00013914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003918  08003918  00013918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800391c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000084  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000090  20000090  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007dcd  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000165a  00000000  00000000  00027e09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000600  00000000  00000000  00029468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000548  00000000  00000000  00029a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f637  00000000  00000000  00029fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009270  00000000  00000000  000495e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c4238  00000000  00000000  00052857  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00116a8f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001684  00000000  00000000  00116ae0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080038cc 	.word	0x080038cc

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080038cc 	.word	0x080038cc

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 facc 	bl	8000774 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f870 	bl	80002c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f93c 	bl	800045c <MX_GPIO_Init>
  MX_ADC1_Init();
 80001e4:	f000 f8ca 	bl	800037c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  tick = HAL_GetTick();
 80001e8:	f000 fb1e 	bl	8000828 <HAL_GetTick>
 80001ec:	4603      	mov	r3, r0
 80001ee:	4a2b      	ldr	r2, [pc, #172]	; (800029c <main+0xc8>)
 80001f0:	6013      	str	r3, [r2, #0]
  currentBtnState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 80001f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001f6:	482a      	ldr	r0, [pc, #168]	; (80002a0 <main+0xcc>)
 80001f8:	f001 fecc 	bl	8001f94 <HAL_GPIO_ReadPin>
 80001fc:	4603      	mov	r3, r0
 80001fe:	461a      	mov	r2, r3
 8000200:	4b28      	ldr	r3, [pc, #160]	; (80002a4 <main+0xd0>)
 8000202:	701a      	strb	r2, [r3, #0]
  btn_action = currentBtnState;
 8000204:	4b27      	ldr	r3, [pc, #156]	; (80002a4 <main+0xd0>)
 8000206:	781a      	ldrb	r2, [r3, #0]
 8000208:	4b27      	ldr	r3, [pc, #156]	; (80002a8 <main+0xd4>)
 800020a:	701a      	strb	r2, [r3, #0]
  delay = 1000;
 800020c:	4b27      	ldr	r3, [pc, #156]	; (80002ac <main+0xd8>)
 800020e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000212:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  currentBtnState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000214:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000218:	4821      	ldr	r0, [pc, #132]	; (80002a0 <main+0xcc>)
 800021a:	f001 febb 	bl	8001f94 <HAL_GPIO_ReadPin>
 800021e:	4603      	mov	r3, r0
 8000220:	461a      	mov	r2, r3
 8000222:	4b20      	ldr	r3, [pc, #128]	; (80002a4 <main+0xd0>)
 8000224:	701a      	strb	r2, [r3, #0]

	  if(currentBtnState!=previousBtnState)
 8000226:	4b1f      	ldr	r3, [pc, #124]	; (80002a4 <main+0xd0>)
 8000228:	781a      	ldrb	r2, [r3, #0]
 800022a:	4b21      	ldr	r3, [pc, #132]	; (80002b0 <main+0xdc>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	429a      	cmp	r2, r3
 8000230:	d004      	beq.n	800023c <main+0x68>
	  {
		  tick = HAL_GetTick();
 8000232:	f000 faf9 	bl	8000828 <HAL_GetTick>
 8000236:	4603      	mov	r3, r0
 8000238:	4a18      	ldr	r2, [pc, #96]	; (800029c <main+0xc8>)
 800023a:	6013      	str	r3, [r2, #0]
	  }

	  if((HAL_GetTick() - tick) > delay)
 800023c:	f000 faf4 	bl	8000828 <HAL_GetTick>
 8000240:	4602      	mov	r2, r0
 8000242:	4b16      	ldr	r3, [pc, #88]	; (800029c <main+0xc8>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	1ad2      	subs	r2, r2, r3
 8000248:	4b18      	ldr	r3, [pc, #96]	; (80002ac <main+0xd8>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	429a      	cmp	r2, r3
 800024e:	d903      	bls.n	8000258 <main+0x84>
	  {
		  btn_action = currentBtnState;
 8000250:	4b14      	ldr	r3, [pc, #80]	; (80002a4 <main+0xd0>)
 8000252:	781a      	ldrb	r2, [r3, #0]
 8000254:	4b14      	ldr	r3, [pc, #80]	; (80002a8 <main+0xd4>)
 8000256:	701a      	strb	r2, [r3, #0]
	  }

	  if (btn_action == 0 && btn_lock == 0)
 8000258:	4b13      	ldr	r3, [pc, #76]	; (80002a8 <main+0xd4>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d10c      	bne.n	800027a <main+0xa6>
 8000260:	4b14      	ldr	r3, [pc, #80]	; (80002b4 <main+0xe0>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	2b00      	cmp	r3, #0
 8000266:	d108      	bne.n	800027a <main+0xa6>
	  {
		  btn_lock = 1;
 8000268:	4b12      	ldr	r3, [pc, #72]	; (80002b4 <main+0xe0>)
 800026a:	2201      	movs	r2, #1
 800026c:	601a      	str	r2, [r3, #0]
		  tensao_media = teste_ADC(&hadc1);
 800026e:	4812      	ldr	r0, [pc, #72]	; (80002b8 <main+0xe4>)
 8000270:	f000 fa02 	bl	8000678 <teste_ADC>
 8000274:	4603      	mov	r3, r0
 8000276:	4a11      	ldr	r2, [pc, #68]	; (80002bc <main+0xe8>)
 8000278:	6013      	str	r3, [r2, #0]
	  }

	  if (btn_action == 1 && btn_lock == 1)
 800027a:	4b0b      	ldr	r3, [pc, #44]	; (80002a8 <main+0xd4>)
 800027c:	781b      	ldrb	r3, [r3, #0]
 800027e:	2b01      	cmp	r3, #1
 8000280:	d106      	bne.n	8000290 <main+0xbc>
 8000282:	4b0c      	ldr	r3, [pc, #48]	; (80002b4 <main+0xe0>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	2b01      	cmp	r3, #1
 8000288:	d102      	bne.n	8000290 <main+0xbc>
	  {
		  btn_lock = 0;
 800028a:	4b0a      	ldr	r3, [pc, #40]	; (80002b4 <main+0xe0>)
 800028c:	2200      	movs	r2, #0
 800028e:	601a      	str	r2, [r3, #0]
	  }
	  previousBtnState = currentBtnState;
 8000290:	4b04      	ldr	r3, [pc, #16]	; (80002a4 <main+0xd0>)
 8000292:	781a      	ldrb	r2, [r3, #0]
 8000294:	4b06      	ldr	r3, [pc, #24]	; (80002b0 <main+0xdc>)
 8000296:	701a      	strb	r2, [r3, #0]
	  currentBtnState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000298:	e7bc      	b.n	8000214 <main+0x40>
 800029a:	bf00      	nop
 800029c:	20000084 	.word	0x20000084
 80002a0:	48000800 	.word	0x48000800
 80002a4:	20000088 	.word	0x20000088
 80002a8:	2000008a 	.word	0x2000008a
 80002ac:	20000080 	.word	0x20000080
 80002b0:	20000089 	.word	0x20000089
 80002b4:	20000078 	.word	0x20000078
 80002b8:	20000028 	.word	0x20000028
 80002bc:	2000007c 	.word	0x2000007c

080002c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b0a6      	sub	sp, #152	; 0x98
 80002c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80002ca:	2228      	movs	r2, #40	; 0x28
 80002cc:	2100      	movs	r1, #0
 80002ce:	4618      	mov	r0, r3
 80002d0:	f003 faf4 	bl	80038bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002d8:	2200      	movs	r2, #0
 80002da:	601a      	str	r2, [r3, #0]
 80002dc:	605a      	str	r2, [r3, #4]
 80002de:	609a      	str	r2, [r3, #8]
 80002e0:	60da      	str	r2, [r3, #12]
 80002e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002e4:	1d3b      	adds	r3, r7, #4
 80002e6:	2258      	movs	r2, #88	; 0x58
 80002e8:	2100      	movs	r1, #0
 80002ea:	4618      	mov	r0, r3
 80002ec:	f003 fae6 	bl	80038bc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002f0:	2302      	movs	r3, #2
 80002f2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002f4:	2301      	movs	r3, #1
 80002f6:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002f8:	2310      	movs	r3, #16
 80002fa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002fe:	2302      	movs	r3, #2
 8000300:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000304:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000308:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800030c:	2300      	movs	r3, #0
 800030e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000312:	2300      	movs	r3, #0
 8000314:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000318:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800031c:	4618      	mov	r0, r3
 800031e:	f001 fe51 	bl	8001fc4 <HAL_RCC_OscConfig>
 8000322:	4603      	mov	r3, r0
 8000324:	2b00      	cmp	r3, #0
 8000326:	d001      	beq.n	800032c <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000328:	f000 f8d0 	bl	80004cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032c:	230f      	movs	r3, #15
 800032e:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000330:	2300      	movs	r3, #0
 8000332:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000334:	2300      	movs	r3, #0
 8000336:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000338:	2300      	movs	r3, #0
 800033a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800033c:	2300      	movs	r3, #0
 800033e:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000340:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000344:	2100      	movs	r1, #0
 8000346:	4618      	mov	r0, r3
 8000348:	f002 fe90 	bl	800306c <HAL_RCC_ClockConfig>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d001      	beq.n	8000356 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000352:	f000 f8bb 	bl	80004cc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000356:	2380      	movs	r3, #128	; 0x80
 8000358:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800035a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800035e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	4618      	mov	r0, r3
 8000364:	f003 f868 	bl	8003438 <HAL_RCCEx_PeriphCLKConfig>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800036e:	f000 f8ad 	bl	80004cc <Error_Handler>
  }
}
 8000372:	bf00      	nop
 8000374:	3798      	adds	r7, #152	; 0x98
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
	...

0800037c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b08a      	sub	sp, #40	; 0x28
 8000380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000382:	f107 031c 	add.w	r3, r7, #28
 8000386:	2200      	movs	r2, #0
 8000388:	601a      	str	r2, [r3, #0]
 800038a:	605a      	str	r2, [r3, #4]
 800038c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800038e:	1d3b      	adds	r3, r7, #4
 8000390:	2200      	movs	r2, #0
 8000392:	601a      	str	r2, [r3, #0]
 8000394:	605a      	str	r2, [r3, #4]
 8000396:	609a      	str	r2, [r3, #8]
 8000398:	60da      	str	r2, [r3, #12]
 800039a:	611a      	str	r2, [r3, #16]
 800039c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800039e:	4b2e      	ldr	r3, [pc, #184]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80003a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003a6:	4b2c      	ldr	r3, [pc, #176]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80003ac:	4b2a      	ldr	r3, [pc, #168]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003b2:	4b29      	ldr	r3, [pc, #164]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80003b8:	4b27      	ldr	r3, [pc, #156]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80003be:	4b26      	ldr	r3, [pc, #152]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003c6:	4b24      	ldr	r3, [pc, #144]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003cc:	4b22      	ldr	r3, [pc, #136]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003ce:	2201      	movs	r2, #1
 80003d0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003d2:	4b21      	ldr	r3, [pc, #132]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80003d8:	4b1f      	ldr	r3, [pc, #124]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003da:	2201      	movs	r2, #1
 80003dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80003de:	4b1e      	ldr	r3, [pc, #120]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003e6:	4b1c      	ldr	r3, [pc, #112]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003e8:	2204      	movs	r2, #4
 80003ea:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80003ec:	4b1a      	ldr	r3, [pc, #104]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80003f2:	4b19      	ldr	r3, [pc, #100]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80003f8:	4817      	ldr	r0, [pc, #92]	; (8000458 <MX_ADC1_Init+0xdc>)
 80003fa:	f000 fa21 	bl	8000840 <HAL_ADC_Init>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d001      	beq.n	8000408 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000404:	f000 f862 	bl	80004cc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000408:	2300      	movs	r3, #0
 800040a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800040c:	f107 031c 	add.w	r3, r7, #28
 8000410:	4619      	mov	r1, r3
 8000412:	4811      	ldr	r0, [pc, #68]	; (8000458 <MX_ADC1_Init+0xdc>)
 8000414:	f001 f992 	bl	800173c <HAL_ADCEx_MultiModeConfigChannel>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d001      	beq.n	8000422 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800041e:	f000 f855 	bl	80004cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000422:	2301      	movs	r3, #1
 8000424:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000426:	2301      	movs	r3, #1
 8000428:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800042a:	2300      	movs	r3, #0
 800042c:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800042e:	2300      	movs	r3, #0
 8000430:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000432:	2300      	movs	r3, #0
 8000434:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000436:	2300      	movs	r3, #0
 8000438:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800043a:	1d3b      	adds	r3, r7, #4
 800043c:	4619      	mov	r1, r3
 800043e:	4806      	ldr	r0, [pc, #24]	; (8000458 <MX_ADC1_Init+0xdc>)
 8000440:	f000 fe90 	bl	8001164 <HAL_ADC_ConfigChannel>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d001      	beq.n	800044e <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800044a:	f000 f83f 	bl	80004cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800044e:	bf00      	nop
 8000450:	3728      	adds	r7, #40	; 0x28
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	20000028 	.word	0x20000028

0800045c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b088      	sub	sp, #32
 8000460:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000462:	f107 030c 	add.w	r3, r7, #12
 8000466:	2200      	movs	r2, #0
 8000468:	601a      	str	r2, [r3, #0]
 800046a:	605a      	str	r2, [r3, #4]
 800046c:	609a      	str	r2, [r3, #8]
 800046e:	60da      	str	r2, [r3, #12]
 8000470:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000472:	4b14      	ldr	r3, [pc, #80]	; (80004c4 <MX_GPIO_Init+0x68>)
 8000474:	695b      	ldr	r3, [r3, #20]
 8000476:	4a13      	ldr	r2, [pc, #76]	; (80004c4 <MX_GPIO_Init+0x68>)
 8000478:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800047c:	6153      	str	r3, [r2, #20]
 800047e:	4b11      	ldr	r3, [pc, #68]	; (80004c4 <MX_GPIO_Init+0x68>)
 8000480:	695b      	ldr	r3, [r3, #20]
 8000482:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000486:	60bb      	str	r3, [r7, #8]
 8000488:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800048a:	4b0e      	ldr	r3, [pc, #56]	; (80004c4 <MX_GPIO_Init+0x68>)
 800048c:	695b      	ldr	r3, [r3, #20]
 800048e:	4a0d      	ldr	r2, [pc, #52]	; (80004c4 <MX_GPIO_Init+0x68>)
 8000490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000494:	6153      	str	r3, [r2, #20]
 8000496:	4b0b      	ldr	r3, [pc, #44]	; (80004c4 <MX_GPIO_Init+0x68>)
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800049e:	607b      	str	r3, [r7, #4]
 80004a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80004a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004a8:	2300      	movs	r3, #0
 80004aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ac:	2300      	movs	r3, #0
 80004ae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004b0:	f107 030c 	add.w	r3, r7, #12
 80004b4:	4619      	mov	r1, r3
 80004b6:	4804      	ldr	r0, [pc, #16]	; (80004c8 <MX_GPIO_Init+0x6c>)
 80004b8:	f001 fbe2 	bl	8001c80 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004bc:	bf00      	nop
 80004be:	3720      	adds	r7, #32
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	40021000 	.word	0x40021000
 80004c8:	48000800 	.word	0x48000800

080004cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004d0:	b672      	cpsid	i
}
 80004d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80004d4:	e7fe      	b.n	80004d4 <Error_Handler+0x8>
	...

080004d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004de:	4b0f      	ldr	r3, [pc, #60]	; (800051c <HAL_MspInit+0x44>)
 80004e0:	699b      	ldr	r3, [r3, #24]
 80004e2:	4a0e      	ldr	r2, [pc, #56]	; (800051c <HAL_MspInit+0x44>)
 80004e4:	f043 0301 	orr.w	r3, r3, #1
 80004e8:	6193      	str	r3, [r2, #24]
 80004ea:	4b0c      	ldr	r3, [pc, #48]	; (800051c <HAL_MspInit+0x44>)
 80004ec:	699b      	ldr	r3, [r3, #24]
 80004ee:	f003 0301 	and.w	r3, r3, #1
 80004f2:	607b      	str	r3, [r7, #4]
 80004f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004f6:	4b09      	ldr	r3, [pc, #36]	; (800051c <HAL_MspInit+0x44>)
 80004f8:	69db      	ldr	r3, [r3, #28]
 80004fa:	4a08      	ldr	r2, [pc, #32]	; (800051c <HAL_MspInit+0x44>)
 80004fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000500:	61d3      	str	r3, [r2, #28]
 8000502:	4b06      	ldr	r3, [pc, #24]	; (800051c <HAL_MspInit+0x44>)
 8000504:	69db      	ldr	r3, [r3, #28]
 8000506:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800050a:	603b      	str	r3, [r7, #0]
 800050c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800050e:	bf00      	nop
 8000510:	370c      	adds	r7, #12
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	40021000 	.word	0x40021000

08000520 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b08a      	sub	sp, #40	; 0x28
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000528:	f107 0314 	add.w	r3, r7, #20
 800052c:	2200      	movs	r2, #0
 800052e:	601a      	str	r2, [r3, #0]
 8000530:	605a      	str	r2, [r3, #4]
 8000532:	609a      	str	r2, [r3, #8]
 8000534:	60da      	str	r2, [r3, #12]
 8000536:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000540:	d124      	bne.n	800058c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000542:	4b14      	ldr	r3, [pc, #80]	; (8000594 <HAL_ADC_MspInit+0x74>)
 8000544:	695b      	ldr	r3, [r3, #20]
 8000546:	4a13      	ldr	r2, [pc, #76]	; (8000594 <HAL_ADC_MspInit+0x74>)
 8000548:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800054c:	6153      	str	r3, [r2, #20]
 800054e:	4b11      	ldr	r3, [pc, #68]	; (8000594 <HAL_ADC_MspInit+0x74>)
 8000550:	695b      	ldr	r3, [r3, #20]
 8000552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000556:	613b      	str	r3, [r7, #16]
 8000558:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800055a:	4b0e      	ldr	r3, [pc, #56]	; (8000594 <HAL_ADC_MspInit+0x74>)
 800055c:	695b      	ldr	r3, [r3, #20]
 800055e:	4a0d      	ldr	r2, [pc, #52]	; (8000594 <HAL_ADC_MspInit+0x74>)
 8000560:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000564:	6153      	str	r3, [r2, #20]
 8000566:	4b0b      	ldr	r3, [pc, #44]	; (8000594 <HAL_ADC_MspInit+0x74>)
 8000568:	695b      	ldr	r3, [r3, #20]
 800056a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800056e:	60fb      	str	r3, [r7, #12]
 8000570:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000572:	2301      	movs	r3, #1
 8000574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000576:	2303      	movs	r3, #3
 8000578:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057a:	2300      	movs	r3, #0
 800057c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800057e:	f107 0314 	add.w	r3, r7, #20
 8000582:	4619      	mov	r1, r3
 8000584:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000588:	f001 fb7a 	bl	8001c80 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800058c:	bf00      	nop
 800058e:	3728      	adds	r7, #40	; 0x28
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	40021000 	.word	0x40021000

08000598 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800059c:	e7fe      	b.n	800059c <NMI_Handler+0x4>

0800059e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005a2:	e7fe      	b.n	80005a2 <HardFault_Handler+0x4>

080005a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005a8:	e7fe      	b.n	80005a8 <MemManage_Handler+0x4>

080005aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005aa:	b480      	push	{r7}
 80005ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005ae:	e7fe      	b.n	80005ae <BusFault_Handler+0x4>

080005b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005b4:	e7fe      	b.n	80005b4 <UsageFault_Handler+0x4>

080005b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005b6:	b480      	push	{r7}
 80005b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005ba:	bf00      	nop
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr

080005c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005c8:	bf00      	nop
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr

080005d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005d2:	b480      	push	{r7}
 80005d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005d6:	bf00      	nop
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr

080005e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005e4:	f000 f90c 	bl	8000800 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005e8:	bf00      	nop
 80005ea:	bd80      	pop	{r7, pc}

080005ec <SystemInit>:
/**
 * @brief  Setup the microcontroller system
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
	/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <SystemInit+0x20>)
 80005f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005f6:	4a05      	ldr	r2, [pc, #20]	; (800060c <SystemInit+0x20>)
 80005f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000600:	bf00      	nop
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <ADC_Calibration>:
{
	HAL_ADC_DeInit(hadc);
}

void ADC_Calibration(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	6039      	str	r1, [r7, #0]
	HAL_ADCEx_Calibration_Start(hadc, SingleDiff);
 800061a:	6839      	ldr	r1, [r7, #0]
 800061c:	6878      	ldr	r0, [r7, #4]
 800061e:	f000 fd2e 	bl	800107e <HAL_ADCEx_Calibration_Start>
}
 8000622:	bf00      	nop
 8000624:	3708      	adds	r7, #8
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}

0800062a <ADC_Start>:

HAL_StatusTypeDef ADC_Start(ADC_HandleTypeDef* hadc)
{
 800062a:	b580      	push	{r7, lr}
 800062c:	b082      	sub	sp, #8
 800062e:	af00      	add	r7, sp, #0
 8000630:	6078      	str	r0, [r7, #4]
	return HAL_ADC_Start(hadc);
 8000632:	6878      	ldr	r0, [r7, #4]
 8000634:	f000 fafe 	bl	8000c34 <HAL_ADC_Start>
 8000638:	4603      	mov	r3, r0
}
 800063a:	4618      	mov	r0, r3
 800063c:	3708      	adds	r7, #8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}

08000642 <ADC_PollForConversion>:

HAL_StatusTypeDef ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000642:	b580      	push	{r7, lr}
 8000644:	b082      	sub	sp, #8
 8000646:	af00      	add	r7, sp, #0
 8000648:	6078      	str	r0, [r7, #4]
 800064a:	6039      	str	r1, [r7, #0]
	return HAL_ADC_PollForConversion(hadc, Timeout);
 800064c:	6839      	ldr	r1, [r7, #0]
 800064e:	6878      	ldr	r0, [r7, #4]
 8000650:	f000 fc06 	bl	8000e60 <HAL_ADC_PollForConversion>
 8000654:	4603      	mov	r3, r0
}
 8000656:	4618      	mov	r0, r3
 8000658:	3708      	adds	r7, #8
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}

0800065e <ADC_GetValue>:

uint32_t ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800065e:	b580      	push	{r7, lr}
 8000660:	b082      	sub	sp, #8
 8000662:	af00      	add	r7, sp, #0
 8000664:	6078      	str	r0, [r7, #4]
	return HAL_ADC_GetValue(hadc);
 8000666:	6878      	ldr	r0, [r7, #4]
 8000668:	f000 fcfc 	bl	8001064 <HAL_ADC_GetValue>
 800066c:	4603      	mov	r3, r0
}
 800066e:	4618      	mov	r0, r3
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
	...

08000678 <teste_ADC>:

uint32_t teste_ADC(ADC_HandleTypeDef* hadc)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b08e      	sub	sp, #56	; 0x38
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
	ADC_Calibration(hadc, ADC_SINGLE_ENDED);
 8000680:	2100      	movs	r1, #0
 8000682:	6878      	ldr	r0, [r7, #4]
 8000684:	f7ff ffc4 	bl	8000610 <ADC_Calibration>
	status = ADC_Start(hadc);
 8000688:	6878      	ldr	r0, [r7, #4]
 800068a:	f7ff ffce 	bl	800062a <ADC_Start>
 800068e:	4603      	mov	r3, r0
 8000690:	461a      	mov	r2, r3
 8000692:	4b21      	ldr	r3, [pc, #132]	; (8000718 <teste_ADC+0xa0>)
 8000694:	701a      	strb	r2, [r3, #0]
	uint32_t avrg_value = 0;
 8000696:	2300      	movs	r3, #0
 8000698:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t adc_values[10];
	if (status != HAL_OK)
 800069a:	4b1f      	ldr	r3, [pc, #124]	; (8000718 <teste_ADC+0xa0>)
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <teste_ADC+0x2e>
	{
		Error_Handler();
 80006a2:	f7ff ff13 	bl	80004cc <Error_Handler>
	}

	status = ADC_PollForConversion(hadc, 100);
 80006a6:	2164      	movs	r1, #100	; 0x64
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f7ff ffca 	bl	8000642 <ADC_PollForConversion>
 80006ae:	4603      	mov	r3, r0
 80006b0:	461a      	mov	r2, r3
 80006b2:	4b19      	ldr	r3, [pc, #100]	; (8000718 <teste_ADC+0xa0>)
 80006b4:	701a      	strb	r2, [r3, #0]
	if (status != HAL_OK)
 80006b6:	4b18      	ldr	r3, [pc, #96]	; (8000718 <teste_ADC+0xa0>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <teste_ADC+0x4a>
	{
		Error_Handler();
 80006be:	f7ff ff05 	bl	80004cc <Error_Handler>
	}
	for(int i=0; i<10;i++){
 80006c2:	2300      	movs	r3, #0
 80006c4:	633b      	str	r3, [r7, #48]	; 0x30
 80006c6:	e015      	b.n	80006f4 <teste_ADC+0x7c>
		adc_values[i] = ADC_GetValue(hadc);
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f7ff ffc8 	bl	800065e <ADC_GetValue>
 80006ce:	4602      	mov	r2, r0
 80006d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006d2:	009b      	lsls	r3, r3, #2
 80006d4:	3338      	adds	r3, #56	; 0x38
 80006d6:	443b      	add	r3, r7
 80006d8:	f843 2c30 	str.w	r2, [r3, #-48]
		avrg_value = avrg_value + adc_values[i];
 80006dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	3338      	adds	r3, #56	; 0x38
 80006e2:	443b      	add	r3, r7
 80006e4:	f853 3c30 	ldr.w	r3, [r3, #-48]
 80006e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80006ea:	4413      	add	r3, r2
 80006ec:	637b      	str	r3, [r7, #52]	; 0x34
	for(int i=0; i<10;i++){
 80006ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006f0:	3301      	adds	r3, #1
 80006f2:	633b      	str	r3, [r7, #48]	; 0x30
 80006f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006f6:	2b09      	cmp	r3, #9
 80006f8:	dde6      	ble.n	80006c8 <teste_ADC+0x50>
	}
	avrg_value = avrg_value*3300/40950;
 80006fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006fc:	f640 42e4 	movw	r2, #3300	; 0xce4
 8000700:	fb02 f303 	mul.w	r3, r2, r3
 8000704:	4a05      	ldr	r2, [pc, #20]	; (800071c <teste_ADC+0xa4>)
 8000706:	fba2 2303 	umull	r2, r3, r2, r3
 800070a:	0bdb      	lsrs	r3, r3, #15
 800070c:	637b      	str	r3, [r7, #52]	; 0x34
	return avrg_value;
 800070e:	6b7b      	ldr	r3, [r7, #52]	; 0x34

}
 8000710:	4618      	mov	r0, r3
 8000712:	3738      	adds	r7, #56	; 0x38
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	2000008b 	.word	0x2000008b
 800071c:	ccd99a67 	.word	0xccd99a67

08000720 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000720:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000758 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000724:	f7ff ff62 	bl	80005ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000728:	480c      	ldr	r0, [pc, #48]	; (800075c <LoopForever+0x6>)
  ldr r1, =_edata
 800072a:	490d      	ldr	r1, [pc, #52]	; (8000760 <LoopForever+0xa>)
  ldr r2, =_sidata
 800072c:	4a0d      	ldr	r2, [pc, #52]	; (8000764 <LoopForever+0xe>)
  movs r3, #0
 800072e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000730:	e002      	b.n	8000738 <LoopCopyDataInit>

08000732 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000732:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000734:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000736:	3304      	adds	r3, #4

08000738 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000738:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800073a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800073c:	d3f9      	bcc.n	8000732 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800073e:	4a0a      	ldr	r2, [pc, #40]	; (8000768 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000740:	4c0a      	ldr	r4, [pc, #40]	; (800076c <LoopForever+0x16>)
  movs r3, #0
 8000742:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000744:	e001      	b.n	800074a <LoopFillZerobss>

08000746 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000746:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000748:	3204      	adds	r2, #4

0800074a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800074a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800074c:	d3fb      	bcc.n	8000746 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800074e:	f003 f891 	bl	8003874 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000752:	f7ff fd3f 	bl	80001d4 <main>

08000756 <LoopForever>:

LoopForever:
    b LoopForever
 8000756:	e7fe      	b.n	8000756 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000758:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800075c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000760:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000764:	0800391c 	.word	0x0800391c
  ldr r2, =_sbss
 8000768:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800076c:	20000090 	.word	0x20000090

08000770 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000770:	e7fe      	b.n	8000770 <ADC1_2_IRQHandler>
	...

08000774 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000778:	4b08      	ldr	r3, [pc, #32]	; (800079c <HAL_Init+0x28>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4a07      	ldr	r2, [pc, #28]	; (800079c <HAL_Init+0x28>)
 800077e:	f043 0310 	orr.w	r3, r3, #16
 8000782:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000784:	2003      	movs	r0, #3
 8000786:	f001 fa47 	bl	8001c18 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800078a:	200f      	movs	r0, #15
 800078c:	f000 f808 	bl	80007a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000790:	f7ff fea2 	bl	80004d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000794:	2300      	movs	r3, #0
}
 8000796:	4618      	mov	r0, r3
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40022000 	.word	0x40022000

080007a0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007a8:	4b12      	ldr	r3, [pc, #72]	; (80007f4 <HAL_InitTick+0x54>)
 80007aa:	681a      	ldr	r2, [r3, #0]
 80007ac:	4b12      	ldr	r3, [pc, #72]	; (80007f8 <HAL_InitTick+0x58>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	4619      	mov	r1, r3
 80007b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80007be:	4618      	mov	r0, r3
 80007c0:	f001 fa51 	bl	8001c66 <HAL_SYSTICK_Config>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007ca:	2301      	movs	r3, #1
 80007cc:	e00e      	b.n	80007ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	2b0f      	cmp	r3, #15
 80007d2:	d80a      	bhi.n	80007ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007d4:	2200      	movs	r2, #0
 80007d6:	6879      	ldr	r1, [r7, #4]
 80007d8:	f04f 30ff 	mov.w	r0, #4294967295
 80007dc:	f001 fa27 	bl	8001c2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007e0:	4a06      	ldr	r2, [pc, #24]	; (80007fc <HAL_InitTick+0x5c>)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80007e6:	2300      	movs	r3, #0
 80007e8:	e000      	b.n	80007ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007ea:	2301      	movs	r3, #1
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	3708      	adds	r7, #8
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	20000000 	.word	0x20000000
 80007f8:	20000008 	.word	0x20000008
 80007fc:	20000004 	.word	0x20000004

08000800 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000804:	4b06      	ldr	r3, [pc, #24]	; (8000820 <HAL_IncTick+0x20>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	461a      	mov	r2, r3
 800080a:	4b06      	ldr	r3, [pc, #24]	; (8000824 <HAL_IncTick+0x24>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	4413      	add	r3, r2
 8000810:	4a04      	ldr	r2, [pc, #16]	; (8000824 <HAL_IncTick+0x24>)
 8000812:	6013      	str	r3, [r2, #0]
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	20000008 	.word	0x20000008
 8000824:	2000008c 	.word	0x2000008c

08000828 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  return uwTick;  
 800082c:	4b03      	ldr	r3, [pc, #12]	; (800083c <HAL_GetTick+0x14>)
 800082e:	681b      	ldr	r3, [r3, #0]
}
 8000830:	4618      	mov	r0, r3
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	2000008c 	.word	0x2000008c

08000840 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b09a      	sub	sp, #104	; 0x68
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000848:	2300      	movs	r3, #0
 800084a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800084e:	2300      	movs	r3, #0
 8000850:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000852:	2300      	movs	r3, #0
 8000854:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d101      	bne.n	8000860 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 800085c:	2301      	movs	r3, #1
 800085e:	e1e3      	b.n	8000c28 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	691b      	ldr	r3, [r3, #16]
 8000864:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086a:	f003 0310 	and.w	r3, r3, #16
 800086e:	2b00      	cmp	r3, #0
 8000870:	d176      	bne.n	8000960 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000876:	2b00      	cmp	r3, #0
 8000878:	d152      	bne.n	8000920 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	2200      	movs	r2, #0
 800087e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	2200      	movs	r2, #0
 8000884:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	2200      	movs	r2, #0
 800088a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	2200      	movs	r2, #0
 8000890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000894:	6878      	ldr	r0, [r7, #4]
 8000896:	f7ff fe43 	bl	8000520 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	689b      	ldr	r3, [r3, #8]
 80008a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d13b      	bne.n	8000920 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f001 f89d 	bl	80019e8 <ADC_Disable>
 80008ae:	4603      	mov	r3, r0
 80008b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b8:	f003 0310 	and.w	r3, r3, #16
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d12f      	bne.n	8000920 <HAL_ADC_Init+0xe0>
 80008c0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d12b      	bne.n	8000920 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80008d0:	f023 0302 	bic.w	r3, r3, #2
 80008d4:	f043 0202 	orr.w	r2, r3, #2
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	689a      	ldr	r2, [r3, #8]
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80008ea:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	689a      	ldr	r2, [r3, #8]
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80008fa:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80008fc:	4b92      	ldr	r3, [pc, #584]	; (8000b48 <HAL_ADC_Init+0x308>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a92      	ldr	r2, [pc, #584]	; (8000b4c <HAL_ADC_Init+0x30c>)
 8000902:	fba2 2303 	umull	r2, r3, r2, r3
 8000906:	0c9a      	lsrs	r2, r3, #18
 8000908:	4613      	mov	r3, r2
 800090a:	009b      	lsls	r3, r3, #2
 800090c:	4413      	add	r3, r2
 800090e:	005b      	lsls	r3, r3, #1
 8000910:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000912:	e002      	b.n	800091a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	3b01      	subs	r3, #1
 8000918:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d1f9      	bne.n	8000914 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	689b      	ldr	r3, [r3, #8]
 8000926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092a:	2b00      	cmp	r3, #0
 800092c:	d007      	beq.n	800093e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	689b      	ldr	r3, [r3, #8]
 8000934:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000938:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800093c:	d110      	bne.n	8000960 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000942:	f023 0312 	bic.w	r3, r3, #18
 8000946:	f043 0210 	orr.w	r2, r3, #16
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000952:	f043 0201 	orr.w	r2, r3, #1
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800095a:	2301      	movs	r3, #1
 800095c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000964:	f003 0310 	and.w	r3, r3, #16
 8000968:	2b00      	cmp	r3, #0
 800096a:	f040 8150 	bne.w	8000c0e <HAL_ADC_Init+0x3ce>
 800096e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000972:	2b00      	cmp	r3, #0
 8000974:	f040 814b 	bne.w	8000c0e <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	689b      	ldr	r3, [r3, #8]
 800097e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000982:	2b00      	cmp	r3, #0
 8000984:	f040 8143 	bne.w	8000c0e <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800098c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000990:	f043 0202 	orr.w	r2, r3, #2
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80009a0:	d004      	beq.n	80009ac <HAL_ADC_Init+0x16c>
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4a6a      	ldr	r2, [pc, #424]	; (8000b50 <HAL_ADC_Init+0x310>)
 80009a8:	4293      	cmp	r3, r2
 80009aa:	d101      	bne.n	80009b0 <HAL_ADC_Init+0x170>
 80009ac:	4b69      	ldr	r3, [pc, #420]	; (8000b54 <HAL_ADC_Init+0x314>)
 80009ae:	e000      	b.n	80009b2 <HAL_ADC_Init+0x172>
 80009b0:	4b69      	ldr	r3, [pc, #420]	; (8000b58 <HAL_ADC_Init+0x318>)
 80009b2:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80009bc:	d102      	bne.n	80009c4 <HAL_ADC_Init+0x184>
 80009be:	4b64      	ldr	r3, [pc, #400]	; (8000b50 <HAL_ADC_Init+0x310>)
 80009c0:	60fb      	str	r3, [r7, #12]
 80009c2:	e01a      	b.n	80009fa <HAL_ADC_Init+0x1ba>
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a61      	ldr	r2, [pc, #388]	; (8000b50 <HAL_ADC_Init+0x310>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d103      	bne.n	80009d6 <HAL_ADC_Init+0x196>
 80009ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80009d2:	60fb      	str	r3, [r7, #12]
 80009d4:	e011      	b.n	80009fa <HAL_ADC_Init+0x1ba>
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4a60      	ldr	r2, [pc, #384]	; (8000b5c <HAL_ADC_Init+0x31c>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d102      	bne.n	80009e6 <HAL_ADC_Init+0x1a6>
 80009e0:	4b5f      	ldr	r3, [pc, #380]	; (8000b60 <HAL_ADC_Init+0x320>)
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	e009      	b.n	80009fa <HAL_ADC_Init+0x1ba>
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4a5d      	ldr	r2, [pc, #372]	; (8000b60 <HAL_ADC_Init+0x320>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d102      	bne.n	80009f6 <HAL_ADC_Init+0x1b6>
 80009f0:	4b5a      	ldr	r3, [pc, #360]	; (8000b5c <HAL_ADC_Init+0x31c>)
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	e001      	b.n	80009fa <HAL_ADC_Init+0x1ba>
 80009f6:	2300      	movs	r3, #0
 80009f8:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	689b      	ldr	r3, [r3, #8]
 8000a00:	f003 0303 	and.w	r3, r3, #3
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d108      	bne.n	8000a1a <HAL_ADC_Init+0x1da>
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	f003 0301 	and.w	r3, r3, #1
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	d101      	bne.n	8000a1a <HAL_ADC_Init+0x1da>
 8000a16:	2301      	movs	r3, #1
 8000a18:	e000      	b.n	8000a1c <HAL_ADC_Init+0x1dc>
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d11c      	bne.n	8000a5a <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000a20:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d010      	beq.n	8000a48 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	689b      	ldr	r3, [r3, #8]
 8000a2a:	f003 0303 	and.w	r3, r3, #3
 8000a2e:	2b01      	cmp	r3, #1
 8000a30:	d107      	bne.n	8000a42 <HAL_ADC_Init+0x202>
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f003 0301 	and.w	r3, r3, #1
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d101      	bne.n	8000a42 <HAL_ADC_Init+0x202>
 8000a3e:	2301      	movs	r3, #1
 8000a40:	e000      	b.n	8000a44 <HAL_ADC_Init+0x204>
 8000a42:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d108      	bne.n	8000a5a <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000a48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000a4a:	689b      	ldr	r3, [r3, #8]
 8000a4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	431a      	orrs	r2, r3
 8000a56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000a58:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	7e5b      	ldrb	r3, [r3, #25]
 8000a5e:	035b      	lsls	r3, r3, #13
 8000a60:	687a      	ldr	r2, [r7, #4]
 8000a62:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000a64:	2a01      	cmp	r2, #1
 8000a66:	d002      	beq.n	8000a6e <HAL_ADC_Init+0x22e>
 8000a68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a6c:	e000      	b.n	8000a70 <HAL_ADC_Init+0x230>
 8000a6e:	2200      	movs	r2, #0
 8000a70:	431a      	orrs	r2, r3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	68db      	ldr	r3, [r3, #12]
 8000a76:	431a      	orrs	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	689b      	ldr	r3, [r3, #8]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000a80:	4313      	orrs	r3, r2
 8000a82:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d11b      	bne.n	8000ac6 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	7e5b      	ldrb	r3, [r3, #25]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d109      	bne.n	8000aaa <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a9a:	3b01      	subs	r3, #1
 8000a9c:	045a      	lsls	r2, r3, #17
 8000a9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000aa6:	663b      	str	r3, [r7, #96]	; 0x60
 8000aa8:	e00d      	b.n	8000ac6 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aae:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000ab2:	f043 0220 	orr.w	r2, r3, #32
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000abe:	f043 0201 	orr.w	r2, r3, #1
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d054      	beq.n	8000b78 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	4a22      	ldr	r2, [pc, #136]	; (8000b5c <HAL_ADC_Init+0x31c>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d004      	beq.n	8000ae2 <HAL_ADC_Init+0x2a2>
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a20      	ldr	r2, [pc, #128]	; (8000b60 <HAL_ADC_Init+0x320>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d140      	bne.n	8000b64 <HAL_ADC_Init+0x324>
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ae6:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8000aea:	d02a      	beq.n	8000b42 <HAL_ADC_Init+0x302>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000af0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000af4:	d022      	beq.n	8000b3c <HAL_ADC_Init+0x2fc>
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000afa:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000afe:	d01a      	beq.n	8000b36 <HAL_ADC_Init+0x2f6>
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b04:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8000b08:	d012      	beq.n	8000b30 <HAL_ADC_Init+0x2f0>
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b0e:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8000b12:	d00a      	beq.n	8000b2a <HAL_ADC_Init+0x2ea>
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b18:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8000b1c:	d002      	beq.n	8000b24 <HAL_ADC_Init+0x2e4>
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b22:	e023      	b.n	8000b6c <HAL_ADC_Init+0x32c>
 8000b24:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000b28:	e020      	b.n	8000b6c <HAL_ADC_Init+0x32c>
 8000b2a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000b2e:	e01d      	b.n	8000b6c <HAL_ADC_Init+0x32c>
 8000b30:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000b34:	e01a      	b.n	8000b6c <HAL_ADC_Init+0x32c>
 8000b36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b3a:	e017      	b.n	8000b6c <HAL_ADC_Init+0x32c>
 8000b3c:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8000b40:	e014      	b.n	8000b6c <HAL_ADC_Init+0x32c>
 8000b42:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000b46:	e011      	b.n	8000b6c <HAL_ADC_Init+0x32c>
 8000b48:	20000000 	.word	0x20000000
 8000b4c:	431bde83 	.word	0x431bde83
 8000b50:	50000100 	.word	0x50000100
 8000b54:	50000300 	.word	0x50000300
 8000b58:	50000700 	.word	0x50000700
 8000b5c:	50000400 	.word	0x50000400
 8000b60:	50000500 	.word	0x50000500
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b68:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000b6c:	687a      	ldr	r2, [r7, #4]
 8000b6e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000b70:	4313      	orrs	r3, r2
 8000b72:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000b74:	4313      	orrs	r3, r2
 8000b76:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	689b      	ldr	r3, [r3, #8]
 8000b7e:	f003 030c 	and.w	r3, r3, #12
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d114      	bne.n	8000bb0 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	6812      	ldr	r2, [r2, #0]
 8000b90:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000b94:	f023 0302 	bic.w	r3, r3, #2
 8000b98:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	7e1b      	ldrb	r3, [r3, #24]
 8000b9e:	039a      	lsls	r2, r3, #14
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000ba6:	005b      	lsls	r3, r3, #1
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000bac:	4313      	orrs	r3, r2
 8000bae:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	68da      	ldr	r2, [r3, #12]
 8000bb6:	4b1e      	ldr	r3, [pc, #120]	; (8000c30 <HAL_ADC_Init+0x3f0>)
 8000bb8:	4013      	ands	r3, r2
 8000bba:	687a      	ldr	r2, [r7, #4]
 8000bbc:	6812      	ldr	r2, [r2, #0]
 8000bbe:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000bc0:	430b      	orrs	r3, r1
 8000bc2:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	691b      	ldr	r3, [r3, #16]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d10c      	bne.n	8000be6 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	f023 010f 	bic.w	r1, r3, #15
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	69db      	ldr	r3, [r3, #28]
 8000bda:	1e5a      	subs	r2, r3, #1
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	430a      	orrs	r2, r1
 8000be2:	631a      	str	r2, [r3, #48]	; 0x30
 8000be4:	e007      	b.n	8000bf6 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f022 020f 	bic.w	r2, r2, #15
 8000bf4:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c00:	f023 0303 	bic.w	r3, r3, #3
 8000c04:	f043 0201 	orr.w	r2, r3, #1
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	641a      	str	r2, [r3, #64]	; 0x40
 8000c0c:	e00a      	b.n	8000c24 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c12:	f023 0312 	bic.w	r3, r3, #18
 8000c16:	f043 0210 	orr.w	r2, r3, #16
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000c1e:	2301      	movs	r3, #1
 8000c20:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000c24:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	3768      	adds	r7, #104	; 0x68
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	fff0c007 	.word	0xfff0c007

08000c34 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	689b      	ldr	r3, [r3, #8]
 8000c46:	f003 0304 	and.w	r3, r3, #4
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	f040 80f9 	bne.w	8000e42 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000c56:	2b01      	cmp	r3, #1
 8000c58:	d101      	bne.n	8000c5e <HAL_ADC_Start+0x2a>
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	e0f4      	b.n	8000e48 <HAL_ADC_Start+0x214>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	2201      	movs	r2, #1
 8000c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000c66:	6878      	ldr	r0, [r7, #4]
 8000c68:	f000 fe5a 	bl	8001920 <ADC_Enable>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000c70:	7bfb      	ldrb	r3, [r7, #15]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	f040 80e0 	bne.w	8000e38 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000c80:	f023 0301 	bic.w	r3, r3, #1
 8000c84:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000c94:	d004      	beq.n	8000ca0 <HAL_ADC_Start+0x6c>
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a6d      	ldr	r2, [pc, #436]	; (8000e50 <HAL_ADC_Start+0x21c>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d106      	bne.n	8000cae <HAL_ADC_Start+0x7a>
 8000ca0:	4b6c      	ldr	r3, [pc, #432]	; (8000e54 <HAL_ADC_Start+0x220>)
 8000ca2:	689b      	ldr	r3, [r3, #8]
 8000ca4:	f003 031f 	and.w	r3, r3, #31
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d010      	beq.n	8000cce <HAL_ADC_Start+0x9a>
 8000cac:	e005      	b.n	8000cba <HAL_ADC_Start+0x86>
 8000cae:	4b6a      	ldr	r3, [pc, #424]	; (8000e58 <HAL_ADC_Start+0x224>)
 8000cb0:	689b      	ldr	r3, [r3, #8]
 8000cb2:	f003 031f 	and.w	r3, r3, #31
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d009      	beq.n	8000cce <HAL_ADC_Start+0x9a>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000cc2:	d004      	beq.n	8000cce <HAL_ADC_Start+0x9a>
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a64      	ldr	r2, [pc, #400]	; (8000e5c <HAL_ADC_Start+0x228>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d115      	bne.n	8000cfa <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d036      	beq.n	8000d56 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000cf0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000cf8:	e02d      	b.n	8000d56 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cfe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d0e:	d004      	beq.n	8000d1a <HAL_ADC_Start+0xe6>
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a4e      	ldr	r2, [pc, #312]	; (8000e50 <HAL_ADC_Start+0x21c>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d10a      	bne.n	8000d30 <HAL_ADC_Start+0xfc>
 8000d1a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	bf14      	ite	ne
 8000d28:	2301      	movne	r3, #1
 8000d2a:	2300      	moveq	r3, #0
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	e008      	b.n	8000d42 <HAL_ADC_Start+0x10e>
 8000d30:	4b4a      	ldr	r3, [pc, #296]	; (8000e5c <HAL_ADC_Start+0x228>)
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	bf14      	ite	ne
 8000d3c:	2301      	movne	r3, #1
 8000d3e:	2300      	moveq	r3, #0
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d007      	beq.n	8000d56 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d4e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000d62:	d106      	bne.n	8000d72 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d68:	f023 0206 	bic.w	r2, r3, #6
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	645a      	str	r2, [r3, #68]	; 0x44
 8000d70:	e002      	b.n	8000d78 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2200      	movs	r2, #0
 8000d76:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	221c      	movs	r2, #28
 8000d86:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d90:	d004      	beq.n	8000d9c <HAL_ADC_Start+0x168>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a2e      	ldr	r2, [pc, #184]	; (8000e50 <HAL_ADC_Start+0x21c>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d106      	bne.n	8000daa <HAL_ADC_Start+0x176>
 8000d9c:	4b2d      	ldr	r3, [pc, #180]	; (8000e54 <HAL_ADC_Start+0x220>)
 8000d9e:	689b      	ldr	r3, [r3, #8]
 8000da0:	f003 031f 	and.w	r3, r3, #31
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d03e      	beq.n	8000e26 <HAL_ADC_Start+0x1f2>
 8000da8:	e005      	b.n	8000db6 <HAL_ADC_Start+0x182>
 8000daa:	4b2b      	ldr	r3, [pc, #172]	; (8000e58 <HAL_ADC_Start+0x224>)
 8000dac:	689b      	ldr	r3, [r3, #8]
 8000dae:	f003 031f 	and.w	r3, r3, #31
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d037      	beq.n	8000e26 <HAL_ADC_Start+0x1f2>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000dbe:	d004      	beq.n	8000dca <HAL_ADC_Start+0x196>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a22      	ldr	r2, [pc, #136]	; (8000e50 <HAL_ADC_Start+0x21c>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d106      	bne.n	8000dd8 <HAL_ADC_Start+0x1a4>
 8000dca:	4b22      	ldr	r3, [pc, #136]	; (8000e54 <HAL_ADC_Start+0x220>)
 8000dcc:	689b      	ldr	r3, [r3, #8]
 8000dce:	f003 031f 	and.w	r3, r3, #31
 8000dd2:	2b05      	cmp	r3, #5
 8000dd4:	d027      	beq.n	8000e26 <HAL_ADC_Start+0x1f2>
 8000dd6:	e005      	b.n	8000de4 <HAL_ADC_Start+0x1b0>
 8000dd8:	4b1f      	ldr	r3, [pc, #124]	; (8000e58 <HAL_ADC_Start+0x224>)
 8000dda:	689b      	ldr	r3, [r3, #8]
 8000ddc:	f003 031f 	and.w	r3, r3, #31
 8000de0:	2b05      	cmp	r3, #5
 8000de2:	d020      	beq.n	8000e26 <HAL_ADC_Start+0x1f2>
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000dec:	d004      	beq.n	8000df8 <HAL_ADC_Start+0x1c4>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a17      	ldr	r2, [pc, #92]	; (8000e50 <HAL_ADC_Start+0x21c>)
 8000df4:	4293      	cmp	r3, r2
 8000df6:	d106      	bne.n	8000e06 <HAL_ADC_Start+0x1d2>
 8000df8:	4b16      	ldr	r3, [pc, #88]	; (8000e54 <HAL_ADC_Start+0x220>)
 8000dfa:	689b      	ldr	r3, [r3, #8]
 8000dfc:	f003 031f 	and.w	r3, r3, #31
 8000e00:	2b09      	cmp	r3, #9
 8000e02:	d010      	beq.n	8000e26 <HAL_ADC_Start+0x1f2>
 8000e04:	e005      	b.n	8000e12 <HAL_ADC_Start+0x1de>
 8000e06:	4b14      	ldr	r3, [pc, #80]	; (8000e58 <HAL_ADC_Start+0x224>)
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	f003 031f 	and.w	r3, r3, #31
 8000e0e:	2b09      	cmp	r3, #9
 8000e10:	d009      	beq.n	8000e26 <HAL_ADC_Start+0x1f2>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e1a:	d004      	beq.n	8000e26 <HAL_ADC_Start+0x1f2>
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a0e      	ldr	r2, [pc, #56]	; (8000e5c <HAL_ADC_Start+0x228>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d10f      	bne.n	8000e46 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	689a      	ldr	r2, [r3, #8]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f042 0204 	orr.w	r2, r2, #4
 8000e34:	609a      	str	r2, [r3, #8]
 8000e36:	e006      	b.n	8000e46 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8000e40:	e001      	b.n	8000e46 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000e42:	2302      	movs	r3, #2
 8000e44:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3710      	adds	r7, #16
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	50000100 	.word	0x50000100
 8000e54:	50000300 	.word	0x50000300
 8000e58:	50000700 	.word	0x50000700
 8000e5c:	50000400 	.word	0x50000400

08000e60 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	695b      	ldr	r3, [r3, #20]
 8000e72:	2b08      	cmp	r3, #8
 8000e74:	d102      	bne.n	8000e7c <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000e76:	2308      	movs	r3, #8
 8000e78:	617b      	str	r3, [r7, #20]
 8000e7a:	e03a      	b.n	8000ef2 <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e84:	d004      	beq.n	8000e90 <HAL_ADC_PollForConversion+0x30>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a72      	ldr	r2, [pc, #456]	; (8001054 <HAL_ADC_PollForConversion+0x1f4>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d101      	bne.n	8000e94 <HAL_ADC_PollForConversion+0x34>
 8000e90:	4b71      	ldr	r3, [pc, #452]	; (8001058 <HAL_ADC_PollForConversion+0x1f8>)
 8000e92:	e000      	b.n	8000e96 <HAL_ADC_PollForConversion+0x36>
 8000e94:	4b71      	ldr	r3, [pc, #452]	; (800105c <HAL_ADC_PollForConversion+0x1fc>)
 8000e96:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	f003 031f 	and.w	r3, r3, #31
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d112      	bne.n	8000eca <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	68db      	ldr	r3, [r3, #12]
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	d11d      	bne.n	8000eee <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb6:	f043 0220 	orr.w	r2, r3, #32
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	e0bf      	b.n	800104a <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	689b      	ldr	r3, [r3, #8]
 8000ece:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d00b      	beq.n	8000eee <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eda:	f043 0220 	orr.w	r2, r3, #32
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e0ad      	b.n	800104a <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8000eee:	230c      	movs	r3, #12
 8000ef0:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000efa:	d004      	beq.n	8000f06 <HAL_ADC_PollForConversion+0xa6>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a54      	ldr	r2, [pc, #336]	; (8001054 <HAL_ADC_PollForConversion+0x1f4>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d106      	bne.n	8000f14 <HAL_ADC_PollForConversion+0xb4>
 8000f06:	4b54      	ldr	r3, [pc, #336]	; (8001058 <HAL_ADC_PollForConversion+0x1f8>)
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	f003 031f 	and.w	r3, r3, #31
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d010      	beq.n	8000f34 <HAL_ADC_PollForConversion+0xd4>
 8000f12:	e005      	b.n	8000f20 <HAL_ADC_PollForConversion+0xc0>
 8000f14:	4b51      	ldr	r3, [pc, #324]	; (800105c <HAL_ADC_PollForConversion+0x1fc>)
 8000f16:	689b      	ldr	r3, [r3, #8]
 8000f18:	f003 031f 	and.w	r3, r3, #31
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d009      	beq.n	8000f34 <HAL_ADC_PollForConversion+0xd4>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f28:	d004      	beq.n	8000f34 <HAL_ADC_PollForConversion+0xd4>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a4c      	ldr	r2, [pc, #304]	; (8001060 <HAL_ADC_PollForConversion+0x200>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d104      	bne.n	8000f3e <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	68db      	ldr	r3, [r3, #12]
 8000f3a:	613b      	str	r3, [r7, #16]
 8000f3c:	e00f      	b.n	8000f5e <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f46:	d004      	beq.n	8000f52 <HAL_ADC_PollForConversion+0xf2>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a41      	ldr	r2, [pc, #260]	; (8001054 <HAL_ADC_PollForConversion+0x1f4>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d102      	bne.n	8000f58 <HAL_ADC_PollForConversion+0xf8>
 8000f52:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000f56:	e000      	b.n	8000f5a <HAL_ADC_PollForConversion+0xfa>
 8000f58:	4b41      	ldr	r3, [pc, #260]	; (8001060 <HAL_ADC_PollForConversion+0x200>)
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8000f5e:	f7ff fc63 	bl	8000828 <HAL_GetTick>
 8000f62:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000f64:	e021      	b.n	8000faa <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f6c:	d01d      	beq.n	8000faa <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d007      	beq.n	8000f84 <HAL_ADC_PollForConversion+0x124>
 8000f74:	f7ff fc58 	bl	8000828 <HAL_GetTick>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	683a      	ldr	r2, [r7, #0]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d212      	bcs.n	8000faa <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d10b      	bne.n	8000faa <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f96:	f043 0204 	orr.w	r2, r3, #4
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	e04f      	b.n	800104a <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d0d6      	beq.n	8000f66 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fbc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	68db      	ldr	r3, [r3, #12]
 8000fca:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d131      	bne.n	8001036 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d12c      	bne.n	8001036 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f003 0308 	and.w	r3, r3, #8
 8000fe6:	2b08      	cmp	r3, #8
 8000fe8:	d125      	bne.n	8001036 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	f003 0304 	and.w	r3, r3, #4
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d112      	bne.n	800101e <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001008:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800100c:	2b00      	cmp	r3, #0
 800100e:	d112      	bne.n	8001036 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001014:	f043 0201 	orr.w	r2, r3, #1
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	641a      	str	r2, [r3, #64]	; 0x40
 800101c:	e00b      	b.n	8001036 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001022:	f043 0220 	orr.w	r2, r3, #32
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102e:	f043 0201 	orr.w	r2, r3, #1
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d103      	bne.n	8001048 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	697a      	ldr	r2, [r7, #20]
 8001046:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001048:	2300      	movs	r3, #0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3718      	adds	r7, #24
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	50000100 	.word	0x50000100
 8001058:	50000300 	.word	0x50000300
 800105c:	50000700 	.word	0x50000700
 8001060:	50000400 	.word	0x50000400

08001064 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001072:	4618      	mov	r0, r3
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr

0800107e <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 800107e:	b580      	push	{r7, lr}
 8001080:	b084      	sub	sp, #16
 8001082:	af00      	add	r7, sp, #0
 8001084:	6078      	str	r0, [r7, #4]
 8001086:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001088:	2300      	movs	r3, #0
 800108a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001092:	2b01      	cmp	r3, #1
 8001094:	d101      	bne.n	800109a <HAL_ADCEx_Calibration_Start+0x1c>
 8001096:	2302      	movs	r3, #2
 8001098:	e05f      	b.n	800115a <HAL_ADCEx_Calibration_Start+0xdc>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2201      	movs	r2, #1
 800109e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f000 fca0 	bl	80019e8 <ADC_Disable>
 80010a8:	4603      	mov	r3, r0
 80010aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80010ac:	7bfb      	ldrb	r3, [r7, #15]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d14e      	bne.n	8001150 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2201      	movs	r2, #1
 80010b6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	689a      	ldr	r2, [r3, #8]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80010c6:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d107      	bne.n	80010de <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	689a      	ldr	r2, [r3, #8]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80010dc:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	689a      	ldr	r2, [r3, #8]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80010ec:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80010ee:	f7ff fb9b 	bl	8000828 <HAL_GetTick>
 80010f2:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80010f4:	e01c      	b.n	8001130 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80010f6:	f7ff fb97 	bl	8000828 <HAL_GetTick>
 80010fa:	4602      	mov	r2, r0
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b0a      	cmp	r3, #10
 8001102:	d915      	bls.n	8001130 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800110e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001112:	d10d      	bne.n	8001130 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001118:	f023 0312 	bic.w	r3, r3, #18
 800111c:	f043 0210 	orr.w	r2, r3, #16
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2200      	movs	r2, #0
 8001128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800112c:	2301      	movs	r3, #1
 800112e:	e014      	b.n	800115a <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800113a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800113e:	d0da      	beq.n	80010f6 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001144:	f023 0303 	bic.w	r3, r3, #3
 8001148:	f043 0201 	orr.w	r2, r3, #1
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2200      	movs	r2, #0
 8001154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001158:	7bfb      	ldrb	r3, [r7, #15]
}
 800115a:	4618      	mov	r0, r3
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
	...

08001164 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001164:	b480      	push	{r7}
 8001166:	b09b      	sub	sp, #108	; 0x6c
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800116e:	2300      	movs	r3, #0
 8001170:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001174:	2300      	movs	r3, #0
 8001176:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800117e:	2b01      	cmp	r3, #1
 8001180:	d101      	bne.n	8001186 <HAL_ADC_ConfigChannel+0x22>
 8001182:	2302      	movs	r3, #2
 8001184:	e2ca      	b.n	800171c <HAL_ADC_ConfigChannel+0x5b8>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2201      	movs	r2, #1
 800118a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	f003 0304 	and.w	r3, r3, #4
 8001198:	2b00      	cmp	r3, #0
 800119a:	f040 82ae 	bne.w	80016fa <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b04      	cmp	r3, #4
 80011a4:	d81c      	bhi.n	80011e0 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	4613      	mov	r3, r2
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	4413      	add	r3, r2
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	461a      	mov	r2, r3
 80011ba:	231f      	movs	r3, #31
 80011bc:	4093      	lsls	r3, r2
 80011be:	43db      	mvns	r3, r3
 80011c0:	4019      	ands	r1, r3
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	6818      	ldr	r0, [r3, #0]
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685a      	ldr	r2, [r3, #4]
 80011ca:	4613      	mov	r3, r2
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	4413      	add	r3, r2
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	fa00 f203 	lsl.w	r2, r0, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	430a      	orrs	r2, r1
 80011dc:	631a      	str	r2, [r3, #48]	; 0x30
 80011de:	e063      	b.n	80012a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	2b09      	cmp	r3, #9
 80011e6:	d81e      	bhi.n	8001226 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685a      	ldr	r2, [r3, #4]
 80011f2:	4613      	mov	r3, r2
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	4413      	add	r3, r2
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	3b1e      	subs	r3, #30
 80011fc:	221f      	movs	r2, #31
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	43db      	mvns	r3, r3
 8001204:	4019      	ands	r1, r3
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	6818      	ldr	r0, [r3, #0]
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685a      	ldr	r2, [r3, #4]
 800120e:	4613      	mov	r3, r2
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	4413      	add	r3, r2
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	3b1e      	subs	r3, #30
 8001218:	fa00 f203 	lsl.w	r2, r0, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	430a      	orrs	r2, r1
 8001222:	635a      	str	r2, [r3, #52]	; 0x34
 8001224:	e040      	b.n	80012a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	2b0e      	cmp	r3, #14
 800122c:	d81e      	bhi.n	800126c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	4613      	mov	r3, r2
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	4413      	add	r3, r2
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	3b3c      	subs	r3, #60	; 0x3c
 8001242:	221f      	movs	r2, #31
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	43db      	mvns	r3, r3
 800124a:	4019      	ands	r1, r3
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	6818      	ldr	r0, [r3, #0]
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685a      	ldr	r2, [r3, #4]
 8001254:	4613      	mov	r3, r2
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	4413      	add	r3, r2
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	3b3c      	subs	r3, #60	; 0x3c
 800125e:	fa00 f203 	lsl.w	r2, r0, r3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	430a      	orrs	r2, r1
 8001268:	639a      	str	r2, [r3, #56]	; 0x38
 800126a:	e01d      	b.n	80012a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685a      	ldr	r2, [r3, #4]
 8001276:	4613      	mov	r3, r2
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	4413      	add	r3, r2
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	3b5a      	subs	r3, #90	; 0x5a
 8001280:	221f      	movs	r2, #31
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	43db      	mvns	r3, r3
 8001288:	4019      	ands	r1, r3
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	6818      	ldr	r0, [r3, #0]
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685a      	ldr	r2, [r3, #4]
 8001292:	4613      	mov	r3, r2
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	4413      	add	r3, r2
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	3b5a      	subs	r3, #90	; 0x5a
 800129c:	fa00 f203 	lsl.w	r2, r0, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	430a      	orrs	r2, r1
 80012a6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f003 030c 	and.w	r3, r3, #12
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	f040 80e5 	bne.w	8001482 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b09      	cmp	r3, #9
 80012be:	d91c      	bls.n	80012fa <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	6999      	ldr	r1, [r3, #24]
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	4613      	mov	r3, r2
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	4413      	add	r3, r2
 80012d0:	3b1e      	subs	r3, #30
 80012d2:	2207      	movs	r2, #7
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	4019      	ands	r1, r3
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	6898      	ldr	r0, [r3, #8]
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	4613      	mov	r3, r2
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	4413      	add	r3, r2
 80012ea:	3b1e      	subs	r3, #30
 80012ec:	fa00 f203 	lsl.w	r2, r0, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	430a      	orrs	r2, r1
 80012f6:	619a      	str	r2, [r3, #24]
 80012f8:	e019      	b.n	800132e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	6959      	ldr	r1, [r3, #20]
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4613      	mov	r3, r2
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	4413      	add	r3, r2
 800130a:	2207      	movs	r2, #7
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	43db      	mvns	r3, r3
 8001312:	4019      	ands	r1, r3
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	6898      	ldr	r0, [r3, #8]
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	4613      	mov	r3, r2
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	4413      	add	r3, r2
 8001322:	fa00 f203 	lsl.w	r2, r0, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	430a      	orrs	r2, r1
 800132c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	695a      	ldr	r2, [r3, #20]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	08db      	lsrs	r3, r3, #3
 800133a:	f003 0303 	and.w	r3, r3, #3
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	691b      	ldr	r3, [r3, #16]
 800134a:	3b01      	subs	r3, #1
 800134c:	2b03      	cmp	r3, #3
 800134e:	d84f      	bhi.n	80013f0 <HAL_ADC_ConfigChannel+0x28c>
 8001350:	a201      	add	r2, pc, #4	; (adr r2, 8001358 <HAL_ADC_ConfigChannel+0x1f4>)
 8001352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001356:	bf00      	nop
 8001358:	08001369 	.word	0x08001369
 800135c:	0800138b 	.word	0x0800138b
 8001360:	080013ad 	.word	0x080013ad
 8001364:	080013cf 	.word	0x080013cf
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800136e:	4b9a      	ldr	r3, [pc, #616]	; (80015d8 <HAL_ADC_ConfigChannel+0x474>)
 8001370:	4013      	ands	r3, r2
 8001372:	683a      	ldr	r2, [r7, #0]
 8001374:	6812      	ldr	r2, [r2, #0]
 8001376:	0691      	lsls	r1, r2, #26
 8001378:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800137a:	430a      	orrs	r2, r1
 800137c:	431a      	orrs	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001386:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001388:	e07e      	b.n	8001488 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001390:	4b91      	ldr	r3, [pc, #580]	; (80015d8 <HAL_ADC_ConfigChannel+0x474>)
 8001392:	4013      	ands	r3, r2
 8001394:	683a      	ldr	r2, [r7, #0]
 8001396:	6812      	ldr	r2, [r2, #0]
 8001398:	0691      	lsls	r1, r2, #26
 800139a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800139c:	430a      	orrs	r2, r1
 800139e:	431a      	orrs	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013a8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013aa:	e06d      	b.n	8001488 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80013b2:	4b89      	ldr	r3, [pc, #548]	; (80015d8 <HAL_ADC_ConfigChannel+0x474>)
 80013b4:	4013      	ands	r3, r2
 80013b6:	683a      	ldr	r2, [r7, #0]
 80013b8:	6812      	ldr	r2, [r2, #0]
 80013ba:	0691      	lsls	r1, r2, #26
 80013bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013be:	430a      	orrs	r2, r1
 80013c0:	431a      	orrs	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013ca:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013cc:	e05c      	b.n	8001488 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80013d4:	4b80      	ldr	r3, [pc, #512]	; (80015d8 <HAL_ADC_ConfigChannel+0x474>)
 80013d6:	4013      	ands	r3, r2
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	6812      	ldr	r2, [r2, #0]
 80013dc:	0691      	lsls	r1, r2, #26
 80013de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013e0:	430a      	orrs	r2, r1
 80013e2:	431a      	orrs	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013ec:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013ee:	e04b      	b.n	8001488 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013f6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	069b      	lsls	r3, r3, #26
 8001400:	429a      	cmp	r2, r3
 8001402:	d107      	bne.n	8001414 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001412:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800141a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	069b      	lsls	r3, r3, #26
 8001424:	429a      	cmp	r2, r3
 8001426:	d107      	bne.n	8001438 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001436:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800143e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	069b      	lsls	r3, r3, #26
 8001448:	429a      	cmp	r2, r3
 800144a:	d107      	bne.n	800145c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800145a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001462:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	069b      	lsls	r3, r3, #26
 800146c:	429a      	cmp	r2, r3
 800146e:	d10a      	bne.n	8001486 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800147e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001480:	e001      	b.n	8001486 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8001482:	bf00      	nop
 8001484:	e000      	b.n	8001488 <HAL_ADC_ConfigChannel+0x324>
      break;
 8001486:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f003 0303 	and.w	r3, r3, #3
 8001492:	2b01      	cmp	r3, #1
 8001494:	d108      	bne.n	80014a8 <HAL_ADC_ConfigChannel+0x344>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 0301 	and.w	r3, r3, #1
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d101      	bne.n	80014a8 <HAL_ADC_ConfigChannel+0x344>
 80014a4:	2301      	movs	r3, #1
 80014a6:	e000      	b.n	80014aa <HAL_ADC_ConfigChannel+0x346>
 80014a8:	2300      	movs	r3, #0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	f040 8130 	bne.w	8001710 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d00f      	beq.n	80014d8 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2201      	movs	r2, #1
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	43da      	mvns	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	400a      	ands	r2, r1
 80014d2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80014d6:	e049      	b.n	800156c <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2201      	movs	r2, #1
 80014e6:	409a      	lsls	r2, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	430a      	orrs	r2, r1
 80014ee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2b09      	cmp	r3, #9
 80014f8:	d91c      	bls.n	8001534 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	6999      	ldr	r1, [r3, #24]
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	4613      	mov	r3, r2
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	4413      	add	r3, r2
 800150a:	3b1b      	subs	r3, #27
 800150c:	2207      	movs	r2, #7
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	43db      	mvns	r3, r3
 8001514:	4019      	ands	r1, r3
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	6898      	ldr	r0, [r3, #8]
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	4613      	mov	r3, r2
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	4413      	add	r3, r2
 8001524:	3b1b      	subs	r3, #27
 8001526:	fa00 f203 	lsl.w	r2, r0, r3
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	430a      	orrs	r2, r1
 8001530:	619a      	str	r2, [r3, #24]
 8001532:	e01b      	b.n	800156c <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	6959      	ldr	r1, [r3, #20]
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	1c5a      	adds	r2, r3, #1
 8001540:	4613      	mov	r3, r2
 8001542:	005b      	lsls	r3, r3, #1
 8001544:	4413      	add	r3, r2
 8001546:	2207      	movs	r2, #7
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	43db      	mvns	r3, r3
 800154e:	4019      	ands	r1, r3
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	6898      	ldr	r0, [r3, #8]
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	1c5a      	adds	r2, r3, #1
 800155a:	4613      	mov	r3, r2
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	4413      	add	r3, r2
 8001560:	fa00 f203 	lsl.w	r2, r0, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	430a      	orrs	r2, r1
 800156a:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001574:	d004      	beq.n	8001580 <HAL_ADC_ConfigChannel+0x41c>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a18      	ldr	r2, [pc, #96]	; (80015dc <HAL_ADC_ConfigChannel+0x478>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d101      	bne.n	8001584 <HAL_ADC_ConfigChannel+0x420>
 8001580:	4b17      	ldr	r3, [pc, #92]	; (80015e0 <HAL_ADC_ConfigChannel+0x47c>)
 8001582:	e000      	b.n	8001586 <HAL_ADC_ConfigChannel+0x422>
 8001584:	4b17      	ldr	r3, [pc, #92]	; (80015e4 <HAL_ADC_ConfigChannel+0x480>)
 8001586:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2b10      	cmp	r3, #16
 800158e:	d105      	bne.n	800159c <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001590:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001598:	2b00      	cmp	r3, #0
 800159a:	d015      	beq.n	80015c8 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80015a0:	2b11      	cmp	r3, #17
 80015a2:	d105      	bne.n	80015b0 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80015a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d00b      	beq.n	80015c8 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80015b4:	2b12      	cmp	r3, #18
 80015b6:	f040 80ab 	bne.w	8001710 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80015ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	f040 80a4 	bne.w	8001710 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015d0:	d10a      	bne.n	80015e8 <HAL_ADC_ConfigChannel+0x484>
 80015d2:	4b02      	ldr	r3, [pc, #8]	; (80015dc <HAL_ADC_ConfigChannel+0x478>)
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	e022      	b.n	800161e <HAL_ADC_ConfigChannel+0x4ba>
 80015d8:	83fff000 	.word	0x83fff000
 80015dc:	50000100 	.word	0x50000100
 80015e0:	50000300 	.word	0x50000300
 80015e4:	50000700 	.word	0x50000700
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a4e      	ldr	r2, [pc, #312]	; (8001728 <HAL_ADC_ConfigChannel+0x5c4>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d103      	bne.n	80015fa <HAL_ADC_ConfigChannel+0x496>
 80015f2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	e011      	b.n	800161e <HAL_ADC_ConfigChannel+0x4ba>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a4b      	ldr	r2, [pc, #300]	; (800172c <HAL_ADC_ConfigChannel+0x5c8>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d102      	bne.n	800160a <HAL_ADC_ConfigChannel+0x4a6>
 8001604:	4b4a      	ldr	r3, [pc, #296]	; (8001730 <HAL_ADC_ConfigChannel+0x5cc>)
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	e009      	b.n	800161e <HAL_ADC_ConfigChannel+0x4ba>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a48      	ldr	r2, [pc, #288]	; (8001730 <HAL_ADC_ConfigChannel+0x5cc>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d102      	bne.n	800161a <HAL_ADC_ConfigChannel+0x4b6>
 8001614:	4b45      	ldr	r3, [pc, #276]	; (800172c <HAL_ADC_ConfigChannel+0x5c8>)
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	e001      	b.n	800161e <HAL_ADC_ConfigChannel+0x4ba>
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	f003 0303 	and.w	r3, r3, #3
 8001628:	2b01      	cmp	r3, #1
 800162a:	d108      	bne.n	800163e <HAL_ADC_ConfigChannel+0x4da>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	2b01      	cmp	r3, #1
 8001638:	d101      	bne.n	800163e <HAL_ADC_ConfigChannel+0x4da>
 800163a:	2301      	movs	r3, #1
 800163c:	e000      	b.n	8001640 <HAL_ADC_ConfigChannel+0x4dc>
 800163e:	2300      	movs	r3, #0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d150      	bne.n	80016e6 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001644:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001646:	2b00      	cmp	r3, #0
 8001648:	d010      	beq.n	800166c <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f003 0303 	and.w	r3, r3, #3
 8001652:	2b01      	cmp	r3, #1
 8001654:	d107      	bne.n	8001666 <HAL_ADC_ConfigChannel+0x502>
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	2b01      	cmp	r3, #1
 8001660:	d101      	bne.n	8001666 <HAL_ADC_ConfigChannel+0x502>
 8001662:	2301      	movs	r3, #1
 8001664:	e000      	b.n	8001668 <HAL_ADC_ConfigChannel+0x504>
 8001666:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001668:	2b00      	cmp	r3, #0
 800166a:	d13c      	bne.n	80016e6 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2b10      	cmp	r3, #16
 8001672:	d11d      	bne.n	80016b0 <HAL_ADC_ConfigChannel+0x54c>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800167c:	d118      	bne.n	80016b0 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800167e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001686:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001688:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800168a:	4b2a      	ldr	r3, [pc, #168]	; (8001734 <HAL_ADC_ConfigChannel+0x5d0>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a2a      	ldr	r2, [pc, #168]	; (8001738 <HAL_ADC_ConfigChannel+0x5d4>)
 8001690:	fba2 2303 	umull	r2, r3, r2, r3
 8001694:	0c9a      	lsrs	r2, r3, #18
 8001696:	4613      	mov	r3, r2
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	4413      	add	r3, r2
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016a0:	e002      	b.n	80016a8 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	3b01      	subs	r3, #1
 80016a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d1f9      	bne.n	80016a2 <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80016ae:	e02e      	b.n	800170e <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b11      	cmp	r3, #17
 80016b6:	d10b      	bne.n	80016d0 <HAL_ADC_ConfigChannel+0x56c>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016c0:	d106      	bne.n	80016d0 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80016c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80016ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016cc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80016ce:	e01e      	b.n	800170e <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2b12      	cmp	r3, #18
 80016d6:	d11a      	bne.n	800170e <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80016d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80016e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016e2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80016e4:	e013      	b.n	800170e <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ea:	f043 0220 	orr.w	r2, r3, #32
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80016f8:	e00a      	b.n	8001710 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fe:	f043 0220 	orr.w	r2, r3, #32
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800170c:	e000      	b.n	8001710 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800170e:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2200      	movs	r2, #0
 8001714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001718:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800171c:	4618      	mov	r0, r3
 800171e:	376c      	adds	r7, #108	; 0x6c
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr
 8001728:	50000100 	.word	0x50000100
 800172c:	50000400 	.word	0x50000400
 8001730:	50000500 	.word	0x50000500
 8001734:	20000000 	.word	0x20000000
 8001738:	431bde83 	.word	0x431bde83

0800173c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800173c:	b480      	push	{r7}
 800173e:	b099      	sub	sp, #100	; 0x64
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001746:	2300      	movs	r3, #0
 8001748:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001754:	d102      	bne.n	800175c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001756:	4b6d      	ldr	r3, [pc, #436]	; (800190c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001758:	60bb      	str	r3, [r7, #8]
 800175a:	e01a      	b.n	8001792 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a6a      	ldr	r2, [pc, #424]	; (800190c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d103      	bne.n	800176e <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8001766:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800176a:	60bb      	str	r3, [r7, #8]
 800176c:	e011      	b.n	8001792 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a67      	ldr	r2, [pc, #412]	; (8001910 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d102      	bne.n	800177e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001778:	4b66      	ldr	r3, [pc, #408]	; (8001914 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800177a:	60bb      	str	r3, [r7, #8]
 800177c:	e009      	b.n	8001792 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a64      	ldr	r2, [pc, #400]	; (8001914 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d102      	bne.n	800178e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8001788:	4b61      	ldr	r3, [pc, #388]	; (8001910 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800178a:	60bb      	str	r3, [r7, #8]
 800178c:	e001      	b.n	8001792 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800178e:	2300      	movs	r3, #0
 8001790:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d101      	bne.n	800179c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e0b0      	b.n	80018fe <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d101      	bne.n	80017aa <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80017a6:	2302      	movs	r3, #2
 80017a8:	e0a9      	b.n	80018fe <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2201      	movs	r2, #1
 80017ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	f003 0304 	and.w	r3, r3, #4
 80017bc:	2b00      	cmp	r3, #0
 80017be:	f040 808d 	bne.w	80018dc <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	f003 0304 	and.w	r3, r3, #4
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f040 8086 	bne.w	80018dc <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017d8:	d004      	beq.n	80017e4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a4b      	ldr	r2, [pc, #300]	; (800190c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d101      	bne.n	80017e8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80017e4:	4b4c      	ldr	r3, [pc, #304]	; (8001918 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80017e6:	e000      	b.n	80017ea <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80017e8:	4b4c      	ldr	r3, [pc, #304]	; (800191c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80017ea:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d040      	beq.n	8001876 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80017f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	6859      	ldr	r1, [r3, #4]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001806:	035b      	lsls	r3, r3, #13
 8001808:	430b      	orrs	r3, r1
 800180a:	431a      	orrs	r2, r3
 800180c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800180e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	f003 0303 	and.w	r3, r3, #3
 800181a:	2b01      	cmp	r3, #1
 800181c:	d108      	bne.n	8001830 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 0301 	and.w	r3, r3, #1
 8001828:	2b01      	cmp	r3, #1
 800182a:	d101      	bne.n	8001830 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800182c:	2301      	movs	r3, #1
 800182e:	e000      	b.n	8001832 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8001830:	2300      	movs	r3, #0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d15c      	bne.n	80018f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f003 0303 	and.w	r3, r3, #3
 800183e:	2b01      	cmp	r3, #1
 8001840:	d107      	bne.n	8001852 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	2b01      	cmp	r3, #1
 800184c:	d101      	bne.n	8001852 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800184e:	2301      	movs	r3, #1
 8001850:	e000      	b.n	8001854 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8001852:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001854:	2b00      	cmp	r3, #0
 8001856:	d14b      	bne.n	80018f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001858:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001860:	f023 030f 	bic.w	r3, r3, #15
 8001864:	683a      	ldr	r2, [r7, #0]
 8001866:	6811      	ldr	r1, [r2, #0]
 8001868:	683a      	ldr	r2, [r7, #0]
 800186a:	6892      	ldr	r2, [r2, #8]
 800186c:	430a      	orrs	r2, r1
 800186e:	431a      	orrs	r2, r3
 8001870:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001872:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001874:	e03c      	b.n	80018f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001876:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800187e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001880:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f003 0303 	and.w	r3, r3, #3
 800188c:	2b01      	cmp	r3, #1
 800188e:	d108      	bne.n	80018a2 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	2b01      	cmp	r3, #1
 800189c:	d101      	bne.n	80018a2 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800189e:	2301      	movs	r3, #1
 80018a0:	e000      	b.n	80018a4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80018a2:	2300      	movs	r3, #0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d123      	bne.n	80018f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f003 0303 	and.w	r3, r3, #3
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d107      	bne.n	80018c4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0301 	and.w	r3, r3, #1
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d101      	bne.n	80018c4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80018c0:	2301      	movs	r3, #1
 80018c2:	e000      	b.n	80018c6 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80018c4:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d112      	bne.n	80018f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80018ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80018d2:	f023 030f 	bic.w	r3, r3, #15
 80018d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80018d8:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80018da:	e009      	b.n	80018f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e0:	f043 0220 	orr.w	r2, r3, #32
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80018ee:	e000      	b.n	80018f2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80018f0:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2200      	movs	r2, #0
 80018f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80018fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80018fe:	4618      	mov	r0, r3
 8001900:	3764      	adds	r7, #100	; 0x64
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	50000100 	.word	0x50000100
 8001910:	50000400 	.word	0x50000400
 8001914:	50000500 	.word	0x50000500
 8001918:	50000300 	.word	0x50000300
 800191c:	50000700 	.word	0x50000700

08001920 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001928:	2300      	movs	r3, #0
 800192a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	f003 0303 	and.w	r3, r3, #3
 8001936:	2b01      	cmp	r3, #1
 8001938:	d108      	bne.n	800194c <ADC_Enable+0x2c>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	2b01      	cmp	r3, #1
 8001946:	d101      	bne.n	800194c <ADC_Enable+0x2c>
 8001948:	2301      	movs	r3, #1
 800194a:	e000      	b.n	800194e <ADC_Enable+0x2e>
 800194c:	2300      	movs	r3, #0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d143      	bne.n	80019da <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	689a      	ldr	r2, [r3, #8]
 8001958:	4b22      	ldr	r3, [pc, #136]	; (80019e4 <ADC_Enable+0xc4>)
 800195a:	4013      	ands	r3, r2
 800195c:	2b00      	cmp	r3, #0
 800195e:	d00d      	beq.n	800197c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001964:	f043 0210 	orr.w	r2, r3, #16
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001970:	f043 0201 	orr.w	r2, r3, #1
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	e02f      	b.n	80019dc <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	689a      	ldr	r2, [r3, #8]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f042 0201 	orr.w	r2, r2, #1
 800198a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 800198c:	f7fe ff4c 	bl	8000828 <HAL_GetTick>
 8001990:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001992:	e01b      	b.n	80019cc <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001994:	f7fe ff48 	bl	8000828 <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d914      	bls.n	80019cc <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0301 	and.w	r3, r3, #1
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d00d      	beq.n	80019cc <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b4:	f043 0210 	orr.w	r2, r3, #16
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c0:	f043 0201 	orr.w	r2, r3, #1
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e007      	b.n	80019dc <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d1dc      	bne.n	8001994 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80019da:	2300      	movs	r3, #0
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3710      	adds	r7, #16
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	8000003f 	.word	0x8000003f

080019e8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019f0:	2300      	movs	r3, #0
 80019f2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f003 0303 	and.w	r3, r3, #3
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d108      	bne.n	8001a14 <ADC_Disable+0x2c>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0301 	and.w	r3, r3, #1
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d101      	bne.n	8001a14 <ADC_Disable+0x2c>
 8001a10:	2301      	movs	r3, #1
 8001a12:	e000      	b.n	8001a16 <ADC_Disable+0x2e>
 8001a14:	2300      	movs	r3, #0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d047      	beq.n	8001aaa <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	f003 030d 	and.w	r3, r3, #13
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d10f      	bne.n	8001a48 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	689a      	ldr	r2, [r3, #8]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f042 0202 	orr.w	r2, r2, #2
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2203      	movs	r2, #3
 8001a3e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001a40:	f7fe fef2 	bl	8000828 <HAL_GetTick>
 8001a44:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001a46:	e029      	b.n	8001a9c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4c:	f043 0210 	orr.w	r2, r3, #16
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a58:	f043 0201 	orr.w	r2, r3, #1
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e023      	b.n	8001aac <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001a64:	f7fe fee0 	bl	8000828 <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d914      	bls.n	8001a9c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	f003 0301 	and.w	r3, r3, #1
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d10d      	bne.n	8001a9c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a84:	f043 0210 	orr.w	r2, r3, #16
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a90:	f043 0201 	orr.w	r2, r3, #1
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e007      	b.n	8001aac <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	d0dc      	beq.n	8001a64 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001aaa:	2300      	movs	r3, #0
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3710      	adds	r7, #16
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	; (8001af8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aca:	68ba      	ldr	r2, [r7, #8]
 8001acc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001adc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ae0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ae6:	4a04      	ldr	r2, [pc, #16]	; (8001af8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	60d3      	str	r3, [r2, #12]
}
 8001aec:	bf00      	nop
 8001aee:	3714      	adds	r7, #20
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr
 8001af8:	e000ed00 	.word	0xe000ed00

08001afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b00:	4b04      	ldr	r3, [pc, #16]	; (8001b14 <__NVIC_GetPriorityGrouping+0x18>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	0a1b      	lsrs	r3, r3, #8
 8001b06:	f003 0307 	and.w	r3, r3, #7
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	6039      	str	r1, [r7, #0]
 8001b22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	db0a      	blt.n	8001b42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	b2da      	uxtb	r2, r3
 8001b30:	490c      	ldr	r1, [pc, #48]	; (8001b64 <__NVIC_SetPriority+0x4c>)
 8001b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b36:	0112      	lsls	r2, r2, #4
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	440b      	add	r3, r1
 8001b3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b40:	e00a      	b.n	8001b58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	b2da      	uxtb	r2, r3
 8001b46:	4908      	ldr	r1, [pc, #32]	; (8001b68 <__NVIC_SetPriority+0x50>)
 8001b48:	79fb      	ldrb	r3, [r7, #7]
 8001b4a:	f003 030f 	and.w	r3, r3, #15
 8001b4e:	3b04      	subs	r3, #4
 8001b50:	0112      	lsls	r2, r2, #4
 8001b52:	b2d2      	uxtb	r2, r2
 8001b54:	440b      	add	r3, r1
 8001b56:	761a      	strb	r2, [r3, #24]
}
 8001b58:	bf00      	nop
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	e000e100 	.word	0xe000e100
 8001b68:	e000ed00 	.word	0xe000ed00

08001b6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b089      	sub	sp, #36	; 0x24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	60f8      	str	r0, [r7, #12]
 8001b74:	60b9      	str	r1, [r7, #8]
 8001b76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	f003 0307 	and.w	r3, r3, #7
 8001b7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	f1c3 0307 	rsb	r3, r3, #7
 8001b86:	2b04      	cmp	r3, #4
 8001b88:	bf28      	it	cs
 8001b8a:	2304      	movcs	r3, #4
 8001b8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	3304      	adds	r3, #4
 8001b92:	2b06      	cmp	r3, #6
 8001b94:	d902      	bls.n	8001b9c <NVIC_EncodePriority+0x30>
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	3b03      	subs	r3, #3
 8001b9a:	e000      	b.n	8001b9e <NVIC_EncodePriority+0x32>
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	43da      	mvns	r2, r3
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	401a      	ands	r2, r3
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	fa01 f303 	lsl.w	r3, r1, r3
 8001bbe:	43d9      	mvns	r1, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc4:	4313      	orrs	r3, r2
         );
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3724      	adds	r7, #36	; 0x24
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
	...

08001bd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	3b01      	subs	r3, #1
 8001be0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001be4:	d301      	bcc.n	8001bea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001be6:	2301      	movs	r3, #1
 8001be8:	e00f      	b.n	8001c0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bea:	4a0a      	ldr	r2, [pc, #40]	; (8001c14 <SysTick_Config+0x40>)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bf2:	210f      	movs	r1, #15
 8001bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf8:	f7ff ff8e 	bl	8001b18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bfc:	4b05      	ldr	r3, [pc, #20]	; (8001c14 <SysTick_Config+0x40>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c02:	4b04      	ldr	r3, [pc, #16]	; (8001c14 <SysTick_Config+0x40>)
 8001c04:	2207      	movs	r2, #7
 8001c06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c08:	2300      	movs	r3, #0
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	e000e010 	.word	0xe000e010

08001c18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f7ff ff47 	bl	8001ab4 <__NVIC_SetPriorityGrouping>
}
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b086      	sub	sp, #24
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	4603      	mov	r3, r0
 8001c36:	60b9      	str	r1, [r7, #8]
 8001c38:	607a      	str	r2, [r7, #4]
 8001c3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c40:	f7ff ff5c 	bl	8001afc <__NVIC_GetPriorityGrouping>
 8001c44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	68b9      	ldr	r1, [r7, #8]
 8001c4a:	6978      	ldr	r0, [r7, #20]
 8001c4c:	f7ff ff8e 	bl	8001b6c <NVIC_EncodePriority>
 8001c50:	4602      	mov	r2, r0
 8001c52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c56:	4611      	mov	r1, r2
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff ff5d 	bl	8001b18 <__NVIC_SetPriority>
}
 8001c5e:	bf00      	nop
 8001c60:	3718      	adds	r7, #24
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b082      	sub	sp, #8
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff ffb0 	bl	8001bd4 <SysTick_Config>
 8001c74:	4603      	mov	r3, r0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
	...

08001c80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b087      	sub	sp, #28
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c8e:	e160      	b.n	8001f52 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	2101      	movs	r1, #1
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	fa01 f303 	lsl.w	r3, r1, r3
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	f000 8152 	beq.w	8001f4c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f003 0303 	and.w	r3, r3, #3
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d005      	beq.n	8001cc0 <HAL_GPIO_Init+0x40>
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f003 0303 	and.w	r3, r3, #3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d130      	bne.n	8001d22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	2203      	movs	r2, #3
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	68da      	ldr	r2, [r3, #12]
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	005b      	lsls	r3, r3, #1
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	693a      	ldr	r2, [r7, #16]
 8001cee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	43db      	mvns	r3, r3
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	4013      	ands	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	091b      	lsrs	r3, r3, #4
 8001d0c:	f003 0201 	and.w	r2, r3, #1
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f003 0303 	and.w	r3, r3, #3
 8001d2a:	2b03      	cmp	r3, #3
 8001d2c:	d017      	beq.n	8001d5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	2203      	movs	r2, #3
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	693a      	ldr	r2, [r7, #16]
 8001d42:	4013      	ands	r3, r2
 8001d44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	689a      	ldr	r2, [r3, #8]
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f003 0303 	and.w	r3, r3, #3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d123      	bne.n	8001db2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	08da      	lsrs	r2, r3, #3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	3208      	adds	r2, #8
 8001d72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	220f      	movs	r2, #15
 8001d82:	fa02 f303 	lsl.w	r3, r2, r3
 8001d86:	43db      	mvns	r3, r3
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	691a      	ldr	r2, [r3, #16]
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	f003 0307 	and.w	r3, r3, #7
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	08da      	lsrs	r2, r3, #3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	3208      	adds	r2, #8
 8001dac:	6939      	ldr	r1, [r7, #16]
 8001dae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	2203      	movs	r2, #3
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	43db      	mvns	r3, r3
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f003 0203 	and.w	r2, r3, #3
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f000 80ac 	beq.w	8001f4c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df4:	4b5e      	ldr	r3, [pc, #376]	; (8001f70 <HAL_GPIO_Init+0x2f0>)
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	4a5d      	ldr	r2, [pc, #372]	; (8001f70 <HAL_GPIO_Init+0x2f0>)
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	6193      	str	r3, [r2, #24]
 8001e00:	4b5b      	ldr	r3, [pc, #364]	; (8001f70 <HAL_GPIO_Init+0x2f0>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	60bb      	str	r3, [r7, #8]
 8001e0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e0c:	4a59      	ldr	r2, [pc, #356]	; (8001f74 <HAL_GPIO_Init+0x2f4>)
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	089b      	lsrs	r3, r3, #2
 8001e12:	3302      	adds	r3, #2
 8001e14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	f003 0303 	and.w	r3, r3, #3
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	220f      	movs	r2, #15
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	693a      	ldr	r2, [r7, #16]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e36:	d025      	beq.n	8001e84 <HAL_GPIO_Init+0x204>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4a4f      	ldr	r2, [pc, #316]	; (8001f78 <HAL_GPIO_Init+0x2f8>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d01f      	beq.n	8001e80 <HAL_GPIO_Init+0x200>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	4a4e      	ldr	r2, [pc, #312]	; (8001f7c <HAL_GPIO_Init+0x2fc>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d019      	beq.n	8001e7c <HAL_GPIO_Init+0x1fc>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	4a4d      	ldr	r2, [pc, #308]	; (8001f80 <HAL_GPIO_Init+0x300>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d013      	beq.n	8001e78 <HAL_GPIO_Init+0x1f8>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a4c      	ldr	r2, [pc, #304]	; (8001f84 <HAL_GPIO_Init+0x304>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d00d      	beq.n	8001e74 <HAL_GPIO_Init+0x1f4>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4a4b      	ldr	r2, [pc, #300]	; (8001f88 <HAL_GPIO_Init+0x308>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d007      	beq.n	8001e70 <HAL_GPIO_Init+0x1f0>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a4a      	ldr	r2, [pc, #296]	; (8001f8c <HAL_GPIO_Init+0x30c>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d101      	bne.n	8001e6c <HAL_GPIO_Init+0x1ec>
 8001e68:	2306      	movs	r3, #6
 8001e6a:	e00c      	b.n	8001e86 <HAL_GPIO_Init+0x206>
 8001e6c:	2307      	movs	r3, #7
 8001e6e:	e00a      	b.n	8001e86 <HAL_GPIO_Init+0x206>
 8001e70:	2305      	movs	r3, #5
 8001e72:	e008      	b.n	8001e86 <HAL_GPIO_Init+0x206>
 8001e74:	2304      	movs	r3, #4
 8001e76:	e006      	b.n	8001e86 <HAL_GPIO_Init+0x206>
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e004      	b.n	8001e86 <HAL_GPIO_Init+0x206>
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	e002      	b.n	8001e86 <HAL_GPIO_Init+0x206>
 8001e80:	2301      	movs	r3, #1
 8001e82:	e000      	b.n	8001e86 <HAL_GPIO_Init+0x206>
 8001e84:	2300      	movs	r3, #0
 8001e86:	697a      	ldr	r2, [r7, #20]
 8001e88:	f002 0203 	and.w	r2, r2, #3
 8001e8c:	0092      	lsls	r2, r2, #2
 8001e8e:	4093      	lsls	r3, r2
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e96:	4937      	ldr	r1, [pc, #220]	; (8001f74 <HAL_GPIO_Init+0x2f4>)
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	089b      	lsrs	r3, r3, #2
 8001e9c:	3302      	adds	r3, #2
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ea4:	4b3a      	ldr	r3, [pc, #232]	; (8001f90 <HAL_GPIO_Init+0x310>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	43db      	mvns	r3, r3
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d003      	beq.n	8001ec8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ec8:	4a31      	ldr	r2, [pc, #196]	; (8001f90 <HAL_GPIO_Init+0x310>)
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ece:	4b30      	ldr	r3, [pc, #192]	; (8001f90 <HAL_GPIO_Init+0x310>)
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	43db      	mvns	r3, r3
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	4013      	ands	r3, r2
 8001edc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d003      	beq.n	8001ef2 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001ef2:	4a27      	ldr	r2, [pc, #156]	; (8001f90 <HAL_GPIO_Init+0x310>)
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ef8:	4b25      	ldr	r3, [pc, #148]	; (8001f90 <HAL_GPIO_Init+0x310>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	43db      	mvns	r3, r3
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	4013      	ands	r3, r2
 8001f06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d003      	beq.n	8001f1c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001f1c:	4a1c      	ldr	r2, [pc, #112]	; (8001f90 <HAL_GPIO_Init+0x310>)
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f22:	4b1b      	ldr	r3, [pc, #108]	; (8001f90 <HAL_GPIO_Init+0x310>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	43db      	mvns	r3, r3
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d003      	beq.n	8001f46 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f46:	4a12      	ldr	r2, [pc, #72]	; (8001f90 <HAL_GPIO_Init+0x310>)
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	fa22 f303 	lsr.w	r3, r2, r3
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f47f ae97 	bne.w	8001c90 <HAL_GPIO_Init+0x10>
  }
}
 8001f62:	bf00      	nop
 8001f64:	bf00      	nop
 8001f66:	371c      	adds	r7, #28
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	40021000 	.word	0x40021000
 8001f74:	40010000 	.word	0x40010000
 8001f78:	48000400 	.word	0x48000400
 8001f7c:	48000800 	.word	0x48000800
 8001f80:	48000c00 	.word	0x48000c00
 8001f84:	48001000 	.word	0x48001000
 8001f88:	48001400 	.word	0x48001400
 8001f8c:	48001800 	.word	0x48001800
 8001f90:	40010400 	.word	0x40010400

08001f94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	691a      	ldr	r2, [r3, #16]
 8001fa4:	887b      	ldrh	r3, [r7, #2]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d002      	beq.n	8001fb2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fac:	2301      	movs	r3, #1
 8001fae:	73fb      	strb	r3, [r7, #15]
 8001fb0:	e001      	b.n	8001fb6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fd0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001fd4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fd6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fda:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d102      	bne.n	8001fea <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	f001 b83a 	b.w	800305e <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fee:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f000 816f 	beq.w	80022de <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002000:	4bb5      	ldr	r3, [pc, #724]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f003 030c 	and.w	r3, r3, #12
 8002008:	2b04      	cmp	r3, #4
 800200a:	d00c      	beq.n	8002026 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800200c:	4bb2      	ldr	r3, [pc, #712]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f003 030c 	and.w	r3, r3, #12
 8002014:	2b08      	cmp	r3, #8
 8002016:	d15c      	bne.n	80020d2 <HAL_RCC_OscConfig+0x10e>
 8002018:	4baf      	ldr	r3, [pc, #700]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002020:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002024:	d155      	bne.n	80020d2 <HAL_RCC_OscConfig+0x10e>
 8002026:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800202a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002032:	fa93 f3a3 	rbit	r3, r3
 8002036:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800203a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800203e:	fab3 f383 	clz	r3, r3
 8002042:	b2db      	uxtb	r3, r3
 8002044:	095b      	lsrs	r3, r3, #5
 8002046:	b2db      	uxtb	r3, r3
 8002048:	f043 0301 	orr.w	r3, r3, #1
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b01      	cmp	r3, #1
 8002050:	d102      	bne.n	8002058 <HAL_RCC_OscConfig+0x94>
 8002052:	4ba1      	ldr	r3, [pc, #644]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	e015      	b.n	8002084 <HAL_RCC_OscConfig+0xc0>
 8002058:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800205c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002060:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8002064:	fa93 f3a3 	rbit	r3, r3
 8002068:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800206c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002070:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002074:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8002078:	fa93 f3a3 	rbit	r3, r3
 800207c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002080:	4b95      	ldr	r3, [pc, #596]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 8002082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002084:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002088:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800208c:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002090:	fa92 f2a2 	rbit	r2, r2
 8002094:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8002098:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800209c:	fab2 f282 	clz	r2, r2
 80020a0:	b2d2      	uxtb	r2, r2
 80020a2:	f042 0220 	orr.w	r2, r2, #32
 80020a6:	b2d2      	uxtb	r2, r2
 80020a8:	f002 021f 	and.w	r2, r2, #31
 80020ac:	2101      	movs	r1, #1
 80020ae:	fa01 f202 	lsl.w	r2, r1, r2
 80020b2:	4013      	ands	r3, r2
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	f000 8111 	beq.w	80022dc <HAL_RCC_OscConfig+0x318>
 80020ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020be:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f040 8108 	bne.w	80022dc <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	f000 bfc6 	b.w	800305e <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020d6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020e2:	d106      	bne.n	80020f2 <HAL_RCC_OscConfig+0x12e>
 80020e4:	4b7c      	ldr	r3, [pc, #496]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a7b      	ldr	r2, [pc, #492]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 80020ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020ee:	6013      	str	r3, [r2, #0]
 80020f0:	e036      	b.n	8002160 <HAL_RCC_OscConfig+0x19c>
 80020f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020f6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d10c      	bne.n	800211c <HAL_RCC_OscConfig+0x158>
 8002102:	4b75      	ldr	r3, [pc, #468]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a74      	ldr	r2, [pc, #464]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 8002108:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800210c:	6013      	str	r3, [r2, #0]
 800210e:	4b72      	ldr	r3, [pc, #456]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a71      	ldr	r2, [pc, #452]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 8002114:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002118:	6013      	str	r3, [r2, #0]
 800211a:	e021      	b.n	8002160 <HAL_RCC_OscConfig+0x19c>
 800211c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002120:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800212c:	d10c      	bne.n	8002148 <HAL_RCC_OscConfig+0x184>
 800212e:	4b6a      	ldr	r3, [pc, #424]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a69      	ldr	r2, [pc, #420]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 8002134:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002138:	6013      	str	r3, [r2, #0]
 800213a:	4b67      	ldr	r3, [pc, #412]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a66      	ldr	r2, [pc, #408]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 8002140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002144:	6013      	str	r3, [r2, #0]
 8002146:	e00b      	b.n	8002160 <HAL_RCC_OscConfig+0x19c>
 8002148:	4b63      	ldr	r3, [pc, #396]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a62      	ldr	r2, [pc, #392]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 800214e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002152:	6013      	str	r3, [r2, #0]
 8002154:	4b60      	ldr	r3, [pc, #384]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a5f      	ldr	r2, [pc, #380]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 800215a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800215e:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002160:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002164:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d059      	beq.n	8002224 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002170:	f7fe fb5a 	bl	8000828 <HAL_GetTick>
 8002174:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002178:	e00a      	b.n	8002190 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800217a:	f7fe fb55 	bl	8000828 <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b64      	cmp	r3, #100	; 0x64
 8002188:	d902      	bls.n	8002190 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	f000 bf67 	b.w	800305e <HAL_RCC_OscConfig+0x109a>
 8002190:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002194:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002198:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800219c:	fa93 f3a3 	rbit	r3, r3
 80021a0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80021a4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021a8:	fab3 f383 	clz	r3, r3
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	095b      	lsrs	r3, r3, #5
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	f043 0301 	orr.w	r3, r3, #1
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d102      	bne.n	80021c2 <HAL_RCC_OscConfig+0x1fe>
 80021bc:	4b46      	ldr	r3, [pc, #280]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	e015      	b.n	80021ee <HAL_RCC_OscConfig+0x22a>
 80021c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021c6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ca:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80021ce:	fa93 f3a3 	rbit	r3, r3
 80021d2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80021d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021da:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80021de:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80021e2:	fa93 f3a3 	rbit	r3, r3
 80021e6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80021ea:	4b3b      	ldr	r3, [pc, #236]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 80021ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021f2:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80021f6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80021fa:	fa92 f2a2 	rbit	r2, r2
 80021fe:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8002202:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002206:	fab2 f282 	clz	r2, r2
 800220a:	b2d2      	uxtb	r2, r2
 800220c:	f042 0220 	orr.w	r2, r2, #32
 8002210:	b2d2      	uxtb	r2, r2
 8002212:	f002 021f 	and.w	r2, r2, #31
 8002216:	2101      	movs	r1, #1
 8002218:	fa01 f202 	lsl.w	r2, r1, r2
 800221c:	4013      	ands	r3, r2
 800221e:	2b00      	cmp	r3, #0
 8002220:	d0ab      	beq.n	800217a <HAL_RCC_OscConfig+0x1b6>
 8002222:	e05c      	b.n	80022de <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002224:	f7fe fb00 	bl	8000828 <HAL_GetTick>
 8002228:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800222c:	e00a      	b.n	8002244 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800222e:	f7fe fafb 	bl	8000828 <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b64      	cmp	r3, #100	; 0x64
 800223c:	d902      	bls.n	8002244 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	f000 bf0d 	b.w	800305e <HAL_RCC_OscConfig+0x109a>
 8002244:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002248:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800224c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002250:	fa93 f3a3 	rbit	r3, r3
 8002254:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8002258:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800225c:	fab3 f383 	clz	r3, r3
 8002260:	b2db      	uxtb	r3, r3
 8002262:	095b      	lsrs	r3, r3, #5
 8002264:	b2db      	uxtb	r3, r3
 8002266:	f043 0301 	orr.w	r3, r3, #1
 800226a:	b2db      	uxtb	r3, r3
 800226c:	2b01      	cmp	r3, #1
 800226e:	d102      	bne.n	8002276 <HAL_RCC_OscConfig+0x2b2>
 8002270:	4b19      	ldr	r3, [pc, #100]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	e015      	b.n	80022a2 <HAL_RCC_OscConfig+0x2de>
 8002276:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800227a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002282:	fa93 f3a3 	rbit	r3, r3
 8002286:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800228a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800228e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002292:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002296:	fa93 f3a3 	rbit	r3, r3
 800229a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800229e:	4b0e      	ldr	r3, [pc, #56]	; (80022d8 <HAL_RCC_OscConfig+0x314>)
 80022a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022a6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80022aa:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80022ae:	fa92 f2a2 	rbit	r2, r2
 80022b2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80022b6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80022ba:	fab2 f282 	clz	r2, r2
 80022be:	b2d2      	uxtb	r2, r2
 80022c0:	f042 0220 	orr.w	r2, r2, #32
 80022c4:	b2d2      	uxtb	r2, r2
 80022c6:	f002 021f 	and.w	r2, r2, #31
 80022ca:	2101      	movs	r1, #1
 80022cc:	fa01 f202 	lsl.w	r2, r1, r2
 80022d0:	4013      	ands	r3, r2
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d1ab      	bne.n	800222e <HAL_RCC_OscConfig+0x26a>
 80022d6:	e002      	b.n	80022de <HAL_RCC_OscConfig+0x31a>
 80022d8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022e2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	f000 817f 	beq.w	80025f2 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80022f4:	4ba7      	ldr	r3, [pc, #668]	; (8002594 <HAL_RCC_OscConfig+0x5d0>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f003 030c 	and.w	r3, r3, #12
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d00c      	beq.n	800231a <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002300:	4ba4      	ldr	r3, [pc, #656]	; (8002594 <HAL_RCC_OscConfig+0x5d0>)
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f003 030c 	and.w	r3, r3, #12
 8002308:	2b08      	cmp	r3, #8
 800230a:	d173      	bne.n	80023f4 <HAL_RCC_OscConfig+0x430>
 800230c:	4ba1      	ldr	r3, [pc, #644]	; (8002594 <HAL_RCC_OscConfig+0x5d0>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002314:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002318:	d16c      	bne.n	80023f4 <HAL_RCC_OscConfig+0x430>
 800231a:	2302      	movs	r3, #2
 800231c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002320:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002324:	fa93 f3a3 	rbit	r3, r3
 8002328:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800232c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002330:	fab3 f383 	clz	r3, r3
 8002334:	b2db      	uxtb	r3, r3
 8002336:	095b      	lsrs	r3, r3, #5
 8002338:	b2db      	uxtb	r3, r3
 800233a:	f043 0301 	orr.w	r3, r3, #1
 800233e:	b2db      	uxtb	r3, r3
 8002340:	2b01      	cmp	r3, #1
 8002342:	d102      	bne.n	800234a <HAL_RCC_OscConfig+0x386>
 8002344:	4b93      	ldr	r3, [pc, #588]	; (8002594 <HAL_RCC_OscConfig+0x5d0>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	e013      	b.n	8002372 <HAL_RCC_OscConfig+0x3ae>
 800234a:	2302      	movs	r3, #2
 800234c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002350:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002354:	fa93 f3a3 	rbit	r3, r3
 8002358:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800235c:	2302      	movs	r3, #2
 800235e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002362:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002366:	fa93 f3a3 	rbit	r3, r3
 800236a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800236e:	4b89      	ldr	r3, [pc, #548]	; (8002594 <HAL_RCC_OscConfig+0x5d0>)
 8002370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002372:	2202      	movs	r2, #2
 8002374:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8002378:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800237c:	fa92 f2a2 	rbit	r2, r2
 8002380:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8002384:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002388:	fab2 f282 	clz	r2, r2
 800238c:	b2d2      	uxtb	r2, r2
 800238e:	f042 0220 	orr.w	r2, r2, #32
 8002392:	b2d2      	uxtb	r2, r2
 8002394:	f002 021f 	and.w	r2, r2, #31
 8002398:	2101      	movs	r1, #1
 800239a:	fa01 f202 	lsl.w	r2, r1, r2
 800239e:	4013      	ands	r3, r2
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d00a      	beq.n	80023ba <HAL_RCC_OscConfig+0x3f6>
 80023a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023a8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d002      	beq.n	80023ba <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	f000 be52 	b.w	800305e <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ba:	4b76      	ldr	r3, [pc, #472]	; (8002594 <HAL_RCC_OscConfig+0x5d0>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023c6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	21f8      	movs	r1, #248	; 0xf8
 80023d0:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d4:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80023d8:	fa91 f1a1 	rbit	r1, r1
 80023dc:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80023e0:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80023e4:	fab1 f181 	clz	r1, r1
 80023e8:	b2c9      	uxtb	r1, r1
 80023ea:	408b      	lsls	r3, r1
 80023ec:	4969      	ldr	r1, [pc, #420]	; (8002594 <HAL_RCC_OscConfig+0x5d0>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023f2:	e0fe      	b.n	80025f2 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023f8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	2b00      	cmp	r3, #0
 8002402:	f000 8088 	beq.w	8002516 <HAL_RCC_OscConfig+0x552>
 8002406:	2301      	movs	r3, #1
 8002408:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800240c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002410:	fa93 f3a3 	rbit	r3, r3
 8002414:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8002418:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800241c:	fab3 f383 	clz	r3, r3
 8002420:	b2db      	uxtb	r3, r3
 8002422:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002426:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	461a      	mov	r2, r3
 800242e:	2301      	movs	r3, #1
 8002430:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002432:	f7fe f9f9 	bl	8000828 <HAL_GetTick>
 8002436:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800243a:	e00a      	b.n	8002452 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800243c:	f7fe f9f4 	bl	8000828 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b02      	cmp	r3, #2
 800244a:	d902      	bls.n	8002452 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	f000 be06 	b.w	800305e <HAL_RCC_OscConfig+0x109a>
 8002452:	2302      	movs	r3, #2
 8002454:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002458:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800245c:	fa93 f3a3 	rbit	r3, r3
 8002460:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8002464:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002468:	fab3 f383 	clz	r3, r3
 800246c:	b2db      	uxtb	r3, r3
 800246e:	095b      	lsrs	r3, r3, #5
 8002470:	b2db      	uxtb	r3, r3
 8002472:	f043 0301 	orr.w	r3, r3, #1
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2b01      	cmp	r3, #1
 800247a:	d102      	bne.n	8002482 <HAL_RCC_OscConfig+0x4be>
 800247c:	4b45      	ldr	r3, [pc, #276]	; (8002594 <HAL_RCC_OscConfig+0x5d0>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	e013      	b.n	80024aa <HAL_RCC_OscConfig+0x4e6>
 8002482:	2302      	movs	r3, #2
 8002484:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002488:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800248c:	fa93 f3a3 	rbit	r3, r3
 8002490:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002494:	2302      	movs	r3, #2
 8002496:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800249a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800249e:	fa93 f3a3 	rbit	r3, r3
 80024a2:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80024a6:	4b3b      	ldr	r3, [pc, #236]	; (8002594 <HAL_RCC_OscConfig+0x5d0>)
 80024a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024aa:	2202      	movs	r2, #2
 80024ac:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80024b0:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80024b4:	fa92 f2a2 	rbit	r2, r2
 80024b8:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80024bc:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80024c0:	fab2 f282 	clz	r2, r2
 80024c4:	b2d2      	uxtb	r2, r2
 80024c6:	f042 0220 	orr.w	r2, r2, #32
 80024ca:	b2d2      	uxtb	r2, r2
 80024cc:	f002 021f 	and.w	r2, r2, #31
 80024d0:	2101      	movs	r1, #1
 80024d2:	fa01 f202 	lsl.w	r2, r1, r2
 80024d6:	4013      	ands	r3, r2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d0af      	beq.n	800243c <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024dc:	4b2d      	ldr	r3, [pc, #180]	; (8002594 <HAL_RCC_OscConfig+0x5d0>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024e8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	21f8      	movs	r1, #248	; 0xf8
 80024f2:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f6:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80024fa:	fa91 f1a1 	rbit	r1, r1
 80024fe:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002502:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002506:	fab1 f181 	clz	r1, r1
 800250a:	b2c9      	uxtb	r1, r1
 800250c:	408b      	lsls	r3, r1
 800250e:	4921      	ldr	r1, [pc, #132]	; (8002594 <HAL_RCC_OscConfig+0x5d0>)
 8002510:	4313      	orrs	r3, r2
 8002512:	600b      	str	r3, [r1, #0]
 8002514:	e06d      	b.n	80025f2 <HAL_RCC_OscConfig+0x62e>
 8002516:	2301      	movs	r3, #1
 8002518:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002520:	fa93 f3a3 	rbit	r3, r3
 8002524:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002528:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800252c:	fab3 f383 	clz	r3, r3
 8002530:	b2db      	uxtb	r3, r3
 8002532:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002536:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	461a      	mov	r2, r3
 800253e:	2300      	movs	r3, #0
 8002540:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002542:	f7fe f971 	bl	8000828 <HAL_GetTick>
 8002546:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800254a:	e00a      	b.n	8002562 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800254c:	f7fe f96c 	bl	8000828 <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b02      	cmp	r3, #2
 800255a:	d902      	bls.n	8002562 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	f000 bd7e 	b.w	800305e <HAL_RCC_OscConfig+0x109a>
 8002562:	2302      	movs	r3, #2
 8002564:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002568:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800256c:	fa93 f3a3 	rbit	r3, r3
 8002570:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8002574:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002578:	fab3 f383 	clz	r3, r3
 800257c:	b2db      	uxtb	r3, r3
 800257e:	095b      	lsrs	r3, r3, #5
 8002580:	b2db      	uxtb	r3, r3
 8002582:	f043 0301 	orr.w	r3, r3, #1
 8002586:	b2db      	uxtb	r3, r3
 8002588:	2b01      	cmp	r3, #1
 800258a:	d105      	bne.n	8002598 <HAL_RCC_OscConfig+0x5d4>
 800258c:	4b01      	ldr	r3, [pc, #4]	; (8002594 <HAL_RCC_OscConfig+0x5d0>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	e016      	b.n	80025c0 <HAL_RCC_OscConfig+0x5fc>
 8002592:	bf00      	nop
 8002594:	40021000 	.word	0x40021000
 8002598:	2302      	movs	r3, #2
 800259a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80025a2:	fa93 f3a3 	rbit	r3, r3
 80025a6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80025aa:	2302      	movs	r3, #2
 80025ac:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80025b0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80025b4:	fa93 f3a3 	rbit	r3, r3
 80025b8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80025bc:	4bbf      	ldr	r3, [pc, #764]	; (80028bc <HAL_RCC_OscConfig+0x8f8>)
 80025be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c0:	2202      	movs	r2, #2
 80025c2:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80025c6:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80025ca:	fa92 f2a2 	rbit	r2, r2
 80025ce:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80025d2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80025d6:	fab2 f282 	clz	r2, r2
 80025da:	b2d2      	uxtb	r2, r2
 80025dc:	f042 0220 	orr.w	r2, r2, #32
 80025e0:	b2d2      	uxtb	r2, r2
 80025e2:	f002 021f 	and.w	r2, r2, #31
 80025e6:	2101      	movs	r1, #1
 80025e8:	fa01 f202 	lsl.w	r2, r1, r2
 80025ec:	4013      	ands	r3, r2
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d1ac      	bne.n	800254c <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025f6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0308 	and.w	r3, r3, #8
 8002602:	2b00      	cmp	r3, #0
 8002604:	f000 8113 	beq.w	800282e <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002608:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800260c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	695b      	ldr	r3, [r3, #20]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d07c      	beq.n	8002712 <HAL_RCC_OscConfig+0x74e>
 8002618:	2301      	movs	r3, #1
 800261a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002622:	fa93 f3a3 	rbit	r3, r3
 8002626:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800262a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800262e:	fab3 f383 	clz	r3, r3
 8002632:	b2db      	uxtb	r3, r3
 8002634:	461a      	mov	r2, r3
 8002636:	4ba2      	ldr	r3, [pc, #648]	; (80028c0 <HAL_RCC_OscConfig+0x8fc>)
 8002638:	4413      	add	r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	461a      	mov	r2, r3
 800263e:	2301      	movs	r3, #1
 8002640:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002642:	f7fe f8f1 	bl	8000828 <HAL_GetTick>
 8002646:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800264a:	e00a      	b.n	8002662 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800264c:	f7fe f8ec 	bl	8000828 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d902      	bls.n	8002662 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	f000 bcfe 	b.w	800305e <HAL_RCC_OscConfig+0x109a>
 8002662:	2302      	movs	r3, #2
 8002664:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002668:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800266c:	fa93 f2a3 	rbit	r2, r3
 8002670:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002674:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002678:	601a      	str	r2, [r3, #0]
 800267a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800267e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002682:	2202      	movs	r2, #2
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800268a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	fa93 f2a3 	rbit	r2, r3
 8002694:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002698:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800269c:	601a      	str	r2, [r3, #0]
 800269e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026a2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80026a6:	2202      	movs	r2, #2
 80026a8:	601a      	str	r2, [r3, #0]
 80026aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026ae:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	fa93 f2a3 	rbit	r2, r3
 80026b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026bc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80026c0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026c2:	4b7e      	ldr	r3, [pc, #504]	; (80028bc <HAL_RCC_OscConfig+0x8f8>)
 80026c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026ca:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80026ce:	2102      	movs	r1, #2
 80026d0:	6019      	str	r1, [r3, #0]
 80026d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026d6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	fa93 f1a3 	rbit	r1, r3
 80026e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026e4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80026e8:	6019      	str	r1, [r3, #0]
  return result;
 80026ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026ee:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	fab3 f383 	clz	r3, r3
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	f003 031f 	and.w	r3, r3, #31
 8002704:	2101      	movs	r1, #1
 8002706:	fa01 f303 	lsl.w	r3, r1, r3
 800270a:	4013      	ands	r3, r2
 800270c:	2b00      	cmp	r3, #0
 800270e:	d09d      	beq.n	800264c <HAL_RCC_OscConfig+0x688>
 8002710:	e08d      	b.n	800282e <HAL_RCC_OscConfig+0x86a>
 8002712:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002716:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800271a:	2201      	movs	r2, #1
 800271c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002722:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	fa93 f2a3 	rbit	r2, r3
 800272c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002730:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002734:	601a      	str	r2, [r3, #0]
  return result;
 8002736:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800273a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800273e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002740:	fab3 f383 	clz	r3, r3
 8002744:	b2db      	uxtb	r3, r3
 8002746:	461a      	mov	r2, r3
 8002748:	4b5d      	ldr	r3, [pc, #372]	; (80028c0 <HAL_RCC_OscConfig+0x8fc>)
 800274a:	4413      	add	r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	461a      	mov	r2, r3
 8002750:	2300      	movs	r3, #0
 8002752:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002754:	f7fe f868 	bl	8000828 <HAL_GetTick>
 8002758:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800275c:	e00a      	b.n	8002774 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800275e:	f7fe f863 	bl	8000828 <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b02      	cmp	r3, #2
 800276c:	d902      	bls.n	8002774 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	f000 bc75 	b.w	800305e <HAL_RCC_OscConfig+0x109a>
 8002774:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002778:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800277c:	2202      	movs	r2, #2
 800277e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002780:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002784:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	fa93 f2a3 	rbit	r2, r3
 800278e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002792:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002796:	601a      	str	r2, [r3, #0]
 8002798:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800279c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80027a0:	2202      	movs	r2, #2
 80027a2:	601a      	str	r2, [r3, #0]
 80027a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027a8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	fa93 f2a3 	rbit	r2, r3
 80027b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027c0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80027c4:	2202      	movs	r2, #2
 80027c6:	601a      	str	r2, [r3, #0]
 80027c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027cc:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	fa93 f2a3 	rbit	r2, r3
 80027d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027da:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80027de:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027e0:	4b36      	ldr	r3, [pc, #216]	; (80028bc <HAL_RCC_OscConfig+0x8f8>)
 80027e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027e8:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80027ec:	2102      	movs	r1, #2
 80027ee:	6019      	str	r1, [r3, #0]
 80027f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027f4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	fa93 f1a3 	rbit	r1, r3
 80027fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002802:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002806:	6019      	str	r1, [r3, #0]
  return result;
 8002808:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800280c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	fab3 f383 	clz	r3, r3
 8002816:	b2db      	uxtb	r3, r3
 8002818:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800281c:	b2db      	uxtb	r3, r3
 800281e:	f003 031f 	and.w	r3, r3, #31
 8002822:	2101      	movs	r1, #1
 8002824:	fa01 f303 	lsl.w	r3, r1, r3
 8002828:	4013      	ands	r3, r2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d197      	bne.n	800275e <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800282e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002832:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0304 	and.w	r3, r3, #4
 800283e:	2b00      	cmp	r3, #0
 8002840:	f000 81a5 	beq.w	8002b8e <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002844:	2300      	movs	r3, #0
 8002846:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800284a:	4b1c      	ldr	r3, [pc, #112]	; (80028bc <HAL_RCC_OscConfig+0x8f8>)
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d116      	bne.n	8002884 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002856:	4b19      	ldr	r3, [pc, #100]	; (80028bc <HAL_RCC_OscConfig+0x8f8>)
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	4a18      	ldr	r2, [pc, #96]	; (80028bc <HAL_RCC_OscConfig+0x8f8>)
 800285c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002860:	61d3      	str	r3, [r2, #28]
 8002862:	4b16      	ldr	r3, [pc, #88]	; (80028bc <HAL_RCC_OscConfig+0x8f8>)
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800286a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800286e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002878:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800287c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800287e:	2301      	movs	r3, #1
 8002880:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002884:	4b0f      	ldr	r3, [pc, #60]	; (80028c4 <HAL_RCC_OscConfig+0x900>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800288c:	2b00      	cmp	r3, #0
 800288e:	d121      	bne.n	80028d4 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002890:	4b0c      	ldr	r3, [pc, #48]	; (80028c4 <HAL_RCC_OscConfig+0x900>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a0b      	ldr	r2, [pc, #44]	; (80028c4 <HAL_RCC_OscConfig+0x900>)
 8002896:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800289a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800289c:	f7fd ffc4 	bl	8000828 <HAL_GetTick>
 80028a0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a4:	e010      	b.n	80028c8 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028a6:	f7fd ffbf 	bl	8000828 <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b64      	cmp	r3, #100	; 0x64
 80028b4:	d908      	bls.n	80028c8 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e3d1      	b.n	800305e <HAL_RCC_OscConfig+0x109a>
 80028ba:	bf00      	nop
 80028bc:	40021000 	.word	0x40021000
 80028c0:	10908120 	.word	0x10908120
 80028c4:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c8:	4b8d      	ldr	r3, [pc, #564]	; (8002b00 <HAL_RCC_OscConfig+0xb3c>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d0e8      	beq.n	80028a6 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028d8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d106      	bne.n	80028f2 <HAL_RCC_OscConfig+0x92e>
 80028e4:	4b87      	ldr	r3, [pc, #540]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 80028e6:	6a1b      	ldr	r3, [r3, #32]
 80028e8:	4a86      	ldr	r2, [pc, #536]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 80028ea:	f043 0301 	orr.w	r3, r3, #1
 80028ee:	6213      	str	r3, [r2, #32]
 80028f0:	e035      	b.n	800295e <HAL_RCC_OscConfig+0x99a>
 80028f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028f6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d10c      	bne.n	800291c <HAL_RCC_OscConfig+0x958>
 8002902:	4b80      	ldr	r3, [pc, #512]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	4a7f      	ldr	r2, [pc, #508]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 8002908:	f023 0301 	bic.w	r3, r3, #1
 800290c:	6213      	str	r3, [r2, #32]
 800290e:	4b7d      	ldr	r3, [pc, #500]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 8002910:	6a1b      	ldr	r3, [r3, #32]
 8002912:	4a7c      	ldr	r2, [pc, #496]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 8002914:	f023 0304 	bic.w	r3, r3, #4
 8002918:	6213      	str	r3, [r2, #32]
 800291a:	e020      	b.n	800295e <HAL_RCC_OscConfig+0x99a>
 800291c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002920:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	2b05      	cmp	r3, #5
 800292a:	d10c      	bne.n	8002946 <HAL_RCC_OscConfig+0x982>
 800292c:	4b75      	ldr	r3, [pc, #468]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	4a74      	ldr	r2, [pc, #464]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 8002932:	f043 0304 	orr.w	r3, r3, #4
 8002936:	6213      	str	r3, [r2, #32]
 8002938:	4b72      	ldr	r3, [pc, #456]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 800293a:	6a1b      	ldr	r3, [r3, #32]
 800293c:	4a71      	ldr	r2, [pc, #452]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 800293e:	f043 0301 	orr.w	r3, r3, #1
 8002942:	6213      	str	r3, [r2, #32]
 8002944:	e00b      	b.n	800295e <HAL_RCC_OscConfig+0x99a>
 8002946:	4b6f      	ldr	r3, [pc, #444]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 8002948:	6a1b      	ldr	r3, [r3, #32]
 800294a:	4a6e      	ldr	r2, [pc, #440]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 800294c:	f023 0301 	bic.w	r3, r3, #1
 8002950:	6213      	str	r3, [r2, #32]
 8002952:	4b6c      	ldr	r3, [pc, #432]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 8002954:	6a1b      	ldr	r3, [r3, #32]
 8002956:	4a6b      	ldr	r2, [pc, #428]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 8002958:	f023 0304 	bic.w	r3, r3, #4
 800295c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800295e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002962:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	2b00      	cmp	r3, #0
 800296c:	f000 8081 	beq.w	8002a72 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002970:	f7fd ff5a 	bl	8000828 <HAL_GetTick>
 8002974:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002978:	e00b      	b.n	8002992 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800297a:	f7fd ff55 	bl	8000828 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	f241 3288 	movw	r2, #5000	; 0x1388
 800298a:	4293      	cmp	r3, r2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e365      	b.n	800305e <HAL_RCC_OscConfig+0x109a>
 8002992:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002996:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800299a:	2202      	movs	r2, #2
 800299c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800299e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029a2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	fa93 f2a3 	rbit	r2, r3
 80029ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029b0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80029b4:	601a      	str	r2, [r3, #0]
 80029b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029ba:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80029be:	2202      	movs	r2, #2
 80029c0:	601a      	str	r2, [r3, #0]
 80029c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029c6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	fa93 f2a3 	rbit	r2, r3
 80029d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029d4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80029d8:	601a      	str	r2, [r3, #0]
  return result;
 80029da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029de:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80029e2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e4:	fab3 f383 	clz	r3, r3
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	095b      	lsrs	r3, r3, #5
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	f043 0302 	orr.w	r3, r3, #2
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d102      	bne.n	80029fe <HAL_RCC_OscConfig+0xa3a>
 80029f8:	4b42      	ldr	r3, [pc, #264]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 80029fa:	6a1b      	ldr	r3, [r3, #32]
 80029fc:	e013      	b.n	8002a26 <HAL_RCC_OscConfig+0xa62>
 80029fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a02:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002a06:	2202      	movs	r2, #2
 8002a08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a0e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	fa93 f2a3 	rbit	r2, r3
 8002a18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a1c:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	4b38      	ldr	r3, [pc, #224]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 8002a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a26:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002a2a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002a2e:	2102      	movs	r1, #2
 8002a30:	6011      	str	r1, [r2, #0]
 8002a32:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002a36:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002a3a:	6812      	ldr	r2, [r2, #0]
 8002a3c:	fa92 f1a2 	rbit	r1, r2
 8002a40:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002a44:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8002a48:	6011      	str	r1, [r2, #0]
  return result;
 8002a4a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002a4e:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	fab2 f282 	clz	r2, r2
 8002a58:	b2d2      	uxtb	r2, r2
 8002a5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a5e:	b2d2      	uxtb	r2, r2
 8002a60:	f002 021f 	and.w	r2, r2, #31
 8002a64:	2101      	movs	r1, #1
 8002a66:	fa01 f202 	lsl.w	r2, r1, r2
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d084      	beq.n	800297a <HAL_RCC_OscConfig+0x9b6>
 8002a70:	e083      	b.n	8002b7a <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a72:	f7fd fed9 	bl	8000828 <HAL_GetTick>
 8002a76:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a7a:	e00b      	b.n	8002a94 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a7c:	f7fd fed4 	bl	8000828 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e2e4      	b.n	800305e <HAL_RCC_OscConfig+0x109a>
 8002a94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a98:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002a9c:	2202      	movs	r2, #2
 8002a9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002aa4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	fa93 f2a3 	rbit	r2, r3
 8002aae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ab2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002ab6:	601a      	str	r2, [r3, #0]
 8002ab8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002abc:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002ac0:	2202      	movs	r2, #2
 8002ac2:	601a      	str	r2, [r3, #0]
 8002ac4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ac8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	fa93 f2a3 	rbit	r2, r3
 8002ad2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ad6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002ada:	601a      	str	r2, [r3, #0]
  return result;
 8002adc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ae0:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002ae4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ae6:	fab3 f383 	clz	r3, r3
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	095b      	lsrs	r3, r3, #5
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	f043 0302 	orr.w	r3, r3, #2
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d106      	bne.n	8002b08 <HAL_RCC_OscConfig+0xb44>
 8002afa:	4b02      	ldr	r3, [pc, #8]	; (8002b04 <HAL_RCC_OscConfig+0xb40>)
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	e017      	b.n	8002b30 <HAL_RCC_OscConfig+0xb6c>
 8002b00:	40007000 	.word	0x40007000
 8002b04:	40021000 	.word	0x40021000
 8002b08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b0c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002b10:	2202      	movs	r2, #2
 8002b12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b14:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b18:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	fa93 f2a3 	rbit	r2, r3
 8002b22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b26:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	4bb3      	ldr	r3, [pc, #716]	; (8002dfc <HAL_RCC_OscConfig+0xe38>)
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b30:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002b34:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002b38:	2102      	movs	r1, #2
 8002b3a:	6011      	str	r1, [r2, #0]
 8002b3c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002b40:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002b44:	6812      	ldr	r2, [r2, #0]
 8002b46:	fa92 f1a2 	rbit	r1, r2
 8002b4a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002b4e:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8002b52:	6011      	str	r1, [r2, #0]
  return result;
 8002b54:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002b58:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8002b5c:	6812      	ldr	r2, [r2, #0]
 8002b5e:	fab2 f282 	clz	r2, r2
 8002b62:	b2d2      	uxtb	r2, r2
 8002b64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b68:	b2d2      	uxtb	r2, r2
 8002b6a:	f002 021f 	and.w	r2, r2, #31
 8002b6e:	2101      	movs	r1, #1
 8002b70:	fa01 f202 	lsl.w	r2, r1, r2
 8002b74:	4013      	ands	r3, r2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d180      	bne.n	8002a7c <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b7a:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d105      	bne.n	8002b8e <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b82:	4b9e      	ldr	r3, [pc, #632]	; (8002dfc <HAL_RCC_OscConfig+0xe38>)
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	4a9d      	ldr	r2, [pc, #628]	; (8002dfc <HAL_RCC_OscConfig+0xe38>)
 8002b88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b8c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b8e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b92:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f000 825e 	beq.w	800305c <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ba0:	4b96      	ldr	r3, [pc, #600]	; (8002dfc <HAL_RCC_OscConfig+0xe38>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f003 030c 	and.w	r3, r3, #12
 8002ba8:	2b08      	cmp	r3, #8
 8002baa:	f000 821f 	beq.w	8002fec <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bb2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	f040 8170 	bne.w	8002ea0 <HAL_RCC_OscConfig+0xedc>
 8002bc0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bc4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002bc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002bcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bd2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	fa93 f2a3 	rbit	r2, r3
 8002bdc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002be0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002be4:	601a      	str	r2, [r3, #0]
  return result;
 8002be6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bea:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002bee:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bf0:	fab3 f383 	clz	r3, r3
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002bfa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	461a      	mov	r2, r3
 8002c02:	2300      	movs	r3, #0
 8002c04:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c06:	f7fd fe0f 	bl	8000828 <HAL_GetTick>
 8002c0a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c0e:	e009      	b.n	8002c24 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c10:	f7fd fe0a 	bl	8000828 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d901      	bls.n	8002c24 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e21c      	b.n	800305e <HAL_RCC_OscConfig+0x109a>
 8002c24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c28:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002c2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c36:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	fa93 f2a3 	rbit	r2, r3
 8002c40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c44:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002c48:	601a      	str	r2, [r3, #0]
  return result;
 8002c4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c4e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002c52:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c54:	fab3 f383 	clz	r3, r3
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	095b      	lsrs	r3, r3, #5
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	f043 0301 	orr.w	r3, r3, #1
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d102      	bne.n	8002c6e <HAL_RCC_OscConfig+0xcaa>
 8002c68:	4b64      	ldr	r3, [pc, #400]	; (8002dfc <HAL_RCC_OscConfig+0xe38>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	e027      	b.n	8002cbe <HAL_RCC_OscConfig+0xcfa>
 8002c6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c72:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002c76:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c7c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c80:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	fa93 f2a3 	rbit	r2, r3
 8002c8a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c8e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c98:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002c9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ca0:	601a      	str	r2, [r3, #0]
 8002ca2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ca6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	fa93 f2a3 	rbit	r2, r3
 8002cb0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cb4:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8002cb8:	601a      	str	r2, [r3, #0]
 8002cba:	4b50      	ldr	r3, [pc, #320]	; (8002dfc <HAL_RCC_OscConfig+0xe38>)
 8002cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cbe:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002cc2:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002cc6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002cca:	6011      	str	r1, [r2, #0]
 8002ccc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002cd0:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002cd4:	6812      	ldr	r2, [r2, #0]
 8002cd6:	fa92 f1a2 	rbit	r1, r2
 8002cda:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002cde:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8002ce2:	6011      	str	r1, [r2, #0]
  return result;
 8002ce4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002ce8:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8002cec:	6812      	ldr	r2, [r2, #0]
 8002cee:	fab2 f282 	clz	r2, r2
 8002cf2:	b2d2      	uxtb	r2, r2
 8002cf4:	f042 0220 	orr.w	r2, r2, #32
 8002cf8:	b2d2      	uxtb	r2, r2
 8002cfa:	f002 021f 	and.w	r2, r2, #31
 8002cfe:	2101      	movs	r1, #1
 8002d00:	fa01 f202 	lsl.w	r2, r1, r2
 8002d04:	4013      	ands	r3, r2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d182      	bne.n	8002c10 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d0a:	4b3c      	ldr	r3, [pc, #240]	; (8002dfc <HAL_RCC_OscConfig+0xe38>)
 8002d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d0e:	f023 020f 	bic.w	r2, r3, #15
 8002d12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d16:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1e:	4937      	ldr	r1, [pc, #220]	; (8002dfc <HAL_RCC_OscConfig+0xe38>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002d24:	4b35      	ldr	r3, [pc, #212]	; (8002dfc <HAL_RCC_OscConfig+0xe38>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8002d2c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d30:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	6a19      	ldr	r1, [r3, #32]
 8002d38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d3c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	69db      	ldr	r3, [r3, #28]
 8002d44:	430b      	orrs	r3, r1
 8002d46:	492d      	ldr	r1, [pc, #180]	; (8002dfc <HAL_RCC_OscConfig+0xe38>)
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	604b      	str	r3, [r1, #4]
 8002d4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d50:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002d54:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002d58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d5e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	fa93 f2a3 	rbit	r2, r3
 8002d68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d6c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002d70:	601a      	str	r2, [r3, #0]
  return result;
 8002d72:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d76:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002d7a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d7c:	fab3 f383 	clz	r3, r3
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002d86:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	2301      	movs	r3, #1
 8002d90:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d92:	f7fd fd49 	bl	8000828 <HAL_GetTick>
 8002d96:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d9a:	e009      	b.n	8002db0 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d9c:	f7fd fd44 	bl	8000828 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e156      	b.n	800305e <HAL_RCC_OscConfig+0x109a>
 8002db0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002db4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002db8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002dbc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dbe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002dc2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	fa93 f2a3 	rbit	r2, r3
 8002dcc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002dd0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002dd4:	601a      	str	r2, [r3, #0]
  return result;
 8002dd6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002dda:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002dde:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002de0:	fab3 f383 	clz	r3, r3
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	095b      	lsrs	r3, r3, #5
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	f043 0301 	orr.w	r3, r3, #1
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d105      	bne.n	8002e00 <HAL_RCC_OscConfig+0xe3c>
 8002df4:	4b01      	ldr	r3, [pc, #4]	; (8002dfc <HAL_RCC_OscConfig+0xe38>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	e02a      	b.n	8002e50 <HAL_RCC_OscConfig+0xe8c>
 8002dfa:	bf00      	nop
 8002dfc:	40021000 	.word	0x40021000
 8002e00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e04:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002e08:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e12:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	fa93 f2a3 	rbit	r2, r3
 8002e1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e20:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e2a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002e2e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e32:	601a      	str	r2, [r3, #0]
 8002e34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e38:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	fa93 f2a3 	rbit	r2, r3
 8002e42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e46:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	4b86      	ldr	r3, [pc, #536]	; (8003068 <HAL_RCC_OscConfig+0x10a4>)
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e50:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002e54:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002e58:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002e5c:	6011      	str	r1, [r2, #0]
 8002e5e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002e62:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002e66:	6812      	ldr	r2, [r2, #0]
 8002e68:	fa92 f1a2 	rbit	r1, r2
 8002e6c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002e70:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8002e74:	6011      	str	r1, [r2, #0]
  return result;
 8002e76:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002e7a:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8002e7e:	6812      	ldr	r2, [r2, #0]
 8002e80:	fab2 f282 	clz	r2, r2
 8002e84:	b2d2      	uxtb	r2, r2
 8002e86:	f042 0220 	orr.w	r2, r2, #32
 8002e8a:	b2d2      	uxtb	r2, r2
 8002e8c:	f002 021f 	and.w	r2, r2, #31
 8002e90:	2101      	movs	r1, #1
 8002e92:	fa01 f202 	lsl.w	r2, r1, r2
 8002e96:	4013      	ands	r3, r2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f43f af7f 	beq.w	8002d9c <HAL_RCC_OscConfig+0xdd8>
 8002e9e:	e0dd      	b.n	800305c <HAL_RCC_OscConfig+0x1098>
 8002ea0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ea4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002ea8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002eac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002eb2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	fa93 f2a3 	rbit	r2, r3
 8002ebc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ec0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002ec4:	601a      	str	r2, [r3, #0]
  return result;
 8002ec6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002eca:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002ece:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ed0:	fab3 f383 	clz	r3, r3
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002eda:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee6:	f7fd fc9f 	bl	8000828 <HAL_GetTick>
 8002eea:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eee:	e009      	b.n	8002f04 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ef0:	f7fd fc9a 	bl	8000828 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d901      	bls.n	8002f04 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e0ac      	b.n	800305e <HAL_RCC_OscConfig+0x109a>
 8002f04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f08:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002f0c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f16:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	fa93 f2a3 	rbit	r2, r3
 8002f20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f24:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002f28:	601a      	str	r2, [r3, #0]
  return result;
 8002f2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f2e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002f32:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f34:	fab3 f383 	clz	r3, r3
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	095b      	lsrs	r3, r3, #5
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	f043 0301 	orr.w	r3, r3, #1
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d102      	bne.n	8002f4e <HAL_RCC_OscConfig+0xf8a>
 8002f48:	4b47      	ldr	r3, [pc, #284]	; (8003068 <HAL_RCC_OscConfig+0x10a4>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	e027      	b.n	8002f9e <HAL_RCC_OscConfig+0xfda>
 8002f4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f52:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8002f56:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f60:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	fa93 f2a3 	rbit	r2, r3
 8002f6a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f6e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002f72:	601a      	str	r2, [r3, #0]
 8002f74:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f78:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002f7c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f80:	601a      	str	r2, [r3, #0]
 8002f82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f86:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	fa93 f2a3 	rbit	r2, r3
 8002f90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f94:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8002f98:	601a      	str	r2, [r3, #0]
 8002f9a:	4b33      	ldr	r3, [pc, #204]	; (8003068 <HAL_RCC_OscConfig+0x10a4>)
 8002f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002fa2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002fa6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002faa:	6011      	str	r1, [r2, #0]
 8002fac:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002fb0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002fb4:	6812      	ldr	r2, [r2, #0]
 8002fb6:	fa92 f1a2 	rbit	r1, r2
 8002fba:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002fbe:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8002fc2:	6011      	str	r1, [r2, #0]
  return result;
 8002fc4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002fc8:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8002fcc:	6812      	ldr	r2, [r2, #0]
 8002fce:	fab2 f282 	clz	r2, r2
 8002fd2:	b2d2      	uxtb	r2, r2
 8002fd4:	f042 0220 	orr.w	r2, r2, #32
 8002fd8:	b2d2      	uxtb	r2, r2
 8002fda:	f002 021f 	and.w	r2, r2, #31
 8002fde:	2101      	movs	r1, #1
 8002fe0:	fa01 f202 	lsl.w	r2, r1, r2
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d182      	bne.n	8002ef0 <HAL_RCC_OscConfig+0xf2c>
 8002fea:	e037      	b.n	800305c <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ff0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	699b      	ldr	r3, [r3, #24]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d101      	bne.n	8003000 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e02e      	b.n	800305e <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003000:	4b19      	ldr	r3, [pc, #100]	; (8003068 <HAL_RCC_OscConfig+0x10a4>)
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003008:	4b17      	ldr	r3, [pc, #92]	; (8003068 <HAL_RCC_OscConfig+0x10a4>)
 800300a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800300c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003010:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003014:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003018:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800301c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	69db      	ldr	r3, [r3, #28]
 8003024:	429a      	cmp	r2, r3
 8003026:	d117      	bne.n	8003058 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003028:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800302c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003030:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003034:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800303c:	429a      	cmp	r2, r3
 800303e:	d10b      	bne.n	8003058 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003040:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003044:	f003 020f 	and.w	r2, r3, #15
 8003048:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800304c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003054:	429a      	cmp	r2, r3
 8003056:	d001      	beq.n	800305c <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e000      	b.n	800305e <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	40021000 	.word	0x40021000

0800306c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b09e      	sub	sp, #120	; 0x78
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003076:	2300      	movs	r3, #0
 8003078:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d101      	bne.n	8003084 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e162      	b.n	800334a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003084:	4b90      	ldr	r3, [pc, #576]	; (80032c8 <HAL_RCC_ClockConfig+0x25c>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0307 	and.w	r3, r3, #7
 800308c:	683a      	ldr	r2, [r7, #0]
 800308e:	429a      	cmp	r2, r3
 8003090:	d910      	bls.n	80030b4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003092:	4b8d      	ldr	r3, [pc, #564]	; (80032c8 <HAL_RCC_ClockConfig+0x25c>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f023 0207 	bic.w	r2, r3, #7
 800309a:	498b      	ldr	r1, [pc, #556]	; (80032c8 <HAL_RCC_ClockConfig+0x25c>)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	4313      	orrs	r3, r2
 80030a0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030a2:	4b89      	ldr	r3, [pc, #548]	; (80032c8 <HAL_RCC_ClockConfig+0x25c>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0307 	and.w	r3, r3, #7
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d001      	beq.n	80030b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e14a      	b.n	800334a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d008      	beq.n	80030d2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030c0:	4b82      	ldr	r3, [pc, #520]	; (80032cc <HAL_RCC_ClockConfig+0x260>)
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	497f      	ldr	r1, [pc, #508]	; (80032cc <HAL_RCC_ClockConfig+0x260>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f000 80dc 	beq.w	8003298 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d13c      	bne.n	8003162 <HAL_RCC_ClockConfig+0xf6>
 80030e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030ec:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80030f0:	fa93 f3a3 	rbit	r3, r3
 80030f4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80030f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030f8:	fab3 f383 	clz	r3, r3
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	095b      	lsrs	r3, r3, #5
 8003100:	b2db      	uxtb	r3, r3
 8003102:	f043 0301 	orr.w	r3, r3, #1
 8003106:	b2db      	uxtb	r3, r3
 8003108:	2b01      	cmp	r3, #1
 800310a:	d102      	bne.n	8003112 <HAL_RCC_ClockConfig+0xa6>
 800310c:	4b6f      	ldr	r3, [pc, #444]	; (80032cc <HAL_RCC_ClockConfig+0x260>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	e00f      	b.n	8003132 <HAL_RCC_ClockConfig+0xc6>
 8003112:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003116:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003118:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800311a:	fa93 f3a3 	rbit	r3, r3
 800311e:	667b      	str	r3, [r7, #100]	; 0x64
 8003120:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003124:	663b      	str	r3, [r7, #96]	; 0x60
 8003126:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003128:	fa93 f3a3 	rbit	r3, r3
 800312c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800312e:	4b67      	ldr	r3, [pc, #412]	; (80032cc <HAL_RCC_ClockConfig+0x260>)
 8003130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003132:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003136:	65ba      	str	r2, [r7, #88]	; 0x58
 8003138:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800313a:	fa92 f2a2 	rbit	r2, r2
 800313e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003140:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003142:	fab2 f282 	clz	r2, r2
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	f042 0220 	orr.w	r2, r2, #32
 800314c:	b2d2      	uxtb	r2, r2
 800314e:	f002 021f 	and.w	r2, r2, #31
 8003152:	2101      	movs	r1, #1
 8003154:	fa01 f202 	lsl.w	r2, r1, r2
 8003158:	4013      	ands	r3, r2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d17b      	bne.n	8003256 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e0f3      	b.n	800334a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	2b02      	cmp	r3, #2
 8003168:	d13c      	bne.n	80031e4 <HAL_RCC_ClockConfig+0x178>
 800316a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800316e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003170:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003172:	fa93 f3a3 	rbit	r3, r3
 8003176:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003178:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800317a:	fab3 f383 	clz	r3, r3
 800317e:	b2db      	uxtb	r3, r3
 8003180:	095b      	lsrs	r3, r3, #5
 8003182:	b2db      	uxtb	r3, r3
 8003184:	f043 0301 	orr.w	r3, r3, #1
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b01      	cmp	r3, #1
 800318c:	d102      	bne.n	8003194 <HAL_RCC_ClockConfig+0x128>
 800318e:	4b4f      	ldr	r3, [pc, #316]	; (80032cc <HAL_RCC_ClockConfig+0x260>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	e00f      	b.n	80031b4 <HAL_RCC_ClockConfig+0x148>
 8003194:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003198:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800319a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800319c:	fa93 f3a3 	rbit	r3, r3
 80031a0:	647b      	str	r3, [r7, #68]	; 0x44
 80031a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031a6:	643b      	str	r3, [r7, #64]	; 0x40
 80031a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80031aa:	fa93 f3a3 	rbit	r3, r3
 80031ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031b0:	4b46      	ldr	r3, [pc, #280]	; (80032cc <HAL_RCC_ClockConfig+0x260>)
 80031b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031b8:	63ba      	str	r2, [r7, #56]	; 0x38
 80031ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80031bc:	fa92 f2a2 	rbit	r2, r2
 80031c0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80031c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031c4:	fab2 f282 	clz	r2, r2
 80031c8:	b2d2      	uxtb	r2, r2
 80031ca:	f042 0220 	orr.w	r2, r2, #32
 80031ce:	b2d2      	uxtb	r2, r2
 80031d0:	f002 021f 	and.w	r2, r2, #31
 80031d4:	2101      	movs	r1, #1
 80031d6:	fa01 f202 	lsl.w	r2, r1, r2
 80031da:	4013      	ands	r3, r2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d13a      	bne.n	8003256 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e0b2      	b.n	800334a <HAL_RCC_ClockConfig+0x2de>
 80031e4:	2302      	movs	r3, #2
 80031e6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ea:	fa93 f3a3 	rbit	r3, r3
 80031ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80031f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031f2:	fab3 f383 	clz	r3, r3
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	095b      	lsrs	r3, r3, #5
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	f043 0301 	orr.w	r3, r3, #1
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b01      	cmp	r3, #1
 8003204:	d102      	bne.n	800320c <HAL_RCC_ClockConfig+0x1a0>
 8003206:	4b31      	ldr	r3, [pc, #196]	; (80032cc <HAL_RCC_ClockConfig+0x260>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	e00d      	b.n	8003228 <HAL_RCC_ClockConfig+0x1bc>
 800320c:	2302      	movs	r3, #2
 800320e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003212:	fa93 f3a3 	rbit	r3, r3
 8003216:	627b      	str	r3, [r7, #36]	; 0x24
 8003218:	2302      	movs	r3, #2
 800321a:	623b      	str	r3, [r7, #32]
 800321c:	6a3b      	ldr	r3, [r7, #32]
 800321e:	fa93 f3a3 	rbit	r3, r3
 8003222:	61fb      	str	r3, [r7, #28]
 8003224:	4b29      	ldr	r3, [pc, #164]	; (80032cc <HAL_RCC_ClockConfig+0x260>)
 8003226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003228:	2202      	movs	r2, #2
 800322a:	61ba      	str	r2, [r7, #24]
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	fa92 f2a2 	rbit	r2, r2
 8003232:	617a      	str	r2, [r7, #20]
  return result;
 8003234:	697a      	ldr	r2, [r7, #20]
 8003236:	fab2 f282 	clz	r2, r2
 800323a:	b2d2      	uxtb	r2, r2
 800323c:	f042 0220 	orr.w	r2, r2, #32
 8003240:	b2d2      	uxtb	r2, r2
 8003242:	f002 021f 	and.w	r2, r2, #31
 8003246:	2101      	movs	r1, #1
 8003248:	fa01 f202 	lsl.w	r2, r1, r2
 800324c:	4013      	ands	r3, r2
 800324e:	2b00      	cmp	r3, #0
 8003250:	d101      	bne.n	8003256 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e079      	b.n	800334a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003256:	4b1d      	ldr	r3, [pc, #116]	; (80032cc <HAL_RCC_ClockConfig+0x260>)
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f023 0203 	bic.w	r2, r3, #3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	491a      	ldr	r1, [pc, #104]	; (80032cc <HAL_RCC_ClockConfig+0x260>)
 8003264:	4313      	orrs	r3, r2
 8003266:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003268:	f7fd fade 	bl	8000828 <HAL_GetTick>
 800326c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800326e:	e00a      	b.n	8003286 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003270:	f7fd fada 	bl	8000828 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	f241 3288 	movw	r2, #5000	; 0x1388
 800327e:	4293      	cmp	r3, r2
 8003280:	d901      	bls.n	8003286 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e061      	b.n	800334a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003286:	4b11      	ldr	r3, [pc, #68]	; (80032cc <HAL_RCC_ClockConfig+0x260>)
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	f003 020c 	and.w	r2, r3, #12
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	429a      	cmp	r2, r3
 8003296:	d1eb      	bne.n	8003270 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003298:	4b0b      	ldr	r3, [pc, #44]	; (80032c8 <HAL_RCC_ClockConfig+0x25c>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0307 	and.w	r3, r3, #7
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d214      	bcs.n	80032d0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032a6:	4b08      	ldr	r3, [pc, #32]	; (80032c8 <HAL_RCC_ClockConfig+0x25c>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f023 0207 	bic.w	r2, r3, #7
 80032ae:	4906      	ldr	r1, [pc, #24]	; (80032c8 <HAL_RCC_ClockConfig+0x25c>)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032b6:	4b04      	ldr	r3, [pc, #16]	; (80032c8 <HAL_RCC_ClockConfig+0x25c>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0307 	and.w	r3, r3, #7
 80032be:	683a      	ldr	r2, [r7, #0]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d005      	beq.n	80032d0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e040      	b.n	800334a <HAL_RCC_ClockConfig+0x2de>
 80032c8:	40022000 	.word	0x40022000
 80032cc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0304 	and.w	r3, r3, #4
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d008      	beq.n	80032ee <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032dc:	4b1d      	ldr	r3, [pc, #116]	; (8003354 <HAL_RCC_ClockConfig+0x2e8>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	491a      	ldr	r1, [pc, #104]	; (8003354 <HAL_RCC_ClockConfig+0x2e8>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0308 	and.w	r3, r3, #8
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d009      	beq.n	800330e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032fa:	4b16      	ldr	r3, [pc, #88]	; (8003354 <HAL_RCC_ClockConfig+0x2e8>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	00db      	lsls	r3, r3, #3
 8003308:	4912      	ldr	r1, [pc, #72]	; (8003354 <HAL_RCC_ClockConfig+0x2e8>)
 800330a:	4313      	orrs	r3, r2
 800330c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800330e:	f000 f829 	bl	8003364 <HAL_RCC_GetSysClockFreq>
 8003312:	4601      	mov	r1, r0
 8003314:	4b0f      	ldr	r3, [pc, #60]	; (8003354 <HAL_RCC_ClockConfig+0x2e8>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800331c:	22f0      	movs	r2, #240	; 0xf0
 800331e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003320:	693a      	ldr	r2, [r7, #16]
 8003322:	fa92 f2a2 	rbit	r2, r2
 8003326:	60fa      	str	r2, [r7, #12]
  return result;
 8003328:	68fa      	ldr	r2, [r7, #12]
 800332a:	fab2 f282 	clz	r2, r2
 800332e:	b2d2      	uxtb	r2, r2
 8003330:	40d3      	lsrs	r3, r2
 8003332:	4a09      	ldr	r2, [pc, #36]	; (8003358 <HAL_RCC_ClockConfig+0x2ec>)
 8003334:	5cd3      	ldrb	r3, [r2, r3]
 8003336:	fa21 f303 	lsr.w	r3, r1, r3
 800333a:	4a08      	ldr	r2, [pc, #32]	; (800335c <HAL_RCC_ClockConfig+0x2f0>)
 800333c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800333e:	4b08      	ldr	r3, [pc, #32]	; (8003360 <HAL_RCC_ClockConfig+0x2f4>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4618      	mov	r0, r3
 8003344:	f7fd fa2c 	bl	80007a0 <HAL_InitTick>
  
  return HAL_OK;
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	3778      	adds	r7, #120	; 0x78
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	40021000 	.word	0x40021000
 8003358:	080038e4 	.word	0x080038e4
 800335c:	20000000 	.word	0x20000000
 8003360:	20000004 	.word	0x20000004

08003364 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003364:	b480      	push	{r7}
 8003366:	b08b      	sub	sp, #44	; 0x2c
 8003368:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800336a:	2300      	movs	r3, #0
 800336c:	61fb      	str	r3, [r7, #28]
 800336e:	2300      	movs	r3, #0
 8003370:	61bb      	str	r3, [r7, #24]
 8003372:	2300      	movs	r3, #0
 8003374:	627b      	str	r3, [r7, #36]	; 0x24
 8003376:	2300      	movs	r3, #0
 8003378:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800337a:	2300      	movs	r3, #0
 800337c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800337e:	4b2a      	ldr	r3, [pc, #168]	; (8003428 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	f003 030c 	and.w	r3, r3, #12
 800338a:	2b04      	cmp	r3, #4
 800338c:	d002      	beq.n	8003394 <HAL_RCC_GetSysClockFreq+0x30>
 800338e:	2b08      	cmp	r3, #8
 8003390:	d003      	beq.n	800339a <HAL_RCC_GetSysClockFreq+0x36>
 8003392:	e03f      	b.n	8003414 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003394:	4b25      	ldr	r3, [pc, #148]	; (800342c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003396:	623b      	str	r3, [r7, #32]
      break;
 8003398:	e03f      	b.n	800341a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80033a0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80033a4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a6:	68ba      	ldr	r2, [r7, #8]
 80033a8:	fa92 f2a2 	rbit	r2, r2
 80033ac:	607a      	str	r2, [r7, #4]
  return result;
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	fab2 f282 	clz	r2, r2
 80033b4:	b2d2      	uxtb	r2, r2
 80033b6:	40d3      	lsrs	r3, r2
 80033b8:	4a1d      	ldr	r2, [pc, #116]	; (8003430 <HAL_RCC_GetSysClockFreq+0xcc>)
 80033ba:	5cd3      	ldrb	r3, [r2, r3]
 80033bc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80033be:	4b1a      	ldr	r3, [pc, #104]	; (8003428 <HAL_RCC_GetSysClockFreq+0xc4>)
 80033c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c2:	f003 030f 	and.w	r3, r3, #15
 80033c6:	220f      	movs	r2, #15
 80033c8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ca:	693a      	ldr	r2, [r7, #16]
 80033cc:	fa92 f2a2 	rbit	r2, r2
 80033d0:	60fa      	str	r2, [r7, #12]
  return result;
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	fab2 f282 	clz	r2, r2
 80033d8:	b2d2      	uxtb	r2, r2
 80033da:	40d3      	lsrs	r3, r2
 80033dc:	4a15      	ldr	r2, [pc, #84]	; (8003434 <HAL_RCC_GetSysClockFreq+0xd0>)
 80033de:	5cd3      	ldrb	r3, [r2, r3]
 80033e0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d008      	beq.n	80033fe <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80033ec:	4a0f      	ldr	r2, [pc, #60]	; (800342c <HAL_RCC_GetSysClockFreq+0xc8>)
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	fb02 f303 	mul.w	r3, r2, r3
 80033fa:	627b      	str	r3, [r7, #36]	; 0x24
 80033fc:	e007      	b.n	800340e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80033fe:	4a0b      	ldr	r2, [pc, #44]	; (800342c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	fbb2 f2f3 	udiv	r2, r2, r3
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	fb02 f303 	mul.w	r3, r2, r3
 800340c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800340e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003410:	623b      	str	r3, [r7, #32]
      break;
 8003412:	e002      	b.n	800341a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003414:	4b05      	ldr	r3, [pc, #20]	; (800342c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003416:	623b      	str	r3, [r7, #32]
      break;
 8003418:	bf00      	nop
    }
  }
  return sysclockfreq;
 800341a:	6a3b      	ldr	r3, [r7, #32]
}
 800341c:	4618      	mov	r0, r3
 800341e:	372c      	adds	r7, #44	; 0x2c
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr
 8003428:	40021000 	.word	0x40021000
 800342c:	007a1200 	.word	0x007a1200
 8003430:	080038f4 	.word	0x080038f4
 8003434:	08003904 	.word	0x08003904

08003438 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b092      	sub	sp, #72	; 0x48
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003440:	2300      	movs	r3, #0
 8003442:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003444:	2300      	movs	r3, #0
 8003446:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003448:	2300      	movs	r3, #0
 800344a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003456:	2b00      	cmp	r3, #0
 8003458:	f000 80d4 	beq.w	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800345c:	4b4e      	ldr	r3, [pc, #312]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800345e:	69db      	ldr	r3, [r3, #28]
 8003460:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d10e      	bne.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003468:	4b4b      	ldr	r3, [pc, #300]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800346a:	69db      	ldr	r3, [r3, #28]
 800346c:	4a4a      	ldr	r2, [pc, #296]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800346e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003472:	61d3      	str	r3, [r2, #28]
 8003474:	4b48      	ldr	r3, [pc, #288]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003476:	69db      	ldr	r3, [r3, #28]
 8003478:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800347c:	60bb      	str	r3, [r7, #8]
 800347e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003480:	2301      	movs	r3, #1
 8003482:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003486:	4b45      	ldr	r3, [pc, #276]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800348e:	2b00      	cmp	r3, #0
 8003490:	d118      	bne.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003492:	4b42      	ldr	r3, [pc, #264]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a41      	ldr	r2, [pc, #260]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800349c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800349e:	f7fd f9c3 	bl	8000828 <HAL_GetTick>
 80034a2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034a4:	e008      	b.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034a6:	f7fd f9bf 	bl	8000828 <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	2b64      	cmp	r3, #100	; 0x64
 80034b2:	d901      	bls.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80034b4:	2303      	movs	r3, #3
 80034b6:	e1d6      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034b8:	4b38      	ldr	r3, [pc, #224]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d0f0      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034c4:	4b34      	ldr	r3, [pc, #208]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034c6:	6a1b      	ldr	r3, [r3, #32]
 80034c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034cc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	f000 8084 	beq.w	80035de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d07c      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034e4:	4b2c      	ldr	r3, [pc, #176]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034e6:	6a1b      	ldr	r3, [r3, #32]
 80034e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034f6:	fa93 f3a3 	rbit	r3, r3
 80034fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80034fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80034fe:	fab3 f383 	clz	r3, r3
 8003502:	b2db      	uxtb	r3, r3
 8003504:	461a      	mov	r2, r3
 8003506:	4b26      	ldr	r3, [pc, #152]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003508:	4413      	add	r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	461a      	mov	r2, r3
 800350e:	2301      	movs	r3, #1
 8003510:	6013      	str	r3, [r2, #0]
 8003512:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003516:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800351a:	fa93 f3a3 	rbit	r3, r3
 800351e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003522:	fab3 f383 	clz	r3, r3
 8003526:	b2db      	uxtb	r3, r3
 8003528:	461a      	mov	r2, r3
 800352a:	4b1d      	ldr	r3, [pc, #116]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800352c:	4413      	add	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	461a      	mov	r2, r3
 8003532:	2300      	movs	r3, #0
 8003534:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003536:	4a18      	ldr	r2, [pc, #96]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003538:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800353a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800353c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b00      	cmp	r3, #0
 8003544:	d04b      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003546:	f7fd f96f 	bl	8000828 <HAL_GetTick>
 800354a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800354c:	e00a      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800354e:	f7fd f96b 	bl	8000828 <HAL_GetTick>
 8003552:	4602      	mov	r2, r0
 8003554:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	f241 3288 	movw	r2, #5000	; 0x1388
 800355c:	4293      	cmp	r3, r2
 800355e:	d901      	bls.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e180      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003564:	2302      	movs	r3, #2
 8003566:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800356a:	fa93 f3a3 	rbit	r3, r3
 800356e:	627b      	str	r3, [r7, #36]	; 0x24
 8003570:	2302      	movs	r3, #2
 8003572:	623b      	str	r3, [r7, #32]
 8003574:	6a3b      	ldr	r3, [r7, #32]
 8003576:	fa93 f3a3 	rbit	r3, r3
 800357a:	61fb      	str	r3, [r7, #28]
  return result;
 800357c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800357e:	fab3 f383 	clz	r3, r3
 8003582:	b2db      	uxtb	r3, r3
 8003584:	095b      	lsrs	r3, r3, #5
 8003586:	b2db      	uxtb	r3, r3
 8003588:	f043 0302 	orr.w	r3, r3, #2
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b02      	cmp	r3, #2
 8003590:	d108      	bne.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003592:	4b01      	ldr	r3, [pc, #4]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003594:	6a1b      	ldr	r3, [r3, #32]
 8003596:	e00d      	b.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003598:	40021000 	.word	0x40021000
 800359c:	40007000 	.word	0x40007000
 80035a0:	10908100 	.word	0x10908100
 80035a4:	2302      	movs	r3, #2
 80035a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	fa93 f3a3 	rbit	r3, r3
 80035ae:	617b      	str	r3, [r7, #20]
 80035b0:	4b9a      	ldr	r3, [pc, #616]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80035b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b4:	2202      	movs	r2, #2
 80035b6:	613a      	str	r2, [r7, #16]
 80035b8:	693a      	ldr	r2, [r7, #16]
 80035ba:	fa92 f2a2 	rbit	r2, r2
 80035be:	60fa      	str	r2, [r7, #12]
  return result;
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	fab2 f282 	clz	r2, r2
 80035c6:	b2d2      	uxtb	r2, r2
 80035c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035cc:	b2d2      	uxtb	r2, r2
 80035ce:	f002 021f 	and.w	r2, r2, #31
 80035d2:	2101      	movs	r1, #1
 80035d4:	fa01 f202 	lsl.w	r2, r1, r2
 80035d8:	4013      	ands	r3, r2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d0b7      	beq.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80035de:	4b8f      	ldr	r3, [pc, #572]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	498c      	ldr	r1, [pc, #560]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80035f0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d105      	bne.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035f8:	4b88      	ldr	r3, [pc, #544]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80035fa:	69db      	ldr	r3, [r3, #28]
 80035fc:	4a87      	ldr	r2, [pc, #540]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80035fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003602:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	2b00      	cmp	r3, #0
 800360e:	d008      	beq.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003610:	4b82      	ldr	r3, [pc, #520]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003614:	f023 0203 	bic.w	r2, r3, #3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	497f      	ldr	r1, [pc, #508]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800361e:	4313      	orrs	r3, r2
 8003620:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0302 	and.w	r3, r3, #2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d008      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800362e:	4b7b      	ldr	r3, [pc, #492]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003632:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	4978      	ldr	r1, [pc, #480]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800363c:	4313      	orrs	r3, r2
 800363e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0304 	and.w	r3, r3, #4
 8003648:	2b00      	cmp	r3, #0
 800364a:	d008      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800364c:	4b73      	ldr	r3, [pc, #460]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800364e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003650:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	691b      	ldr	r3, [r3, #16]
 8003658:	4970      	ldr	r1, [pc, #448]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800365a:	4313      	orrs	r3, r2
 800365c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0320 	and.w	r3, r3, #32
 8003666:	2b00      	cmp	r3, #0
 8003668:	d008      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800366a:	4b6c      	ldr	r3, [pc, #432]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800366c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366e:	f023 0210 	bic.w	r2, r3, #16
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	69db      	ldr	r3, [r3, #28]
 8003676:	4969      	ldr	r1, [pc, #420]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003678:	4313      	orrs	r3, r2
 800367a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d008      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003688:	4b64      	ldr	r3, [pc, #400]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003694:	4961      	ldr	r1, [pc, #388]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003696:	4313      	orrs	r3, r2
 8003698:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d008      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036a6:	4b5d      	ldr	r3, [pc, #372]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036aa:	f023 0220 	bic.w	r2, r3, #32
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a1b      	ldr	r3, [r3, #32]
 80036b2:	495a      	ldr	r1, [pc, #360]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d008      	beq.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80036c4:	4b55      	ldr	r3, [pc, #340]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d0:	4952      	ldr	r1, [pc, #328]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0308 	and.w	r3, r3, #8
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d008      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036e2:	4b4e      	ldr	r3, [pc, #312]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	494b      	ldr	r1, [pc, #300]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0310 	and.w	r3, r3, #16
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d008      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003700:	4b46      	ldr	r3, [pc, #280]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003704:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	699b      	ldr	r3, [r3, #24]
 800370c:	4943      	ldr	r1, [pc, #268]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800370e:	4313      	orrs	r3, r2
 8003710:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800371a:	2b00      	cmp	r3, #0
 800371c:	d008      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800371e:	4b3f      	ldr	r3, [pc, #252]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800372a:	493c      	ldr	r1, [pc, #240]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800372c:	4313      	orrs	r3, r2
 800372e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003738:	2b00      	cmp	r3, #0
 800373a:	d008      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800373c:	4b37      	ldr	r3, [pc, #220]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800373e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003740:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003748:	4934      	ldr	r1, [pc, #208]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800374a:	4313      	orrs	r3, r2
 800374c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003756:	2b00      	cmp	r3, #0
 8003758:	d008      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800375a:	4b30      	ldr	r3, [pc, #192]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800375c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800375e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003766:	492d      	ldr	r1, [pc, #180]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003768:	4313      	orrs	r3, r2
 800376a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d008      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003778:	4b28      	ldr	r3, [pc, #160]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800377a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003784:	4925      	ldr	r1, [pc, #148]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003786:	4313      	orrs	r3, r2
 8003788:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d008      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003796:	4b21      	ldr	r3, [pc, #132]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a2:	491e      	ldr	r1, [pc, #120]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d008      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80037b4:	4b19      	ldr	r3, [pc, #100]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c0:	4916      	ldr	r1, [pc, #88]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d008      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80037d2:	4b12      	ldr	r3, [pc, #72]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037de:	490f      	ldr	r1, [pc, #60]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d008      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80037f0:	4b0a      	ldr	r3, [pc, #40]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037fc:	4907      	ldr	r1, [pc, #28]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037fe:	4313      	orrs	r3, r2
 8003800:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00c      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800380e:	4b03      	ldr	r3, [pc, #12]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003812:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	e002      	b.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800381a:	bf00      	nop
 800381c:	40021000 	.word	0x40021000
 8003820:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003822:	4913      	ldr	r1, [pc, #76]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003824:	4313      	orrs	r3, r2
 8003826:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d008      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003834:	4b0e      	ldr	r3, [pc, #56]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003838:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003840:	490b      	ldr	r1, [pc, #44]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003842:	4313      	orrs	r3, r2
 8003844:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d008      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003852:	4b07      	ldr	r3, [pc, #28]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003856:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800385e:	4904      	ldr	r1, [pc, #16]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003860:	4313      	orrs	r3, r2
 8003862:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3748      	adds	r7, #72	; 0x48
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	40021000 	.word	0x40021000

08003874 <__libc_init_array>:
 8003874:	b570      	push	{r4, r5, r6, lr}
 8003876:	4d0d      	ldr	r5, [pc, #52]	; (80038ac <__libc_init_array+0x38>)
 8003878:	4c0d      	ldr	r4, [pc, #52]	; (80038b0 <__libc_init_array+0x3c>)
 800387a:	1b64      	subs	r4, r4, r5
 800387c:	10a4      	asrs	r4, r4, #2
 800387e:	2600      	movs	r6, #0
 8003880:	42a6      	cmp	r6, r4
 8003882:	d109      	bne.n	8003898 <__libc_init_array+0x24>
 8003884:	4d0b      	ldr	r5, [pc, #44]	; (80038b4 <__libc_init_array+0x40>)
 8003886:	4c0c      	ldr	r4, [pc, #48]	; (80038b8 <__libc_init_array+0x44>)
 8003888:	f000 f820 	bl	80038cc <_init>
 800388c:	1b64      	subs	r4, r4, r5
 800388e:	10a4      	asrs	r4, r4, #2
 8003890:	2600      	movs	r6, #0
 8003892:	42a6      	cmp	r6, r4
 8003894:	d105      	bne.n	80038a2 <__libc_init_array+0x2e>
 8003896:	bd70      	pop	{r4, r5, r6, pc}
 8003898:	f855 3b04 	ldr.w	r3, [r5], #4
 800389c:	4798      	blx	r3
 800389e:	3601      	adds	r6, #1
 80038a0:	e7ee      	b.n	8003880 <__libc_init_array+0xc>
 80038a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80038a6:	4798      	blx	r3
 80038a8:	3601      	adds	r6, #1
 80038aa:	e7f2      	b.n	8003892 <__libc_init_array+0x1e>
 80038ac:	08003914 	.word	0x08003914
 80038b0:	08003914 	.word	0x08003914
 80038b4:	08003914 	.word	0x08003914
 80038b8:	08003918 	.word	0x08003918

080038bc <memset>:
 80038bc:	4402      	add	r2, r0
 80038be:	4603      	mov	r3, r0
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d100      	bne.n	80038c6 <memset+0xa>
 80038c4:	4770      	bx	lr
 80038c6:	f803 1b01 	strb.w	r1, [r3], #1
 80038ca:	e7f9      	b.n	80038c0 <memset+0x4>

080038cc <_init>:
 80038cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ce:	bf00      	nop
 80038d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038d2:	bc08      	pop	{r3}
 80038d4:	469e      	mov	lr, r3
 80038d6:	4770      	bx	lr

080038d8 <_fini>:
 80038d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038da:	bf00      	nop
 80038dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038de:	bc08      	pop	{r3}
 80038e0:	469e      	mov	lr, r3
 80038e2:	4770      	bx	lr
