
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns max -11.75

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns max -0.21

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.21

==========================================================================
global place report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 10.21 fmax = 97.95

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.08    0.30    0.30 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.08    0.00    0.30 ^ _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  0.30   data arrival time

                  0.00    5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 v _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    5.00   clock gating hold time
                                  5.00   data required time
-----------------------------------------------------------------------------
                                  5.00   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                 -4.70   slack (VIOLATED)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.38    0.38 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2] (net)
                  0.07    0.00    0.38 v _21278_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.09    0.08    0.45 ^ _21278_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06811_ (net)
                  0.09    0.00    0.45 ^ _21282_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.07    0.06    0.52 v _21282_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _03033_ (net)
                  0.07    0.00    0.52 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.52   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.11    4.11   time given to startpoint
                  0.12    0.00    4.11 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    4.52 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    4.52 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  4.52   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.48   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[342]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     4    0.22    0.40    0.58    0.58 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.40    0.00    0.58 ^ place1990/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    21    0.51    0.32    0.29    0.87 ^ place1990/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1989 (net)
                  0.32    0.00    0.87 ^ place1997/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    19    0.40    0.26    0.25    1.13 ^ place1997/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1996 (net)
                  0.26    0.00    1.13 ^ place1998/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    13    0.26    0.18    0.20    1.33 ^ place1998/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1997 (net)
                  0.18    0.00    1.33 ^ _12800_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    1.56 v _12800_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08599_ (net)
                  0.08    0.00    1.56 v _12802_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    1.78 v _12802_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08601_ (net)
                  0.08    0.00    1.78 v _12805_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.04    0.22    0.37    2.15 v _12805_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _08604_ (net)
                  0.22    0.00    2.15 v _12806_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.07    0.34    0.26    2.41 ^ _12806_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _08605_ (net)
                  0.34    0.00    2.42 ^ _12807_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.12    0.19    2.61 ^ _12807_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _08606_ (net)
                  0.12    0.00    2.61 ^ _14213_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.10    0.37    0.35    2.96 ^ _14213_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _09835_ (net)
                  0.37    0.00    2.96 ^ place1635/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    14    0.18    0.13    0.18    3.14 ^ place1635/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1634 (net)
                  0.13    0.00    3.14 ^ _14257_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.02    0.15    0.09    3.23 v _14257_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _00340_ (net)
                  0.15    0.00    3.23 v _22443_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.52    3.74 ^ _22443_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _00344_ (net)
                  0.14    0.00    3.74 ^ _14698_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    3.82 v _14698_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00346_ (net)
                  0.09    0.00    3.82 v _22444_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.54    4.37 ^ _22444_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _11289_ (net)
                  0.19    0.00    4.37 ^ _22447_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.47    4.83 v _22447_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _11295_ (net)
                  0.18    0.00    4.83 v _22452_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.53    5.36 ^ _22452_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _11302_ (net)
                  0.16    0.00    5.36 ^ _22456_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.44    5.80 v _22456_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _11308_ (net)
                  0.16    0.00    5.80 v _22457_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.52    6.32 ^ _22457_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _00371_ (net)
                  0.15    0.00    6.32 ^ _14913_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.09    6.40 v _14913_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _01038_ (net)
                  0.09    0.00    6.40 v _22750_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.14    0.26    6.66 v _22750_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _01039_ (net)
                  0.14    0.00    6.66 v _18380_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.03    0.14    0.31    6.98 v _18380_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _05053_ (net)
                  0.14    0.00    6.98 v _18381_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.04    0.37    0.26    7.24 ^ _18381_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _05054_ (net)
                  0.37    0.00    7.24 ^ _18430_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.05    0.23    0.14    7.38 v _18430_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _05101_ (net)
                  0.23    0.00    7.38 v place1391/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.02    0.06    0.17    7.55 v place1391/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1390 (net)
                  0.06    0.00    7.55 v _18475_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.20    7.75 v _18475_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _05144_ (net)
                  0.09    0.00    7.75 v _18476_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.13    7.88 ^ _18476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _05145_ (net)
                  0.19    0.00    7.88 ^ _18477_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    8.14 v _18477_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05146_ (net)
                  0.08    0.00    8.14 v _18478_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.05    0.18    0.30    8.44 v _18478_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _05147_ (net)
                  0.18    0.00    8.44 v _18479_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.04    0.14    0.29    8.72 v _18479_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _05148_ (net)
                  0.14    0.00    8.72 v _18480_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.10    0.23    8.96 v _18480_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _05149_ (net)
                  0.10    0.00    8.96 v _18481_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.05    0.62    0.39    9.35 ^ _18481_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _05150_ (net)
                  0.62    0.00    9.35 ^ place1366/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.03    0.09    0.15    9.50 ^ place1366/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1365 (net)
                  0.09    0.00    9.50 ^ _18484_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.04    0.31    0.12    9.62 v _18484_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _05153_ (net)
                  0.31    0.00    9.62 v place1360/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    31    0.31    0.13    0.26    9.88 v place1360/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1359 (net)
                  0.13    0.00    9.88 v _19190_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.09    0.21   10.09 v _19190_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02150_ (net)
                  0.09    0.00   10.09 v gen_regfile_ff.register_file_i.rf_reg[342]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                 10.09   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ gen_regfile_ff.register_file_i.rf_reg[342]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                -10.09   data arrival time
-----------------------------------------------------------------------------
                                 -0.21   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.11    4.11   time given to startpoint
                  0.12    0.00    4.11 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    4.52 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    4.52 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  4.52   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.48   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[342]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     4    0.22    0.40    0.58    0.58 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.40    0.00    0.58 ^ place1990/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    21    0.51    0.32    0.29    0.87 ^ place1990/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1989 (net)
                  0.32    0.00    0.87 ^ place1997/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    19    0.40    0.26    0.25    1.13 ^ place1997/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1996 (net)
                  0.26    0.00    1.13 ^ place1998/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    13    0.26    0.18    0.20    1.33 ^ place1998/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1997 (net)
                  0.18    0.00    1.33 ^ _12800_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    1.56 v _12800_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08599_ (net)
                  0.08    0.00    1.56 v _12802_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    1.78 v _12802_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08601_ (net)
                  0.08    0.00    1.78 v _12805_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.04    0.22    0.37    2.15 v _12805_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _08604_ (net)
                  0.22    0.00    2.15 v _12806_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.07    0.34    0.26    2.41 ^ _12806_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _08605_ (net)
                  0.34    0.00    2.42 ^ _12807_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.12    0.19    2.61 ^ _12807_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _08606_ (net)
                  0.12    0.00    2.61 ^ _14213_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.10    0.37    0.35    2.96 ^ _14213_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _09835_ (net)
                  0.37    0.00    2.96 ^ place1635/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    14    0.18    0.13    0.18    3.14 ^ place1635/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1634 (net)
                  0.13    0.00    3.14 ^ _14257_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.02    0.15    0.09    3.23 v _14257_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _00340_ (net)
                  0.15    0.00    3.23 v _22443_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.52    3.74 ^ _22443_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _00344_ (net)
                  0.14    0.00    3.74 ^ _14698_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    3.82 v _14698_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00346_ (net)
                  0.09    0.00    3.82 v _22444_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.54    4.37 ^ _22444_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _11289_ (net)
                  0.19    0.00    4.37 ^ _22447_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.47    4.83 v _22447_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _11295_ (net)
                  0.18    0.00    4.83 v _22452_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.53    5.36 ^ _22452_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _11302_ (net)
                  0.16    0.00    5.36 ^ _22456_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.44    5.80 v _22456_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _11308_ (net)
                  0.16    0.00    5.80 v _22457_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.52    6.32 ^ _22457_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _00371_ (net)
                  0.15    0.00    6.32 ^ _14913_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.09    6.40 v _14913_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _01038_ (net)
                  0.09    0.00    6.40 v _22750_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.14    0.26    6.66 v _22750_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _01039_ (net)
                  0.14    0.00    6.66 v _18380_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.03    0.14    0.31    6.98 v _18380_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _05053_ (net)
                  0.14    0.00    6.98 v _18381_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.04    0.37    0.26    7.24 ^ _18381_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _05054_ (net)
                  0.37    0.00    7.24 ^ _18430_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.05    0.23    0.14    7.38 v _18430_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _05101_ (net)
                  0.23    0.00    7.38 v place1391/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.02    0.06    0.17    7.55 v place1391/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1390 (net)
                  0.06    0.00    7.55 v _18475_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.20    7.75 v _18475_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _05144_ (net)
                  0.09    0.00    7.75 v _18476_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.13    7.88 ^ _18476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _05145_ (net)
                  0.19    0.00    7.88 ^ _18477_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    8.14 v _18477_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05146_ (net)
                  0.08    0.00    8.14 v _18478_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.05    0.18    0.30    8.44 v _18478_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _05147_ (net)
                  0.18    0.00    8.44 v _18479_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.04    0.14    0.29    8.72 v _18479_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _05148_ (net)
                  0.14    0.00    8.72 v _18480_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.10    0.23    8.96 v _18480_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _05149_ (net)
                  0.10    0.00    8.96 v _18481_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.05    0.62    0.39    9.35 ^ _18481_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _05150_ (net)
                  0.62    0.00    9.35 ^ place1366/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.03    0.09    0.15    9.50 ^ place1366/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1365 (net)
                  0.09    0.00    9.50 ^ _18484_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.04    0.31    0.12    9.62 v _18484_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _05153_ (net)
                  0.31    0.00    9.62 v place1360/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    31    0.31    0.13    0.26    9.88 v place1360/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1359 (net)
                  0.13    0.00    9.88 v _19190_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.09    0.21   10.09 v _19190_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02150_ (net)
                  0.09    0.00   10.09 v gen_regfile_ff.register_file_i.rf_reg[342]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                 10.09   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ gen_regfile_ff.register_file_i.rf_reg[342]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                -10.09   data arrival time
-----------------------------------------------------------------------------
                                 -0.21   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.90e-01   5.61e-02   1.13e-06   3.46e-01   8.9%
Combinational          2.15e+00   1.40e+00   2.86e-06   3.55e+00  91.0%
Clock                  3.13e-05   5.20e-03   1.07e-07   5.23e-03   0.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.44e+00   1.46e+00   4.10e-06   3.91e+00 100.0%
                          62.6%      37.4%       0.0%
