#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Disable routing multiplexer outputs for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Mon Sep 30 17:03:22 2024
#############################################

set_disable_timing fpga_top/cbx_1__0_/mux_bottom_ipin_0/out
set_disable_timing fpga_top/cbx_1__0_/mux_bottom_ipin_1/out
set_disable_timing fpga_top/cbx_1__0_/mux_bottom_ipin_2/out
set_disable_timing fpga_top/cbx_1__0_/mux_bottom_ipin_3/out
set_disable_timing fpga_top/cbx_1__0_/mux_bottom_ipin_4/out
set_disable_timing fpga_top/cbx_1__0_/mux_bottom_ipin_5/out
set_disable_timing fpga_top/cbx_1__0_/mux_bottom_ipin_6/out
set_disable_timing fpga_top/cbx_1__0_/mux_bottom_ipin_7/out
set_disable_timing fpga_top/cbx_1__0_/mux_bottom_ipin_8/out
set_disable_timing fpga_top/cbx_1__0_/mux_bottom_ipin_9/out
set_disable_timing fpga_top/cbx_1__0_/mux_top_ipin_0/out
set_disable_timing fpga_top/cbx_1__0_/mux_top_ipin_1/out
set_disable_timing fpga_top/cbx_1__0_/mux_top_ipin_2/out
set_disable_timing fpga_top/cbx_1__0_/mux_top_ipin_3/out
set_disable_timing fpga_top/cbx_1__0_/mux_top_ipin_4/out
set_disable_timing fpga_top/cbx_1__0_/mux_top_ipin_5/out
set_disable_timing fpga_top/cbx_1__0_/mux_top_ipin_6/out
set_disable_timing fpga_top/cbx_1__0_/mux_top_ipin_7/out
set_disable_timing fpga_top/cbx_2__0_/mux_bottom_ipin_0/out
set_disable_timing fpga_top/cbx_2__0_/mux_bottom_ipin_1/out
set_disable_timing fpga_top/cbx_2__0_/mux_bottom_ipin_2/out
set_disable_timing fpga_top/cbx_2__0_/mux_bottom_ipin_3/out
set_disable_timing fpga_top/cbx_2__0_/mux_bottom_ipin_4/out
set_disable_timing fpga_top/cbx_2__0_/mux_bottom_ipin_5/out
set_disable_timing fpga_top/cbx_2__0_/mux_bottom_ipin_6/out
set_disable_timing fpga_top/cbx_2__0_/mux_bottom_ipin_7/out
set_disable_timing fpga_top/cbx_2__0_/mux_bottom_ipin_8/out
set_disable_timing fpga_top/cbx_2__0_/mux_bottom_ipin_9/out
set_disable_timing fpga_top/cbx_2__0_/mux_top_ipin_0/out
set_disable_timing fpga_top/cbx_2__0_/mux_top_ipin_1/out
set_disable_timing fpga_top/cbx_2__0_/mux_top_ipin_2/out
set_disable_timing fpga_top/cbx_2__0_/mux_top_ipin_3/out
set_disable_timing fpga_top/cbx_2__0_/mux_top_ipin_4/out
set_disable_timing fpga_top/cbx_2__0_/mux_top_ipin_5/out
set_disable_timing fpga_top/cbx_2__0_/mux_top_ipin_6/out
set_disable_timing fpga_top/cbx_2__0_/mux_top_ipin_7/out
set_disable_timing fpga_top/cbx_1__1_/mux_bottom_ipin_0/out
set_disable_timing fpga_top/cbx_1__1_/mux_bottom_ipin_1/out
set_disable_timing fpga_top/cbx_1__1_/mux_bottom_ipin_2/out
set_disable_timing fpga_top/cbx_1__1_/mux_bottom_ipin_3/out
set_disable_timing fpga_top/cbx_1__1_/mux_bottom_ipin_4/out
set_disable_timing fpga_top/cbx_1__1_/mux_bottom_ipin_5/out
set_disable_timing fpga_top/cbx_1__1_/mux_bottom_ipin_6/out
set_disable_timing fpga_top/cbx_1__1_/mux_bottom_ipin_7/out
set_disable_timing fpga_top/cbx_1__1_/mux_bottom_ipin_8/out
set_disable_timing fpga_top/cbx_1__1_/mux_bottom_ipin_9/out
set_disable_timing fpga_top/cbx_1__1_/mux_top_ipin_0/out
set_disable_timing fpga_top/cbx_1__1_/mux_top_ipin_1/out
set_disable_timing fpga_top/cbx_1__1_/mux_top_ipin_2/out
set_disable_timing fpga_top/cbx_1__1_/mux_top_ipin_3/out
set_disable_timing fpga_top/cbx_1__1_/mux_top_ipin_4/out
set_disable_timing fpga_top/cbx_1__1_/mux_top_ipin_5/out
set_disable_timing fpga_top/cbx_1__1_/mux_top_ipin_6/out
set_disable_timing fpga_top/cbx_1__1_/mux_top_ipin_7/out
set_disable_timing fpga_top/cbx_1__1_/mux_top_ipin_8/out
set_disable_timing fpga_top/cbx_1__1_/mux_top_ipin_9/out
set_disable_timing fpga_top/cbx_1__1_/mux_top_ipin_10/out
set_disable_timing fpga_top/cbx_2__1_/mux_bottom_ipin_0/out
set_disable_timing fpga_top/cbx_2__1_/mux_bottom_ipin_1/out
set_disable_timing fpga_top/cbx_2__1_/mux_bottom_ipin_2/out
set_disable_timing fpga_top/cbx_2__1_/mux_bottom_ipin_3/out
set_disable_timing fpga_top/cbx_2__1_/mux_bottom_ipin_4/out
set_disable_timing fpga_top/cbx_2__1_/mux_bottom_ipin_5/out
set_disable_timing fpga_top/cbx_2__1_/mux_bottom_ipin_6/out
set_disable_timing fpga_top/cbx_2__1_/mux_bottom_ipin_7/out
set_disable_timing fpga_top/cbx_2__1_/mux_bottom_ipin_8/out
set_disable_timing fpga_top/cbx_2__1_/mux_bottom_ipin_9/out
set_disable_timing fpga_top/cbx_2__1_/mux_top_ipin_0/out
set_disable_timing fpga_top/cbx_2__1_/mux_top_ipin_1/out
set_disable_timing fpga_top/cbx_2__1_/mux_top_ipin_2/out
set_disable_timing fpga_top/cbx_2__1_/mux_top_ipin_3/out
set_disable_timing fpga_top/cbx_2__1_/mux_top_ipin_4/out
set_disable_timing fpga_top/cbx_2__1_/mux_top_ipin_5/out
set_disable_timing fpga_top/cbx_2__1_/mux_top_ipin_6/out
set_disable_timing fpga_top/cbx_2__1_/mux_top_ipin_7/out
set_disable_timing fpga_top/cbx_2__1_/mux_top_ipin_8/out
set_disable_timing fpga_top/cbx_2__1_/mux_top_ipin_9/out
set_disable_timing fpga_top/cbx_2__1_/mux_top_ipin_10/out
set_disable_timing fpga_top/cbx_1__2_/mux_bottom_ipin_0/out
set_disable_timing fpga_top/cbx_1__2_/mux_bottom_ipin_1/out
set_disable_timing fpga_top/cbx_1__2_/mux_bottom_ipin_2/out
set_disable_timing fpga_top/cbx_1__2_/mux_bottom_ipin_3/out
set_disable_timing fpga_top/cbx_1__2_/mux_bottom_ipin_4/out
set_disable_timing fpga_top/cbx_1__2_/mux_bottom_ipin_5/out
set_disable_timing fpga_top/cbx_1__2_/mux_bottom_ipin_6/out
set_disable_timing fpga_top/cbx_1__2_/mux_bottom_ipin_7/out
set_disable_timing fpga_top/cbx_1__2_/mux_top_ipin_0/out
set_disable_timing fpga_top/cbx_1__2_/mux_top_ipin_1/out
set_disable_timing fpga_top/cbx_1__2_/mux_top_ipin_2/out
set_disable_timing fpga_top/cbx_1__2_/mux_top_ipin_3/out
set_disable_timing fpga_top/cbx_1__2_/mux_top_ipin_4/out
set_disable_timing fpga_top/cbx_1__2_/mux_top_ipin_5/out
set_disable_timing fpga_top/cbx_1__2_/mux_top_ipin_6/out
set_disable_timing fpga_top/cbx_1__2_/mux_top_ipin_7/out
set_disable_timing fpga_top/cbx_1__2_/mux_top_ipin_8/out
set_disable_timing fpga_top/cbx_1__2_/mux_top_ipin_9/out
set_disable_timing fpga_top/cbx_1__2_/mux_top_ipin_10/out
set_disable_timing fpga_top/cbx_2__2_/mux_bottom_ipin_0/out
set_disable_timing fpga_top/cbx_2__2_/mux_bottom_ipin_1/out
set_disable_timing fpga_top/cbx_2__2_/mux_bottom_ipin_2/out
set_disable_timing fpga_top/cbx_2__2_/mux_bottom_ipin_3/out
set_disable_timing fpga_top/cbx_2__2_/mux_bottom_ipin_4/out
set_disable_timing fpga_top/cbx_2__2_/mux_bottom_ipin_5/out
set_disable_timing fpga_top/cbx_2__2_/mux_bottom_ipin_6/out
set_disable_timing fpga_top/cbx_2__2_/mux_bottom_ipin_7/out
set_disable_timing fpga_top/cbx_2__2_/mux_top_ipin_0/out
set_disable_timing fpga_top/cbx_2__2_/mux_top_ipin_1/out
set_disable_timing fpga_top/cbx_2__2_/mux_top_ipin_2/out
set_disable_timing fpga_top/cbx_2__2_/mux_top_ipin_3/out
set_disable_timing fpga_top/cbx_2__2_/mux_top_ipin_4/out
set_disable_timing fpga_top/cbx_2__2_/mux_top_ipin_5/out
set_disable_timing fpga_top/cbx_2__2_/mux_top_ipin_6/out
set_disable_timing fpga_top/cbx_2__2_/mux_top_ipin_7/out
set_disable_timing fpga_top/cbx_2__2_/mux_top_ipin_8/out
set_disable_timing fpga_top/cbx_2__2_/mux_top_ipin_9/out
set_disable_timing fpga_top/cbx_2__2_/mux_top_ipin_10/out
set_disable_timing fpga_top/cby_0__1_/mux_left_ipin_0/out
set_disable_timing fpga_top/cby_0__1_/mux_left_ipin_1/out
set_disable_timing fpga_top/cby_0__1_/mux_left_ipin_2/out
set_disable_timing fpga_top/cby_0__1_/mux_left_ipin_3/out
set_disable_timing fpga_top/cby_0__1_/mux_left_ipin_4/out
set_disable_timing fpga_top/cby_0__1_/mux_left_ipin_5/out
set_disable_timing fpga_top/cby_0__1_/mux_left_ipin_6/out
set_disable_timing fpga_top/cby_0__1_/mux_left_ipin_7/out
set_disable_timing fpga_top/cby_0__1_/mux_left_ipin_8/out
set_disable_timing fpga_top/cby_0__1_/mux_left_ipin_9/out
set_disable_timing fpga_top/cby_0__1_/mux_right_ipin_0/out
set_disable_timing fpga_top/cby_0__1_/mux_right_ipin_1/out
set_disable_timing fpga_top/cby_0__1_/mux_right_ipin_2/out
set_disable_timing fpga_top/cby_0__1_/mux_right_ipin_3/out
set_disable_timing fpga_top/cby_0__1_/mux_right_ipin_4/out
set_disable_timing fpga_top/cby_0__1_/mux_right_ipin_5/out
set_disable_timing fpga_top/cby_0__1_/mux_right_ipin_6/out
set_disable_timing fpga_top/cby_0__1_/mux_right_ipin_7/out
set_disable_timing fpga_top/cby_0__2_/mux_left_ipin_0/out
set_disable_timing fpga_top/cby_0__2_/mux_left_ipin_1/out
set_disable_timing fpga_top/cby_0__2_/mux_left_ipin_2/out
set_disable_timing fpga_top/cby_0__2_/mux_left_ipin_3/out
set_disable_timing fpga_top/cby_0__2_/mux_left_ipin_4/out
set_disable_timing fpga_top/cby_0__2_/mux_left_ipin_5/out
set_disable_timing fpga_top/cby_0__2_/mux_left_ipin_6/out
set_disable_timing fpga_top/cby_0__2_/mux_left_ipin_7/out
set_disable_timing fpga_top/cby_0__2_/mux_left_ipin_8/out
set_disable_timing fpga_top/cby_0__2_/mux_left_ipin_9/out
set_disable_timing fpga_top/cby_0__2_/mux_right_ipin_0/out
set_disable_timing fpga_top/cby_0__2_/mux_right_ipin_1/out
set_disable_timing fpga_top/cby_0__2_/mux_right_ipin_2/out
set_disable_timing fpga_top/cby_0__2_/mux_right_ipin_3/out
set_disable_timing fpga_top/cby_0__2_/mux_right_ipin_4/out
set_disable_timing fpga_top/cby_0__2_/mux_right_ipin_5/out
set_disable_timing fpga_top/cby_0__2_/mux_right_ipin_6/out
set_disable_timing fpga_top/cby_0__2_/mux_right_ipin_7/out
set_disable_timing fpga_top/cby_1__1_/mux_left_ipin_0/out
set_disable_timing fpga_top/cby_1__1_/mux_left_ipin_1/out
set_disable_timing fpga_top/cby_1__1_/mux_left_ipin_2/out
set_disable_timing fpga_top/cby_1__1_/mux_left_ipin_3/out
set_disable_timing fpga_top/cby_1__1_/mux_left_ipin_4/out
set_disable_timing fpga_top/cby_1__1_/mux_left_ipin_5/out
set_disable_timing fpga_top/cby_1__1_/mux_left_ipin_6/out
set_disable_timing fpga_top/cby_1__1_/mux_left_ipin_7/out
set_disable_timing fpga_top/cby_1__1_/mux_left_ipin_8/out
set_disable_timing fpga_top/cby_1__1_/mux_left_ipin_9/out
set_disable_timing fpga_top/cby_1__1_/mux_right_ipin_0/out
set_disable_timing fpga_top/cby_1__1_/mux_right_ipin_1/out
set_disable_timing fpga_top/cby_1__1_/mux_right_ipin_2/out
set_disable_timing fpga_top/cby_1__1_/mux_right_ipin_3/out
set_disable_timing fpga_top/cby_1__1_/mux_right_ipin_4/out
set_disable_timing fpga_top/cby_1__1_/mux_right_ipin_5/out
set_disable_timing fpga_top/cby_1__1_/mux_right_ipin_6/out
set_disable_timing fpga_top/cby_1__1_/mux_right_ipin_7/out
set_disable_timing fpga_top/cby_1__1_/mux_right_ipin_8/out
set_disable_timing fpga_top/cby_1__1_/mux_right_ipin_9/out
set_disable_timing fpga_top/cby_1__2_/mux_left_ipin_0/out
set_disable_timing fpga_top/cby_1__2_/mux_left_ipin_1/out
set_disable_timing fpga_top/cby_1__2_/mux_left_ipin_2/out
set_disable_timing fpga_top/cby_1__2_/mux_left_ipin_3/out
set_disable_timing fpga_top/cby_1__2_/mux_left_ipin_4/out
set_disable_timing fpga_top/cby_1__2_/mux_left_ipin_5/out
set_disable_timing fpga_top/cby_1__2_/mux_left_ipin_6/out
set_disable_timing fpga_top/cby_1__2_/mux_left_ipin_7/out
set_disable_timing fpga_top/cby_1__2_/mux_left_ipin_8/out
set_disable_timing fpga_top/cby_1__2_/mux_left_ipin_9/out
set_disable_timing fpga_top/cby_1__2_/mux_right_ipin_0/out
set_disable_timing fpga_top/cby_1__2_/mux_right_ipin_1/out
set_disable_timing fpga_top/cby_1__2_/mux_right_ipin_2/out
set_disable_timing fpga_top/cby_1__2_/mux_right_ipin_3/out
set_disable_timing fpga_top/cby_1__2_/mux_right_ipin_4/out
set_disable_timing fpga_top/cby_1__2_/mux_right_ipin_5/out
set_disable_timing fpga_top/cby_1__2_/mux_right_ipin_6/out
set_disable_timing fpga_top/cby_1__2_/mux_right_ipin_7/out
set_disable_timing fpga_top/cby_1__2_/mux_right_ipin_8/out
set_disable_timing fpga_top/cby_1__2_/mux_right_ipin_9/out
set_disable_timing fpga_top/cby_2__1_/mux_left_ipin_0/out
set_disable_timing fpga_top/cby_2__1_/mux_left_ipin_1/out
set_disable_timing fpga_top/cby_2__1_/mux_left_ipin_2/out
set_disable_timing fpga_top/cby_2__1_/mux_left_ipin_3/out
set_disable_timing fpga_top/cby_2__1_/mux_left_ipin_4/out
set_disable_timing fpga_top/cby_2__1_/mux_left_ipin_5/out
set_disable_timing fpga_top/cby_2__1_/mux_left_ipin_6/out
set_disable_timing fpga_top/cby_2__1_/mux_left_ipin_7/out
set_disable_timing fpga_top/cby_2__1_/mux_right_ipin_0/out
set_disable_timing fpga_top/cby_2__1_/mux_right_ipin_1/out
set_disable_timing fpga_top/cby_2__1_/mux_right_ipin_2/out
set_disable_timing fpga_top/cby_2__1_/mux_right_ipin_3/out
set_disable_timing fpga_top/cby_2__1_/mux_right_ipin_4/out
set_disable_timing fpga_top/cby_2__1_/mux_right_ipin_5/out
set_disable_timing fpga_top/cby_2__1_/mux_right_ipin_6/out
set_disable_timing fpga_top/cby_2__1_/mux_right_ipin_7/out
set_disable_timing fpga_top/cby_2__1_/mux_right_ipin_8/out
set_disable_timing fpga_top/cby_2__1_/mux_right_ipin_9/out
set_disable_timing fpga_top/cby_2__2_/mux_left_ipin_0/out
set_disable_timing fpga_top/cby_2__2_/mux_left_ipin_1/out
set_disable_timing fpga_top/cby_2__2_/mux_left_ipin_2/out
set_disable_timing fpga_top/cby_2__2_/mux_left_ipin_3/out
set_disable_timing fpga_top/cby_2__2_/mux_left_ipin_4/out
set_disable_timing fpga_top/cby_2__2_/mux_left_ipin_5/out
set_disable_timing fpga_top/cby_2__2_/mux_left_ipin_6/out
set_disable_timing fpga_top/cby_2__2_/mux_left_ipin_7/out
set_disable_timing fpga_top/cby_2__2_/mux_right_ipin_0/out
set_disable_timing fpga_top/cby_2__2_/mux_right_ipin_1/out
set_disable_timing fpga_top/cby_2__2_/mux_right_ipin_2/out
set_disable_timing fpga_top/cby_2__2_/mux_right_ipin_3/out
set_disable_timing fpga_top/cby_2__2_/mux_right_ipin_4/out
set_disable_timing fpga_top/cby_2__2_/mux_right_ipin_5/out
set_disable_timing fpga_top/cby_2__2_/mux_right_ipin_6/out
set_disable_timing fpga_top/cby_2__2_/mux_right_ipin_7/out
set_disable_timing fpga_top/cby_2__2_/mux_right_ipin_8/out
set_disable_timing fpga_top/cby_2__2_/mux_right_ipin_9/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_0/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_2/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_4/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_20/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_22/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_24/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_0/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_2/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_4/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_20/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_22/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_24/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_2/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_4/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_6/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_12/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_14/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_16/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_18/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_20/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_22/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_24/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_26/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_32/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_34/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_36/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_0/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_2/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_4/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_20/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_22/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_24/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_1/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_3/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_5/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_21/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_23/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_25/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_2/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_4/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_6/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_12/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_14/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_16/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_18/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_20/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_22/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_24/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_26/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_32/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_34/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_36/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_1/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_3/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_5/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_7/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_9/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_11/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_13/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_15/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_17/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_19/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_21/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_23/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_25/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_27/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_29/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_31/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_33/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_35/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_37/out
set_disable_timing fpga_top/sb_1__2_/mux_bottom_track_39/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_0/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_2/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_4/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_20/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_22/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_24/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_1/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_3/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_5/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_21/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_23/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_25/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_1/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_3/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_5/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_7/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_9/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_11/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_13/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_15/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_17/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_19/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_21/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_23/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_25/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_27/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_29/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_31/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_33/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_35/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_37/out
set_disable_timing fpga_top/sb_2__1_/mux_left_track_39/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_1/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_3/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_5/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_21/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_23/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_25/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_1/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_3/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_5/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_21/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_23/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_25/out
set_disable_timing fpga_top/sb_0__1_/mux_top_track_0/out
set_disable_timing fpga_top/sb_0__1_/mux_top_track_8/out
set_disable_timing fpga_top/sb_0__1_/mux_top_track_16/out
set_disable_timing fpga_top/sb_0__1_/mux_bottom_track_1/out
set_disable_timing fpga_top/sb_0__1_/mux_bottom_track_9/out
set_disable_timing fpga_top/sb_0__1_/mux_bottom_track_17/out
set_disable_timing fpga_top/sb_1__0_/mux_right_track_0/out
set_disable_timing fpga_top/sb_1__0_/mux_right_track_8/out
set_disable_timing fpga_top/sb_1__0_/mux_right_track_16/out
set_disable_timing fpga_top/sb_1__0_/mux_left_track_1/out
set_disable_timing fpga_top/sb_1__0_/mux_left_track_9/out
set_disable_timing fpga_top/sb_1__0_/mux_left_track_17/out
set_disable_timing fpga_top/sb_1__2_/mux_right_track_0/out
set_disable_timing fpga_top/sb_1__2_/mux_right_track_8/out
set_disable_timing fpga_top/sb_1__2_/mux_right_track_16/out
set_disable_timing fpga_top/sb_1__2_/mux_left_track_1/out
set_disable_timing fpga_top/sb_1__2_/mux_left_track_9/out
set_disable_timing fpga_top/sb_1__2_/mux_left_track_17/out
set_disable_timing fpga_top/sb_2__1_/mux_top_track_0/out
set_disable_timing fpga_top/sb_2__1_/mux_top_track_8/out
set_disable_timing fpga_top/sb_2__1_/mux_top_track_16/out
set_disable_timing fpga_top/sb_2__1_/mux_bottom_track_1/out
set_disable_timing fpga_top/sb_2__1_/mux_bottom_track_9/out
set_disable_timing fpga_top/sb_2__1_/mux_bottom_track_17/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/mux_ble6_out_0/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_6/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_8/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_10/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_12/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_14/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_16/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_18/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_26/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_28/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_30/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_32/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_34/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_36/out
set_disable_timing fpga_top/sb_0__0_/mux_top_track_38/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_6/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_8/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_10/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_12/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_14/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_16/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_18/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_26/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_28/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_30/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_32/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_34/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_36/out
set_disable_timing fpga_top/sb_0__0_/mux_right_track_38/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_6/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_8/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_10/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_12/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_14/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_16/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_18/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_26/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_28/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_30/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_32/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_34/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_36/out
set_disable_timing fpga_top/sb_0__2_/mux_right_track_38/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_7/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_9/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_11/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_13/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_15/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_17/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_19/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_27/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_29/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_31/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_33/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_35/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_37/out
set_disable_timing fpga_top/sb_0__2_/mux_bottom_track_39/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_8/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_10/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_28/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_30/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_6/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_8/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_10/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_12/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_14/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_16/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_18/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_26/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_28/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_30/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_32/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_34/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_36/out
set_disable_timing fpga_top/sb_2__0_/mux_top_track_38/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_7/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_9/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_11/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_13/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_15/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_17/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_19/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_27/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_29/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_31/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_33/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_35/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_37/out
set_disable_timing fpga_top/sb_2__0_/mux_left_track_39/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_7/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_9/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_11/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_13/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_15/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_17/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_19/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_27/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_29/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_31/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_33/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_35/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_37/out
set_disable_timing fpga_top/sb_2__2_/mux_bottom_track_39/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_7/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_9/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_11/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_13/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_15/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_17/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_19/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_27/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_29/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_31/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_33/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_35/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_37/out
set_disable_timing fpga_top/sb_2__2_/mux_left_track_39/out
set_disable_timing fpga_top/sb_0__1_/mux_top_track_24/out
set_disable_timing fpga_top/sb_0__1_/mux_top_track_32/out
set_disable_timing fpga_top/sb_0__1_/mux_bottom_track_25/out
set_disable_timing fpga_top/sb_0__1_/mux_bottom_track_33/out
set_disable_timing fpga_top/sb_1__0_/mux_right_track_24/out
set_disable_timing fpga_top/sb_1__0_/mux_right_track_32/out
set_disable_timing fpga_top/sb_1__0_/mux_left_track_25/out
set_disable_timing fpga_top/sb_1__0_/mux_left_track_33/out
set_disable_timing fpga_top/sb_1__2_/mux_right_track_24/out
set_disable_timing fpga_top/sb_1__2_/mux_right_track_32/out
set_disable_timing fpga_top/sb_1__2_/mux_left_track_25/out
set_disable_timing fpga_top/sb_1__2_/mux_left_track_33/out
set_disable_timing fpga_top/sb_2__1_/mux_top_track_24/out
set_disable_timing fpga_top/sb_2__1_/mux_top_track_32/out
set_disable_timing fpga_top/sb_2__1_/mux_bottom_track_25/out
set_disable_timing fpga_top/sb_2__1_/mux_bottom_track_33/out
set_disable_timing fpga_top/sb_1__1_/mux_top_track_0/out
set_disable_timing fpga_top/sb_1__1_/mux_top_track_8/out
set_disable_timing fpga_top/sb_1__1_/mux_top_track_16/out
set_disable_timing fpga_top/sb_1__1_/mux_top_track_24/out
set_disable_timing fpga_top/sb_1__1_/mux_top_track_32/out
set_disable_timing fpga_top/sb_1__1_/mux_right_track_0/out
set_disable_timing fpga_top/sb_1__1_/mux_right_track_8/out
set_disable_timing fpga_top/sb_1__1_/mux_right_track_16/out
set_disable_timing fpga_top/sb_1__1_/mux_right_track_24/out
set_disable_timing fpga_top/sb_1__1_/mux_right_track_32/out
set_disable_timing fpga_top/sb_1__1_/mux_bottom_track_1/out
set_disable_timing fpga_top/sb_1__1_/mux_bottom_track_9/out
set_disable_timing fpga_top/sb_1__1_/mux_bottom_track_17/out
set_disable_timing fpga_top/sb_1__1_/mux_bottom_track_25/out
set_disable_timing fpga_top/sb_1__1_/mux_bottom_track_33/out
set_disable_timing fpga_top/sb_1__1_/mux_left_track_1/out
set_disable_timing fpga_top/sb_1__1_/mux_left_track_9/out
set_disable_timing fpga_top/sb_1__1_/mux_left_track_17/out
set_disable_timing fpga_top/sb_1__1_/mux_left_track_25/out
set_disable_timing fpga_top/sb_1__1_/mux_left_track_33/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_8/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_10/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_28/out
set_disable_timing fpga_top/sb_0__1_/mux_right_track_30/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_0/out
set_disable_timing fpga_top/sb_1__0_/mux_top_track_38/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_1/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_3/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_4/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_1/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_2/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_3/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_4/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_1/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_2/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_3/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_4/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_5/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_2/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_3/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_1/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_2/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_3/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_4/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_5/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_1/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_2/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_3/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_4/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_1/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_2/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_3/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_4/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_5/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_1/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_2/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_3/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_4/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_5/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_2/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_3/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_4/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_5/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_1/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_2/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_3/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_4/out
set_disable_timing fpga_top/grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_0_in_1/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_0_in_3/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_0_in_4/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_1_in_1/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_1_in_2/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_1_in_3/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_1_in_4/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_2_in_1/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_2_in_2/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_2_in_3/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_2_in_4/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_2_in_5/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_3_in_2/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_3_in_3/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_4_in_1/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_4_in_2/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_4_in_3/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_4_in_4/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_4_in_5/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_5_in_1/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_5_in_2/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_5_in_3/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_5_in_4/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_6_in_1/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_6_in_2/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_6_in_3/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_6_in_4/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_6_in_5/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_7_in_1/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_7_in_2/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_7_in_3/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_7_in_4/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_7_in_5/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_8_in_2/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_8_in_3/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_8_in_4/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_8_in_5/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_9_in_1/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_9_in_2/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_9_in_3/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_9_in_4/out
set_disable_timing fpga_top/grid_clb_1__2_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_1/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_3/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_4/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_1/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_2/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_3/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_4/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_1/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_2/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_3/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_4/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_5/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_2/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_3/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_1/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_2/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_3/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_4/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_5/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_1/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_2/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_3/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_4/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_1/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_2/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_3/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_4/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_5/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_1/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_2/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_3/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_4/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_5/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_2/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_3/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_4/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_5/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_1/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_2/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_3/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_4/out
set_disable_timing fpga_top/grid_clb_2__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_0_in_1/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_0_in_3/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_0_in_4/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_1_in_1/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_1_in_2/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_1_in_3/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_1_in_4/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_1_in_5/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_2_in_1/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_2_in_2/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_2_in_3/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_2_in_4/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_2_in_5/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_3_in_2/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_3_in_3/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_4_in_1/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_4_in_2/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_4_in_3/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_4_in_4/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_4_in_5/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_5_in_1/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_5_in_2/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_5_in_3/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_5_in_4/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_6_in_1/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_6_in_2/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_6_in_3/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_6_in_4/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_6_in_5/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_7_in_1/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_7_in_2/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_7_in_3/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_7_in_4/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_7_in_5/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_8_in_2/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_8_in_3/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_8_in_4/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_8_in_5/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_9_in_1/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_9_in_2/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_9_in_3/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_9_in_4/out
set_disable_timing fpga_top/grid_clb_2__2_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/out
