<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Detailed Per-Path Results</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<html><head><link rel='stylesheet' href='bogus:style.css' type='text/css' /><script type='text/javascript' src='qrc:rpwq_sorttable.js'></script>
<script language="javascript" type="text/javascript">
function toggle(id, showtext, hidetext) {
	document.getElementById(id+'-toggle').innerHTML = (document.getElementById(id).style.display == "none") ? hidetext : showtext;
	document.getElementById(id).style.display = (document.getElementById(id).style.display == "none") ? "" : "none";
}
</script>

<style type="text/css">

body { 
	font-family:      Tahoma, sans-serif
	font-size:        8pt;
	background-color: white;
	margin:           0;
/*	border:           1px solid #7F9DB9;*/ /* border on page doesn't work right when scrolling...*/
	padding:          2px;
}

h1, h2 { 
	background-color: #316AC5; 
	color:            white; 
	padding:          2px;
}


h1, h2 a:link {color:#fff;}


h1             { font-size: 10pt; }
h2, h3, h4, h5 { font-size: 8pt; }
p, blockquote  { font-size: 8pt; }
table, td, th  { font-size: 8pt; }
ul, ol, li     { font-size: 8pt; }
dl, dt, dd     { font-size: 8pt; }

/* i don't like the space after paragraphs and before lists */
p { margin: 1em 0 0 0; }


/* table formats */
table {
	border-collapse: collapse;
}

td, th {
	border-collapse: collapse;
	border:          1px solid #C8C8C8;
	padding:         1px;
	padding-left:    2px;
	padding-right:   2px;
	margin:          0;
	vertical-align:  middle;
	text-align:      left;
}

th                 { background-color: #EDEDED; } /* tq table grey - for table heading */
tr:nth-child(2n+0) { background-color: #EDEDED; } /* tq table grey - for even rows */
tr:nth-child(2n+1) { background-color: #FFFFFF; } /* tq table white - for odd rows */

table#path_table td {
	vertical-align:top;
}

.graph { 
	width: 100px; 
	border: 1px solid #aaa; 
	padding: 0px 1px 0px 1px; 
}
.graph .bar { 
	display: block;	
	position: relative;
	background: #aaa; 
	text-align: left;
	padding-left: 2px;
	padding-right: 2px;
	color: #000; 
	height: 12px; 
	vertical-align: middle;
	left:-2px; /* needs to be adjusted in conjunction with .graph styles */
}

div.bar {
	height:11px; 
	background-color:#C00000; 
	color: white; 
	text-align: left; 
	vertical-align: middle;
}

/* for description lists for summary */
dl.rec {
	margin: 1px;
	padding: 0;
}

.rec dt {
	clear: left;
	float: left;
	width: 7em;
	margin: 0;
	padding: 1px;
}

.rec dd {
	margin: 0 0 0 5em;
	padding: 1px;
}

dd.path_table_rec {
	overflow: hidden;
	whitespace: nowrap;
	text-overflow: ellipsis;
}

ul, ol, li {
	margin: 1px;
}

/* tooltip experiment for long node names */
/* use with: <span id="links"><a href="#">short name<span>longer node name</span></a></span> */
span#tip {position: relative; top: 0; left: 0;}
span#tip a { text-decoration: none; color: black;}
span#tip a:hover {}

span#tip a span {display: none;}
span#tip a:hover span {
	display: block;
	position: absolute; top: -2px; left: -2px; 
	padding: 1px; margin: 0px; z-index: 100;
	border: 1px solid black;
	color: black; background: #FFFFDC;
	text-align: left;
	z-index: 100;
}

div#multicolumn {
	-webkit-column-width: 50em;
	-webkit-column-gap: 2em;
}

</style>
</head>
<body>

<h2>Overview

<a href='#' id='twist-Overview-toggle' onclick='toggle("twist-Overview", "[show details]", "[hide details]");'>[hide details]</a>
</h2><div id='twist-Overview' style='display:inline;'>

<p>
The <b>Paths Analyzed</b> section shows detailed results
of the analysis for each path analyzed.
You can sort the table by clicking the column header.
</p>
<p>
The Issues column lists all issues found with the associated path, sorted by their
importance. The number of stars indicates the relative importance of each
issue, with five stars identifying the most important issues. Click the link
for an issue to get more detailed information about how to resolve it and 
which other paths it affects.
</p>

</div>

<h2>Paths Analyzed

<a href='#' id='twist-Paths Analyzed-toggle' onclick='toggle("twist-Paths Analyzed", "[show details]", "[hide details]");'>[hide details]</a>
</h2><div id='twist-Paths Analyzed' style='display:inline;'>

<table id='path_table' class='sortable'>
	<tr>
		<th></th>
		<th>Slack</th>
		<th>Commands</th>
		<th>From</th>
		<th>To</th>
		<th>Issues</th>
	</tr>
	<tr>
		<td>1</td>
		<td>-4.713</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 1} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>2</td>
		<td>-4.713</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 2} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>3</td>
		<td>-4.698</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 3} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>4</td>
		<td>-4.698</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 4} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>5</td>
		<td>-4.648</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 5} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>6</td>
		<td>-4.633</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 6} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>7</td>
		<td>-4.620</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 7} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>8</td>
		<td>-4.605</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 8} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>9</td>
		<td>-4.597</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 9} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>10</td>
		<td>-4.583</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 10} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>11</td>
		<td>-4.583</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 11} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>12</td>
		<td>-4.582</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 12} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>13</td>
		<td>-4.549</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 13} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>14</td>
		<td>-4.549</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 14} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>15</td>
		<td>-4.547</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 15} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>16</td>
		<td>-4.546</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 16} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>17</td>
		<td>-4.546</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 17} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>18</td>
		<td>-4.539</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 18} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
	<tr>
		<td>19</td>
		<td>-4.537</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]} -detail full_path -panel_name {Path 19} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ontrol_mem|pc[9]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl><dl class='rec'><dt>&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Inter-path Competition'>Inter-path Competition</a></dd></dl></dl>
		</td>
	</tr>
	<tr>
		<td>20</td>
		<td>-4.537</td>
		<td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 20} -show_routing'>report timing</a></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td>
		<td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
		<td><dl class='rec'><dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt><dd class='path_table_rec'><a href='rdb:Long Combinational Path'>Long Combinational Path</a></dd></dl>
		</td>
	</tr>
</table>
</div>

</body></html>
<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
