#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Feb 26 19:19:46 2023
# Process ID: 140156
# Current directory: c:/Projects/FAU-Modem/OFDM
# Command line: vivado.exe ../radio_top_pynq/radio_top_pynq.xpr
# Log file: c:/Projects/FAU-Modem/OFDM/vivado.log
# Journal file: c:/Projects/FAU-Modem/OFDM\vivado.jou
# Running On: DESKTOP-1UDCE0K, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 16, Host memory: 137149 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.xpr
open_bd_design {C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq.bd}
update_compile_order -fileset sources_1
regenerate_bd_layout
set_property name system_ila_DMA [get_bd_cells system_ila_0]
open_bd_design {C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd}
ls
pwd
cd ./Xilinx/Vivado/bd
startgroup
delete_bd_objs [get_bd_intf_nets mux_0_m_axis] [get_bd_intf_nets axis_data_fifo_1_M_AXIS] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets conj_0_m_axis] [get_bd_intf_nets ifft_M_AXIS_DATA] [get_bd_intf_nets playback_ctrl_0_M_AXIS] [get_bd_intf_nets playback_ctrl_0_BRAM_PORT] [get_bd_intf_nets S_AXIS_1] [get_bd_intf_nets tlast_gen_0_m_axis] [get_bd_intf_nets real_time_sampler_0_m_axis] [get_bd_intf_nets fft_config_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_intf_nets S_BRAM_AXI_1]
delete_bd_objs [get_bd_nets s_axi_aresetn_0_1] [get_bd_nets symbols_0_1] [get_bd_nets nfft_scaled_0_1] [get_bd_nets nfft_0_1] [get_bd_nets continuous_0_1] [get_bd_nets dl_en_0_1] [get_bd_nets s_axi_aclk_0_1] [get_bd_nets i_select_0_1] [get_bd_nets i_negative_freq_0_1] [get_bd_nets fs_cycles_0_1] [get_bd_nets cp_len_0_1] [get_bd_nets config_start_0_1] [get_bd_nets inv_0_1]
delete_bd_objs [get_bd_ports aclk] [get_bd_ports playback_en] [get_bd_ports config_start_0] [get_bd_ports dl_en_0] [get_bd_ports continuous_0] [get_bd_ports aresetn] [get_bd_ports inv_0] [get_bd_ports i_negative_freq_0] [get_bd_ports symbols_0] [get_bd_ports cp_len_0] [get_bd_ports nfft_scaled_0] [get_bd_ports fs_cycles_0] [get_bd_ports nfft_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0] [get_bd_cells tlast_gen_0] [get_bd_cells axis_data_fifo_0] [get_bd_cells axis_data_fifo_1] [get_bd_cells mux_0] [get_bd_cells playback_mem] [get_bd_cells fft_config_0] [get_bd_cells ifft] [get_bd_cells conj_0] [get_bd_cells playback_ctrl_0] [get_bd_cells real_time_sampler_0]
delete_bd_objs [get_bd_intf_ports M_AXIS] [get_bd_intf_ports S_BRAM_AXI] [get_bd_intf_ports S_AXIS]
endgroup
pwd
ls
source ./Transmit_Chain_bd.tcl
regenerate_bd_layout
upgrade_bd_cells [get_bd_cells Transmit_Chain_0]
update_module_reference Transmit_Chain_conj_0_2
update_module_reference Transmit_Chain_fft_config_0_2
update_module_reference Transmit_Chain_mux_0_3
update_module_reference Transmit_Chain_playback_ctrl_0_3
update_module_reference Transmit_Chain_real_time_sampler_0_1
update_module_reference Transmit_Chain_tlast_gen_0_2
upgrade_bd_cells [get_bd_cells Transmit_Chain_0]
create_bd_design "PS_Zynq"
current_bd_design [get_bd_designs Radio_Top_Pynq]
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs PS_Zynq]
current_bd_design Radio_Top_Pynq
set tmpCopyObjs [concat  [get_bd_cells {processing_system7_0}]]
current_bd_design PS_Zynq
copy_bd_objs -from_design Radio_Top_Pynq / $tmpCopyObjs
current_bd_design [get_bd_designs Radio_Top_Pynq]
current_bd_design [get_bd_designs PS_Zynq]
current_bd_design Radio_Top_Pynq
set tmpCopyObjs [concat  [get_bd_cells {proc_sys_reset_0}]]
current_bd_design PS_Zynq
copy_bd_objs -from_design Radio_Top_Pynq / $tmpCopyObjs
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property -dict [list CONFIG.NUM_SI {5}] [get_bd_cells smartconnect_0]
set_property location {1 152 37} [get_bd_cells smartconnect_0]
connect_bd_net [get_bd_pins smartconnect_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins smartconnect_0/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {5} CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins smartconnect_0/S00_AXI]
current_bd_design [get_bd_designs Radio_Top_Pynq]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_interconnect_1_M00_AXI] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_cells proc_sys_reset_0]
startgroup
current_bd_design [get_bd_designs PS_Zynq]
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
set_property location {1 171 84} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_RESET0_N]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK0]
endgroup
set_property name clk_100M [get_bd_ports FCLK_CLK0_0]
set_property CONFIG.ASSOCIATED_RESET {FCLK_RESET0_N_0} [get_bd_ports /clk_100M]
set_property name aclk_100M [get_bd_ports clk_100M]
set_property name aresetn_100M [get_bd_ports FCLK_RESET0_N_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins smartconnect_0/M00_AXI]
endgroup
set_property name M_AXI_DMA [get_bd_intf_ports M00_AXI_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi_interconnect_0/S01_AXI]
endgroup
set_property name S00_AXI_DMA [get_bd_intf_ports S00_AXI_0]
set_property name S01_AXI_DMA [get_bd_intf_ports S01_AXI_0]
current_bd_design [get_bd_designs Radio_Top_Pynq]
delete_bd_objs [get_bd_intf_nets S00_AXI_1] [get_bd_intf_nets S01_AXI_1] [get_bd_cells axi_interconnect_1]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_intf_nets axi_interconnect_0_M02_AXI] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_nets axi_gpio_0_gpio2_io_o] [get_bd_cells axi_gpio_0]
current_bd_design [get_bd_designs PS_Zynq]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {10} CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {40} CONFIG.PCW_EN_CLK1_PORT {1} CONFIG.PCW_EN_CLK2_PORT {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
set_property name proc_sys_reset_100 [get_bd_cells proc_sys_reset_0]
copy_bd_objs /  [get_bd_cells {proc_sys_reset_100}]
copy_bd_objs /  [get_bd_cells {proc_sys_reset_100}]
set_property name proc_sys_reset_10 [get_bd_cells proc_sys_reset_101]
set_property name proc_sys_reset_40 [get_bd_cells proc_sys_reset_102]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins proc_sys_reset_10/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_10/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK2]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK1]
endgroup
set_property name aclk_40M [get_bd_ports FCLK_CLK1_0]
set_property name aclk_10M [get_bd_ports aclk_40M]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK2]
endgroup
set_property name aclk_40M [get_bd_ports FCLK_CLK2_0]
set_property name aresetn [get_bd_ports aresetn_100M]
delete_bd_objs [get_bd_ports aresetn]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_net [get_bd_pins proc_sys_reset_10/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins proc_sys_reset_40/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK2]
connect_bd_net [get_bd_pins proc_sys_reset_40/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins proc_sys_reset_40/peripheral_aresetn]
endgroup
set_property name aresetn_40M [get_bd_ports peripheral_aresetn_0]
startgroup
make_bd_pins_external  [get_bd_pins proc_sys_reset_10/peripheral_aresetn]
endgroup
set_property name aresetn_10M [get_bd_ports peripheral_aresetn_0]
startgroup
make_bd_pins_external  [get_bd_pins proc_sys_reset_100/peripheral_aresetn]
endgroup
set_property name aresetn_100M [get_bd_ports peripheral_aresetn_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins smartconnect_0/M01_AXI]
endgroup
set_property name M_AXI_BRAM [get_bd_intf_ports M01_AXI_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins smartconnect_0/M02_AXI]
save_bd_design
assign_bd_address
validate_bd_design
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_100/peripheral_aresetn]
validate_bd_design
set_property CONFIG.ASSOCIATED_BUSIF {M_AXI_DMA} [get_bd_ports /aclk_100M]
set_property CONFIG.ASSOCIATED_BUSIF {M_AXI_DMA:M_AXI_BRAM} [get_bd_ports /aclk_100M]
set_property CONFIG.ASSOCIATED_RESET {aresetn_10M} [get_bd_ports /aclk_10M]
set_property CONFIG.ASSOCIATED_RESET {aresetn_40M} [get_bd_ports /aclk_40M]
set_property CONFIG.ASSOCIATED_RESET {aresetn_100M} [get_bd_ports /aclk_100M]
set_property CONFIG.ASSOCIATED_BUSIF {M_AXI_DMA:M_AXI_BRAM:S00_AXI_DMA} [get_bd_ports /aclk_100M]
set_property CONFIG.ASSOCIATED_BUSIF {M_AXI_DMA:M_AXI_BRAM:S00_AXI_DMA:S01_AXI_DMA} [get_bd_ports /aclk_100M]
validate_bd_design
current_bd_design [get_bd_designs Radio_Top_Pynq]
create_bd_cell -type container -reference PS_Zynq PS_Zynq_0
set_property location {2 829 565} [get_bd_cells PS_Zynq_0]
regenerate_bd_layout
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins PS_Zynq_0/S00_AXI_DMA] [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins PS_Zynq_0/S01_AXI_DMA] [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins PS_Zynq_0/M_AXI_DMA] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
connect_bd_net [get_bd_pins PS_Zynq_0/aclk_100M] [get_bd_pins Transmit_Chain_0/aclk] -boundary_type upper
connect_bd_net [get_bd_pins PS_Zynq_0/aresetn_100M] [get_bd_pins Transmit_Chain_0/aresetn] -boundary_type upper
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins PS_Zynq_0/M_AXI_BRAM] [get_bd_intf_pins Transmit_Chain_0/S_BRAM_AXI]
assign_bd_address
validate_bd_design
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PS_Zynq_0/DDR] [get_bd_intf_pins PS_Zynq_0/FIXED_IO]
endgroup
regenerate_bd_layout
current_bd_design [get_bd_designs PS_Zynq]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M03_AXI] [get_bd_intf_pins axi_gpio_1/S_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M04_AXI] [get_bd_intf_pins axi_gpio_2/S_AXI]
connect_bd_net [get_bd_pins axi_gpio_1/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_gpio_1/s_axi_aresetn] [get_bd_pins proc_sys_reset_100/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_gpio_2/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_gpio_2/s_axi_aresetn] [get_bd_pins proc_sys_reset_100/peripheral_aresetn]
assign_bd_address
validate_bd_design
upgrade_bd_cells [get_bd_cells PS_Zynq_0]
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property range 4K [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property range 16K [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_DMA_Reg}]
set_property offset 0x40000000 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_DMA_Reg}]
set_property offset 0x40000100 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property offset 0x40000200 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x40010100 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property offset 0x40010200 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x40010300 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property offset 0x40020000 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property offset 0x40010000 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property offset 0x40010100 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x40010200 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
current_bd_design [get_bd_designs PS_Zynq]
ipx::open_ipxact_file {C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\ip_repo\delimiter_1.0\component.xml}
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/ip_repo/delimiter_1.0 [current_project]
update_ip_catalog
ipx::unload_core c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/ip_repo/delimiter_1.0/component.xml
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv user.org:user:delimiter:1.0 delimiter_0
endgroup
set_property -dict [list CONFIG.IN0_WIDTH {32} CONFIG.OUT0_WIDTH {27} CONFIG.OUT1_WIDTH {5}] [get_bd_cells delimiter_0]
set_property location {5.5 1839 297} [get_bd_cells delimiter_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins delimiter_0/IN0]
startgroup
make_bd_pins_external  [get_bd_pins delimiter_0/OUT0]
endgroup
set_property name fs_cycles [get_bd_ports OUT0_0]
startgroup
make_bd_pins_external  [get_bd_pins delimiter_0/OUT1]
endgroup
set_property name nfft [get_bd_ports OUT1_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:delimiter:1.0 delimiter_1
endgroup
set_property location {6 1904 538} [get_bd_cells delimiter_1]
set_property -dict [list CONFIG.IN0_WIDTH {32} CONFIG.NUM_OUTPUTS {3} CONFIG.OUT0_WIDTH {16} CONFIG.OUT1_WIDTH {12} CONFIG.OUT2_WIDTH {4}] [get_bd_cells delimiter_1]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins delimiter_1/IN0]
startgroup
make_bd_pins_external  [get_bd_pins delimiter_1/OUT0]
endgroup
set_property name cp_len [get_bd_ports OUT0_0]
startgroup
make_bd_pins_external  [get_bd_pins delimiter_1/OUT1]
endgroup
set_property name nfft_scaled [get_bd_ports OUT1_0]
startgroup
make_bd_pins_external  [get_bd_pins delimiter_1/OUT2]
endgroup
set_property name symbols [get_bd_ports OUT2_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:delimiter:1.0 delimiter_2
endgroup
group_bd_cells gpio_regs [get_bd_cells axi_gpio_0] [get_bd_cells axi_gpio_1] [get_bd_cells delimiter_1] [get_bd_cells axi_gpio_2] [get_bd_cells delimiter_2] [get_bd_cells delimiter_0]
set_property -dict [list CONFIG.IN0_WIDTH {18} CONFIG.NUM_OUTPUTS {8} CONFIG.OUT0_WIDTH {1} CONFIG.OUT2_WIDTH {1} CONFIG.OUT3_WIDTH {5} CONFIG.OUT4_WIDTH {1} CONFIG.OUT5_WIDTH {1} CONFIG.OUT6_WIDTH {7} CONFIG.OUT7_WIDTH {1}] [get_bd_cells gpio_regs/delimiter_2]
set_property location {2.5 690 222} [get_bd_cells gpio_regs/delimiter_2]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {18}] [get_bd_cells gpio_regs/axi_gpio_1]
endgroup
connect_bd_net [get_bd_pins gpio_regs/axi_gpio_1/gpio_io_o] [get_bd_pins gpio_regs/delimiter_2/IN0]
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT0]
endgroup
set_property name fft_inv [get_bd_pins gpio_regs/OUT0_0]
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT1]
endgroup
set_property name negative_freq [get_bd_pins gpio_regs/OUT1_0]
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT2]
endgroup
set_property name continuous [get_bd_pins gpio_regs/OUT2_0]
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT3]
endgroup
delete_bd_objs [get_bd_nets gpio_regs_OUT3_0] [get_bd_nets gpio_regs/delimiter_2_OUT3] [get_bd_pins gpio_regs/OUT3_0]
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT4]
endgroup
set_property name dl_en [get_bd_pins gpio_regs/OUT4_0]
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT5]
endgroup
set_property name playback_en [get_bd_pins gpio_regs/OUT5_0]
startgroup
make_bd_pins_external  [get_bd_pins gpio_regs/delimiter_2/OUT7]
endgroup
set_property name fft_config_en [get_bd_pins gpio_regs/OUT7_0]
regenerate_bd_layout -hierarchy [get_bd_cells gpio_regs]
validate_bd_design
save_bd_design
upgrade_bd_cells [get_bd_cells PS_Zynq_0]
current_bd_design [get_bd_designs PS_Zynq]
set_property location {4.5 1788 228} [get_bd_cells gpio_regs]
set_property name fft_inv [get_bd_ports OUT0_0]
set_property name negative_freq [get_bd_ports OUT1_0]
set_property name dl_en [get_bd_ports OUT4_0]
set_property name fft_config_en [get_bd_ports OUT7_0]
set_property name playback_en [get_bd_ports OUT5_0]
set_property name continuous [get_bd_ports OUT2_0]
regenerate_bd_layout
delete_bd_objs [get_bd_ports OUT3_0]
save_bd_design
validate_bd_design
save_bd_design
upgrade_bd_cells [get_bd_cells PS_Zynq_0]
set_property location {4.5 1556 119} [get_bd_cells Transmit_Chain_0]
connect_bd_net [get_bd_pins Transmit_Chain_0/config_start_0] [get_bd_pins PS_Zynq_0/fft_config_en] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/continuous_0] [get_bd_pins PS_Zynq_0/continuous] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/cp_len_0] [get_bd_pins PS_Zynq_0/cp_len] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/dl_en_0] [get_bd_pins PS_Zynq_0/dl_en] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/fs_cycles_0] [get_bd_pins PS_Zynq_0/fs_cycles] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/i_negative_freq_0] [get_bd_pins PS_Zynq_0/negative_freq] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/inv_0] [get_bd_pins PS_Zynq_0/fft_inv] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/nfft_0] [get_bd_pins PS_Zynq_0/nfft] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/nfft_scaled_0] [get_bd_pins PS_Zynq_0/nfft_scaled] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/playback_en] [get_bd_pins PS_Zynq_0/playback_en] -boundary_type upper
connect_bd_net [get_bd_pins Transmit_Chain_0/symbols_0] [get_bd_pins PS_Zynq_0/symbols] -boundary_type upper
regenerate_bd_layout
save_bd_design
validate_bd_design
set_property name DDR [get_bd_intf_ports DDR_0]
set_property name FIXED_IO [get_bd_intf_ports FIXED_IO_0]
save_bd_design
export_ip_user_files -of_objects  [get_files C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v
file delete -force C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq.bd] -top
add_files -norecurse c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Radio_Top_Pynq_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
ls
write_bd_tcl -force -no_ip_version ./Radio_Top_Pynq_bd.tcl
current_bd_design [get_bd_designs PS_Zynq]
ls
write_bd_tcl -force -no_ip_version ./PS_Zynq_Pynq_bd.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs Radio_Top_Pynq]
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
current_bd_design [get_bd_designs Transmit_Chain]
reset_run synth_1
reset_run PS_Zynq_inst_0_smartconnect_0_0_synth_1
reset_run Transmit_Chain_inst_0_ifft_0_synth_1
startgroup
delete_bd_objs [get_bd_intf_nets mux_0_m_axis] [get_bd_intf_nets axis_data_fifo_1_M_AXIS] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets conj_0_m_axis] [get_bd_intf_nets ifft_M_AXIS_DATA] [get_bd_intf_nets playback_ctrl_0_M_AXIS] [get_bd_intf_nets playback_ctrl_0_BRAM_PORT] [get_bd_intf_nets S_AXIS_1] [get_bd_intf_nets tlast_gen_0_m_axis] [get_bd_intf_nets real_time_sampler_0_m_axis] [get_bd_intf_nets fft_config_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_intf_nets S_BRAM_AXI_1]
delete_bd_objs [get_bd_nets s_axi_aresetn_0_1] [get_bd_nets symbols_0_1] [get_bd_nets nfft_scaled_0_1] [get_bd_nets nfft_0_1] [get_bd_nets continuous_0_1] [get_bd_nets dl_en_0_1] [get_bd_nets s_axi_aclk_0_1] [get_bd_nets i_select_0_1] [get_bd_nets i_negative_freq_0_1] [get_bd_nets fs_cycles_0_1] [get_bd_nets cp_len_0_1] [get_bd_nets config_start_0_1] [get_bd_nets inv_0_1]
delete_bd_objs [get_bd_ports aclk] [get_bd_ports playback_en] [get_bd_ports config_start_0] [get_bd_ports dl_en_0] [get_bd_ports continuous_0] [get_bd_ports aresetn] [get_bd_ports inv_0] [get_bd_ports i_negative_freq_0] [get_bd_ports symbols_0] [get_bd_ports cp_len_0] [get_bd_ports nfft_scaled_0] [get_bd_ports fs_cycles_0] [get_bd_ports nfft_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0] [get_bd_cells tlast_gen_0] [get_bd_cells axis_data_fifo_0] [get_bd_cells axis_data_fifo_1] [get_bd_cells mux_0] [get_bd_cells playback_mem] [get_bd_cells fft_config_0] [get_bd_cells ifft] [get_bd_cells conj_0] [get_bd_cells playback_ctrl_0] [get_bd_cells real_time_sampler_0]
delete_bd_objs [get_bd_intf_ports M_AXIS] [get_bd_intf_ports S_BRAM_AXI] [get_bd_intf_ports S_AXIS]
endgroup
source ./Transmit_Chain_bd.tcl
regenerate_bd_layout
upgrade_bd_cells [get_bd_cells Transmit_Chain_0]
save_bd_design
