{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583142545178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583142545178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 12:49:05 2020 " "Processing started: Mon Mar 02 12:49:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583142545178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583142545178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map ask_rcv -c ask_rcv --generate_functional_sim_netlist " "Command: quartus_map ask_rcv -c ask_rcv --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583142545178 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583142545376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ask_rcv.v 5 5 " "Found 5 design units, including 5 entities, in source file ask_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ask_rcv " "Found entity 1: ask_rcv" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583142545407 ""} { "Info" "ISGN_ENTITY_NAME" "2 serial_rcv " "Found entity 2: serial_rcv" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583142545407 ""} { "Info" "ISGN_ENTITY_NAME" "3 correlator " "Found entity 3: correlator" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583142545407 ""} { "Info" "ISGN_ENTITY_NAME" "4 syncgen " "Found entity 4: syncgen" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583142545407 ""} { "Info" "ISGN_ENTITY_NAME" "5 symbol_syncroniser " "Found entity 5: symbol_syncroniser" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583142545407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583142545407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "symbclk ask_rcv.v(128) " "Verilog HDL Implicit Net warning at ask_rcv.v(128): created implicit net for \"symbclk\"" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583142545407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ask_rcv " "Elaborating entity \"ask_rcv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583142545426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "symbol_syncroniser symbol_syncroniser:sync " "Elaborating entity \"symbol_syncroniser\" for hierarchy \"symbol_syncroniser:sync\"" {  } { { "ask_rcv.v" "sync" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583142545431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correlator symbol_syncroniser:sync\|correlator:prmbl " "Elaborating entity \"correlator\" for hierarchy \"symbol_syncroniser:sync\|correlator:prmbl\"" {  } { { "ask_rcv.v" "prmbl" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583142545435 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in\[31..1\] 0 ask_rcv.v(56) " "Net \"in\[31..1\]\" at ask_rcv.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1583142545437 "|ask_rcv|symbol_syncroniser:sync|correlator:prmbl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug ask_rcv.v(52) " "Output port \"debug\" at ask_rcv.v(52) has no driver" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583142545437 "|ask_rcv|symbol_syncroniser:sync|correlator:prmbl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncgen symbol_syncroniser:sync\|syncgen:symbgen " "Elaborating entity \"syncgen\" for hierarchy \"symbol_syncroniser:sync\|syncgen:symbgen\"" {  } { { "ask_rcv.v" "symbgen" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583142545441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ask_rcv.v(96) " "Verilog HDL assignment warning at ask_rcv.v(96): truncated value with size 32 to match size of target (3)" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583142545442 "|ask_rcv|symbol_syncroniser:sync|syncgen:symbgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ask_rcv.v(97) " "Verilog HDL assignment warning at ask_rcv.v(97): truncated value with size 32 to match size of target (1)" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583142545442 "|ask_rcv|symbol_syncroniser:sync|syncgen:symbgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correlator symbol_syncroniser:sync\|correlator:syncwrd " "Elaborating entity \"correlator\" for hierarchy \"symbol_syncroniser:sync\|correlator:syncwrd\"" {  } { { "ask_rcv.v" "syncwrd" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583142545444 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in\[7..1\] 0 ask_rcv.v(56) " "Net \"in\[7..1\]\" at ask_rcv.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1583142545445 "|ask_rcv|symbol_syncroniser:sync|correlator:syncwrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug ask_rcv.v(52) " "Output port \"debug\" at ask_rcv.v(52) has no driver" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583142545445 "|ask_rcv|symbol_syncroniser:sync|correlator:syncwrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_rcv serial_rcv:rcv " "Elaborating entity \"serial_rcv\" for hierarchy \"serial_rcv:rcv\"" {  } { { "ask_rcv.v" "rcv" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583142545447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ask_rcv.v(40) " "Verilog HDL assignment warning at ask_rcv.v(40): truncated value with size 32 to match size of target (5)" {  } { { "ask_rcv.v" "" { Text "C:/Users/petrenko.a/Documents/ask_rcv/ask_rcv.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583142545448 "|ask_rcv|serial_rcv:rcv"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583142545507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 12:49:05 2020 " "Processing ended: Mon Mar 02 12:49:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583142545507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583142545507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583142545507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583142545507 ""}
