# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../dld-master/washmach_design/src/bcd_to_segment.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sources_1/new/display.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sources_1/new/load_use_check.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sources_1/new/regfiles.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sources_1/new/MemWb.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sources_1/new/instruction_translate.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sources_1/new/IF-ID.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sources_1/new/IDEX.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sources_1/new/EXMem.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sources_1/new/data_redirect.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sources_1/new/controller.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sources_1/new/branch.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sources_1/new/main.v"
verilog xil_defaultlib  "../../../../../dld-master/washmach_design/src/integer_to_bcd.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sim_1/new/test.v"
verilog xil_defaultlib  "../../../pipeline.srcs/sim_1/new/test_ALU.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
