Classic Timing Analyzer report for Q6_37
Thu Nov 02 15:55:35 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.853 ns   ; B[1] ; E[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 13.853 ns       ; B[1] ; E[2] ;
; N/A   ; None              ; 13.796 ns       ; B[1] ; E[3] ;
; N/A   ; None              ; 13.656 ns       ; C[1] ; E[2] ;
; N/A   ; None              ; 13.599 ns       ; C[1] ; E[3] ;
; N/A   ; None              ; 13.229 ns       ; B[2] ; E[3] ;
; N/A   ; None              ; 13.059 ns       ; C[1] ; E[0] ;
; N/A   ; None              ; 13.033 ns       ; C[1] ; E[1] ;
; N/A   ; None              ; 12.933 ns       ; B[2] ; E[2] ;
; N/A   ; None              ; 12.878 ns       ; B[1] ; E[1] ;
; N/A   ; None              ; 12.477 ns       ; B[0] ; E[2] ;
; N/A   ; None              ; 12.420 ns       ; B[0] ; E[3] ;
; N/A   ; None              ; 12.389 ns       ; B[3] ; E[3] ;
; N/A   ; None              ; 11.974 ns       ; A[3] ; E[3] ;
; N/A   ; None              ; 11.921 ns       ; A[1] ; E[2] ;
; N/A   ; None              ; 11.880 ns       ; B[0] ; E[0] ;
; N/A   ; None              ; 11.864 ns       ; A[1] ; E[3] ;
; N/A   ; None              ; 11.854 ns       ; B[0] ; E[1] ;
; N/A   ; None              ; 11.619 ns       ; A[0] ; E[2] ;
; N/A   ; None              ; 11.562 ns       ; A[0] ; E[3] ;
; N/A   ; None              ; 11.426 ns       ; A[3] ; E[1] ;
; N/A   ; None              ; 11.424 ns       ; C[0] ; E[0] ;
; N/A   ; None              ; 11.417 ns       ; A[2] ; E[3] ;
; N/A   ; None              ; 11.414 ns       ; A[0] ; E[0] ;
; N/A   ; None              ; 11.117 ns       ; A[2] ; E[2] ;
; N/A   ; None              ; 11.050 ns       ; A[2] ; E[0] ;
; N/A   ; None              ; 10.996 ns       ; A[0] ; E[1] ;
; N/A   ; None              ; 10.947 ns       ; A[1] ; E[1] ;
; N/A   ; None              ; 10.687 ns       ; C[0] ; E[2] ;
; N/A   ; None              ; 10.477 ns       ; C[0] ; E[1] ;
; N/A   ; None              ; 10.374 ns       ; C[0] ; E[3] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Nov 02 15:55:35 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q6_37 -c Q6_37 --timing_analysis_only
Info: Longest tpd from source pin "B[1]" to destination pin "E[2]" is 13.853 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 1; PIN Node = 'B[1]'
    Info: 2: + IC(6.703 ns) + CELL(0.178 ns) = 7.745 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 2; COMB Node = 'Add0~9'
    Info: 3: + IC(0.291 ns) + CELL(0.495 ns) = 8.531 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 2; COMB Node = 'Add0~11'
    Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 8.989 ns; Loc. = LCCOMB_X1_Y20_N22; Fanout = 1; COMB Node = 'Add0~14'
    Info: 5: + IC(0.295 ns) + CELL(0.178 ns) = 9.462 ns; Loc. = LCCOMB_X1_Y20_N14; Fanout = 1; COMB Node = 'Add0~16'
    Info: 6: + IC(1.551 ns) + CELL(2.840 ns) = 13.853 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'E[2]'
    Info: Total cell delay = 5.013 ns ( 36.19 % )
    Info: Total interconnect delay = 8.840 ns ( 63.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 226 megabytes
    Info: Processing ended: Thu Nov 02 15:55:36 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


