v 20150101 2
L 300 800 700 800 3 0 0 0 -1 -1
L 300 200 700 200 3 0 0 0 -1 -1
L 300 200 300 800 3 0 0 0 -1 -1
A 700 500 300 270 180 3 0 0 0 -1 -1
L 300 800 300 1000 3 0 0 0 -1 -1
L 300 200 300 0 3 0 0 0 -1 -1
P 1000 500 1300 500 1 0 1
{
T 1050 350 5 8 0 1 0 0 1
pinnumber=1
T 1050 350 5 8 0 1 0 0 1
pinseq=1
T 1050 550 9 8 0 1 0 0 1
pinlabel=OUT
T 1150 350 5 8 0 1 0 0 1
pintype=out
}
P 300 100 0 100 1 0 1
{
T 350 50 5 8 0 1 0 0 1
pinnumber=2
T 350 50 5 8 0 1 0 0 1
pinseq=2
T 50 150 9 8 0 1 0 0 1
pinlabel=IN0
T 450 50 5 8 0 1 0 0 1
pintype=io
}
P 300 300 0 300 1 0 1
{
T 350 275 5 8 0 1 0 0 1
pinnumber=3
T 350 275 5 8 0 1 0 0 1
pinseq=3
T 50 350 9 8 0 1 0 0 1
pinlabel=IN1
T 450 275 5 8 0 1 0 0 1
pintype=io
}
P 300 500 0 500 1 0 1
{
T 350 475 5 8 0 1 0 0 1
pinnumber=4
T 350 475 5 8 0 1 0 0 1
pinseq=4
T 50 550 9 8 0 1 0 0 1
pinlabel=IN2
T 450 475 5 8 0 1 0 0 1
pintype=io
}
P 300 700 0 700 1 0 1
{
T 350 675 5 8 0 1 0 0 1
pinnumber=5
T 350 675 5 8 0 1 0 0 1
pinseq=5
T 50 750 9 8 0 1 0 0 1
pinlabel=IN3
T 450 675 5 8 0 1 0 0 1
pintype=io
}
P 300 900 0 900 1 0 1
{
T 350 875 5 8 0 1 0 0 1
pinnumber=6
T 350 875 5 8 0 1 0 0 1
pinseq=6
T 50 950 9 8 0 1 0 0 1
pinlabel=IN4
T 450 875 5 8 0 1 0 0 1
pintype=io
}
T 1150 850 8 10 1 1 0 6 1
refdes=U?
T 100 1150 5 8 0 0 0 0 1
device=and
T 100 1300 5 8 0 1 0 0 1
description=VERILOG_PORTS=POSITIONAL
T 100 1600 9 10 0 0 0 0 1
numslots=0
T 100 1450 9 10 0 0 0 0 1
footprint=unknown
