(pcb /home/jgroth/dev/repos_github/PLUTO2/HW/SBC/pluto.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7-e2-6376~58~ubuntu16.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer GND.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (layer VCC.Cu
      (type signal)
      (property
        (index 2)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 3)
      )
    )
    (boundary
      (path pcb 0  16510 -15875  16510 -128905  198120 -128905  198120 -15875
            16510 -15875  16510 -15875)
    )
    (plane GND (polygon GND.Cu 0  195580 -126365  26035 -126365  26035 -17780  195580 -17780))
    (plane VCC (polygon VCC.Cu 0  194945 -17780  194945 -127000  25400 -127000  25400 -17145))
    (via "Via[0-3]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_ThroughHole:C_Disc_D4.7mm_W2.5mm_P5.00mm
      (place C1 75565 -20320 front 0 (PN 0.1uF))
      (place C2 95250 -41275 front 0 (PN 0.1uF))
      (place C3 45085 -29845 front 90 (PN 0.1uF))
      (place C4 54610 -88900 front 180 (PN 0.1uF))
      (place C5 123190 -22860 front 270 (PN 0.1uF))
      (place C6 89535 -107315 front 90 (PN 0.1uF))
      (place C20 170180 -78105 front 180 (PN 0.1uF))
      (place C21 99060 -58420 front 0 (PN 0.1uF))
      (place C22 97790 -86360 front 0 (PN 0.1uF))
    )
    (component Capacitors_ThroughHole:CP_Radial_Tantal_D4.5mm_P2.50mm
      (place C15 174625 -109855 front 90 (PN 1.0uF))
      (place C16 174625 -114935 front 90 (PN 1.0uF))
      (place C17 161290 -109855 front 270 (PN 1.0uF))
      (place C18 173355 -98425 front 0 (PN 1.0uF))
      (place C19 174625 -104775 front 90 (PN 1.0uF))
    )
    (component "Diodes_ThroughHole:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D1 66675 -104775 front 90 (PN D))
      (place D2 118110 -105410 front 90 (PN D))
    )
    (component LEDs:LED_D3.0mm
      (place D3 189230 -23495 front 90 (PN LED))
    )
    (component "Connectors_IDC:IDC-Header_2x07_Pitch2.54mm_Straight"
      (place J1 29845 -123825 front 90 (PN VIA1PA))
      (place J2 57150 -123825 front 90 (PN VIA1PB))
      (place J3 111760 -123825 front 90 (PN VIA2PB))
      (place J5 84455 -123825 front 90 (PN VIA2PA))
    )
    (component Connectors_Molex:Molex_NanoFit_1x04x2.50mm_Angled
      (place J4 140970 -27305 front 0 (PN POWER))
    )
    (component "Connectors_IDC:IDC-Header_2x05_Pitch2.54mm_Straight"
      (place J6 146685 -123825 front 90 (PN RS232a))
      (place J7 168910 -123825 front 90 (PN RS232b))
      (place J8 81280 -66040 front 0 (PN JTAG))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (place J9 133350 -20955 front 0 (PN TEST_2P))
    )
    (component Mounting_Holes:MountingHole_3.2mm_M3_Pad
      (place MK1 194310 -125095 front 0 (PN Mounting_Hole))
      (place MK2 20320 -19685 front 0 (PN Mounting_Hole))
      (place MK3 20320 -125095 front 0 (PN Mounting_Hole))
      (place MK4 194310 -19685 front 0 (PN Mounting_Hole))
      (place MK5 136525 -125095 front 0 (PN Mounting_Hole))
      (place MK6 194310 -89535 front 0 (PN Mounting_Hole))
    )
    (component "Connectors_IDC:IDC-Header_2x20_Pitch2.54mm_Straight"
      (place P1 193040 -79375 front 180 (PN IDE0))
    )
    (component "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (place Q1 143510 -47625 front 0 (PN DS1813))
    )
    (component Resistors_ThroughHole:R_Axial_DIN0411_L9.9mm_D3.6mm_P12.70mm_Horizontal
      (place R6 183515 -55245 front 270 (PN 3.3K))
      (place R7 168275 -21590 front 180 (PN 1K))
      (place R8 184785 -21590 front 180 (PN 1K))
    )
    (component Resistors_THT:R_Array_SIP8
      (place RN1 74295 -80010 front 90 (PN "3.3 kOhm"))
      (place RN2 64770 -52705 front 0 (PN "3.3 kOhm"))
    )
    (component Buttons_Switches_ThroughHole:SW_PUSH_6mm_h4.3mm
      (place SW1 143510 -36830 front 0 (PN RESET))
    )
    (component "Housings_LCC:PLCC-44_THT-Socket"
      (place U1 74295 -29210 front 0 (PN WD65C02PLCC44))
      (place U5 45720 -102235 front 90 (PN WD65C22PLCC44))
      (place U6 97155 -102870 front 90 (PN WD65C22PLCC44))
      (place U7 99695 -78740 front 180 (PN ispMACH4A5))
      (place U23 158115 -99060 front 180 (PN SC28L92PLCC44))
    )
    (component "Housings_DIP:DIP-28_W15.24mm_Socket"
      (place U2 90170 -20320 front 0 (PN 28C256))
      (place U3 41275 -20320 front 0 (PN AS6C62256A))
      (place U4 111760 -20320 front 0 (PN DS1511Y+))
    )
    (component "Housings_DIP:DIP-14_W7.62mm_Socket"
      (place U8 151765 -56515 front 0 (PN 74HC74))
    )
    (component "Housings_DIP:DIP-20_W7.62mm_Socket"
      (place U19 177165 -27305 front 0 (PN 74LS574))
      (place U20 165735 -27305 front 0 (PN 74LS574))
      (place U21 154305 -27305 front 0 (PN 74HC245))
    )
    (component "Housings_DIP:DIP-24_W7.62mm_Socket"
      (place U22 142240 -114935 front 90 (PN MAX238))
    )
    (component "Oscillators:Oscillator_DIP-8"
      (place X1 165100 -65405 front 0 (PN "8 MHz"))
      (place X2 194310 -113665 front 90 (PN 3.6864MHz))
    )
  )
  (library
    (image Capacitors_ThroughHole:C_Disc_D4.7mm_W2.5mm_P5.00mm
      (outline (path signal 100  150 1250  150 -1250))
      (outline (path signal 100  150 -1250  4850 -1250))
      (outline (path signal 100  4850 -1250  4850 1250))
      (outline (path signal 100  4850 1250  150 1250))
      (outline (path signal 120  90 1310  4910 1310))
      (outline (path signal 120  90 -1310  4910 -1310))
      (outline (path signal 120  90 1310  90 996))
      (outline (path signal 120  90 -996  90 -1310))
      (outline (path signal 120  4910 1310  4910 996))
      (outline (path signal 120  4910 -996  4910 -1310))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  6050 -1600))
      (outline (path signal 50  6050 -1600  6050 1600))
      (outline (path signal 50  6050 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitors_ThroughHole:CP_Radial_Tantal_D4.5mm_P2.50mm
      (outline (path signal 100  3500 0  3389.88 -695.288  3070.29 -1322.52  2572.52 -1820.29
            1945.29 -2139.88  1250 -2250  554.712 -2139.88  -72.517 -1820.29
            -570.288 -1322.52  -889.877 -695.288  -1000 0  -889.877 695.288
            -570.288 1322.52  -72.517 1820.29  554.712 2139.88  1250 2250
            1945.29 2139.88  2572.52 1820.29  3070.29 1322.52  3389.88 695.288))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -1350 2600  -1350 -2600))
      (outline (path signal 50  -1350 -2600  3850 -2600))
      (outline (path signal 50  3850 -2600  3850 2600))
      (outline (path signal 50  3850 2600  -1350 2600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "Diodes_ThroughHole:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 100  1810 1000  1810 -1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 120  1750 1060  1750 -1060))
      (outline (path signal 120  1750 -1060  5870 -1060))
      (outline (path signal 120  5870 -1060  5870 1060))
      (outline (path signal 120  5870 1060  1750 1060))
      (outline (path signal 120  980 0  1750 0))
      (outline (path signal 120  6640 0  5870 0))
      (outline (path signal 120  2410 1060  2410 -1060))
      (outline (path signal 50  -1050 1350  -1050 -1350))
      (outline (path signal 50  -1050 -1350  8700 -1350))
      (outline (path signal 50  8700 -1350  8700 1350))
      (outline (path signal 50  8700 1350  -1050 1350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image LEDs:LED_D3.0mm
      (outline (path signal 100  2770 0  2696.59 -463.525  2483.53 -881.678  2151.68 -1213.53
            1733.53 -1426.59  1270 -1500  806.475 -1426.59  388.322 -1213.53
            56.475 -881.678  -156.585 -463.525  -230 0  -156.585 463.525
            56.475 881.678  388.322 1213.53  806.475 1426.59  1270 1500
            1733.53 1426.59  2151.68 1213.53  2483.53 881.678  2696.59 463.525))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image "Connectors_IDC:IDC-Header_2x07_Pitch2.54mm_Straight"
      (outline (path signal 100  5695 5100  5695 -20340))
      (outline (path signal 100  5145 4560  5145 -19780))
      (outline (path signal 100  -3155 5100  -3155 -20340))
      (outline (path signal 100  -2605 4560  -2605 -5370))
      (outline (path signal 100  -2605 -9870  -2605 -19780))
      (outline (path signal 100  -2605 -5370  -3155 -5370))
      (outline (path signal 100  -2605 -9870  -3155 -9870))
      (outline (path signal 100  5695 5100  -3155 5100))
      (outline (path signal 100  5145 4560  -2605 4560))
      (outline (path signal 100  5695 -20340  -3155 -20340))
      (outline (path signal 100  5145 -19780  -2605 -19780))
      (outline (path signal 100  5695 5100  5145 4560))
      (outline (path signal 100  5695 -20340  5145 -19780))
      (outline (path signal 100  -3155 5100  -2605 4560))
      (outline (path signal 100  -3155 -20340  -2605 -19780))
      (outline (path signal 50  6200 5850  6200 -20840))
      (outline (path signal 50  6200 -20840  -3910 -20840))
      (outline (path signal 50  -3910 -20840  -3910 5850))
      (outline (path signal 50  -3910 5850  6200 5850))
      (outline (path signal 120  5945 5350  5945 -20590))
      (outline (path signal 120  5945 -20590  -3405 -20590))
      (outline (path signal 120  -3405 -20590  -3405 5350))
      (outline (path signal 120  -3405 5350  5945 5350))
      (outline (path signal 120  -3655 5600  -3655 3060))
      (outline (path signal 120  -3655 5600  -1115 5600))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
    )
    (image Connectors_Molex:Molex_NanoFit_1x04x2.50mm_Angled
      (outline (path signal 100  -1720 10380  -1720 1920))
      (outline (path signal 100  -1720 1920  9220 1920))
      (outline (path signal 100  9220 1920  9220 10380))
      (outline (path signal 100  9220 10380  -1720 10380))
      (outline (path signal 120  -1870 10530  -1870 1770))
      (outline (path signal 120  -1870 1770  9370 1770))
      (outline (path signal 120  9370 1770  9370 10530))
      (outline (path signal 120  9370 10530  -1870 10530))
      (outline (path signal 120  -150 1770  -150 1300))
      (outline (path signal 120  -150 1300  150 1300))
      (outline (path signal 120  150 1300  150 1770))
      (outline (path signal 120  150 1770  -150 1770))
      (outline (path signal 120  2350 1770  2350 1300))
      (outline (path signal 120  2350 1300  2650 1300))
      (outline (path signal 120  2650 1300  2650 1770))
      (outline (path signal 120  2650 1770  2350 1770))
      (outline (path signal 120  4850 1770  4850 1300))
      (outline (path signal 120  4850 1300  5150 1300))
      (outline (path signal 120  5150 1300  5150 1770))
      (outline (path signal 120  5150 1770  4850 1770))
      (outline (path signal 120  7350 1770  7350 1300))
      (outline (path signal 120  7350 1300  7650 1300))
      (outline (path signal 120  7650 1300  7650 1770))
      (outline (path signal 120  7650 1770  7350 1770))
      (outline (path signal 50  -2210 10880  -2210 -1450))
      (outline (path signal 50  -2210 -1450  9710 -1450))
      (outline (path signal 50  9710 -1450  9710 10880))
      (outline (path signal 50  9710 10880  -2210 10880))
      (outline (path signal 120  -1400 0  -2000 -300))
      (outline (path signal 120  -2000 -300  -2000 300))
      (outline (path signal 120  -2000 300  -1400 0))
      (outline (path signal 100  -1400 0  -2000 -300))
      (outline (path signal 100  -2000 -300  -2000 300))
      (outline (path signal 100  -2000 300  -1400 0))
      (pin Rect[A]Pad_1900x1900_um 1 0 0)
      (pin Round[A]Pad_1900_um 2 2500 0)
      (pin Round[A]Pad_1900_um 3 5000 0)
      (pin Round[A]Pad_1900_um 4 7500 0)
      (keepout "" (circle F.Cu 1600 0 7180))
      (keepout "" (circle GND.Cu 1600 0 7180))
      (keepout "" (circle VCC.Cu 1600 0 7180))
      (keepout "" (circle B.Cu 1600 0 7180))
      (keepout "" (circle F.Cu 1600 7500 7180))
      (keepout "" (circle GND.Cu 1600 7500 7180))
      (keepout "" (circle VCC.Cu 1600 7500 7180))
      (keepout "" (circle B.Cu 1600 7500 7180))
    )
    (image "Connectors_IDC:IDC-Header_2x05_Pitch2.54mm_Straight"
      (outline (path signal 100  5695 5100  5695 -15260))
      (outline (path signal 100  5145 4560  5145 -14700))
      (outline (path signal 100  -3155 5100  -3155 -15260))
      (outline (path signal 100  -2605 4560  -2605 -2830))
      (outline (path signal 100  -2605 -7330  -2605 -14700))
      (outline (path signal 100  -2605 -2830  -3155 -2830))
      (outline (path signal 100  -2605 -7330  -3155 -7330))
      (outline (path signal 100  5695 5100  -3155 5100))
      (outline (path signal 100  5145 4560  -2605 4560))
      (outline (path signal 100  5695 -15260  -3155 -15260))
      (outline (path signal 100  5145 -14700  -2605 -14700))
      (outline (path signal 100  5695 5100  5145 4560))
      (outline (path signal 100  5695 -15260  5145 -14700))
      (outline (path signal 100  -3155 5100  -2605 4560))
      (outline (path signal 100  -3155 -15260  -2605 -14700))
      (outline (path signal 50  6200 5850  6200 -15760))
      (outline (path signal 50  6200 -15760  -3910 -15760))
      (outline (path signal 50  -3910 -15760  -3910 5850))
      (outline (path signal 50  -3910 5850  6200 5850))
      (outline (path signal 120  5945 5350  5945 -15510))
      (outline (path signal 120  5945 -15510  -3405 -15510))
      (outline (path signal 120  -3405 -15510  -3405 5350))
      (outline (path signal 120  -3405 5350  5945 5350))
      (outline (path signal 120  -3655 5600  -3655 3060))
      (outline (path signal 120  -3655 5600  -1115 5600))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Mounting_Holes:MountingHole_3.2mm_M3_Pad
      (outline (path signal 150  3200 0  3043.38 -988.854  2588.85 -1880.91  1880.91 -2588.85
            988.854 -3043.38  0 -3200  -988.854 -3043.38  -1880.91 -2588.85
            -2588.85 -1880.91  -3043.38 -988.854  -3200 0  -3043.38 988.854
            -2588.85 1880.91  -1880.91 2588.85  -988.854 3043.38  0 3200
            988.854 3043.38  1880.91 2588.85  2588.85 1880.91  3043.38 988.854))
      (outline (path signal 50  3450 0  3281.14 -1066.11  2791.11 -2027.86  2027.86 -2791.11
            1066.11 -3281.14  0 -3450  -1066.11 -3281.14  -2027.86 -2791.11
            -2791.11 -2027.86  -3281.14 -1066.11  -3450 0  -3281.14 1066.11
            -2791.11 2027.86  -2027.86 2791.11  -1066.11 3281.14  0 3450
            1066.11 3281.14  2027.86 2791.11  2791.11 2027.86  3281.14 1066.11))
      (pin Round[A]Pad_6400_um 1 0 0)
    )
    (image "Connectors_IDC:IDC-Header_2x20_Pitch2.54mm_Straight"
      (outline (path signal 100  5695 5100  5695 -53360))
      (outline (path signal 100  5145 4560  5145 -52800))
      (outline (path signal 100  -3155 5100  -3155 -53360))
      (outline (path signal 100  -2605 4560  -2605 -21880))
      (outline (path signal 100  -2605 -26380  -2605 -52800))
      (outline (path signal 100  -2605 -21880  -3155 -21880))
      (outline (path signal 100  -2605 -26380  -3155 -26380))
      (outline (path signal 100  5695 5100  -3155 5100))
      (outline (path signal 100  5145 4560  -2605 4560))
      (outline (path signal 100  5695 -53360  -3155 -53360))
      (outline (path signal 100  5145 -52800  -2605 -52800))
      (outline (path signal 100  5695 5100  5145 4560))
      (outline (path signal 100  5695 -53360  5145 -52800))
      (outline (path signal 100  -3155 5100  -2605 4560))
      (outline (path signal 100  -3155 -53360  -2605 -52800))
      (outline (path signal 50  6200 5850  6200 -53860))
      (outline (path signal 50  6200 -53860  -3910 -53860))
      (outline (path signal 50  -3910 -53860  -3910 5850))
      (outline (path signal 50  -3910 5850  6200 5850))
      (outline (path signal 120  5945 5350  5945 -53610))
      (outline (path signal 120  5945 -53610  -3405 -53610))
      (outline (path signal 120  -3405 -53610  -3405 5350))
      (outline (path signal 120  -3405 5350  5945 5350))
      (outline (path signal 120  -3655 5600  -3655 3060))
      (outline (path signal 120  -3655 5600  -1115 5600))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 0 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 2540 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 17 0 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 18 2540 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 19 0 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 20 2540 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 21 0 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 22 2540 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 23 0 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 24 2540 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 25 0 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 26 2540 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 27 0 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 28 2540 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 29 0 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 30 2540 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 31 0 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 32 2540 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 33 0 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 34 2540 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 35 0 -43180)
      (pin Oval[A]Pad_1727.2x1727.2_um 36 2540 -43180)
      (pin Oval[A]Pad_1727.2x1727.2_um 37 0 -45720)
      (pin Oval[A]Pad_1727.2x1727.2_um 38 2540 -45720)
      (pin Oval[A]Pad_1727.2x1727.2_um 39 0 -48260)
      (pin Oval[A]Pad_1727.2x1727.2_um 40 2540 -48260)
    )
    (image "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Oval[A]Pad_900x1500_um (rotate 180) 2 1270 0)
      (pin Oval[A]Pad_900x1500_um (rotate 180) 3 2540 0)
      (pin Rect[A]Pad_900x1500_um (rotate 180) 1 0 0)
    )
    (image Resistors_ThroughHole:R_Axial_DIN0411_L9.9mm_D3.6mm_P12.70mm_Horizontal
      (outline (path signal 100  1400 1800  1400 -1800))
      (outline (path signal 100  1400 -1800  11300 -1800))
      (outline (path signal 100  11300 -1800  11300 1800))
      (outline (path signal 100  11300 1800  1400 1800))
      (outline (path signal 100  0 0  1400 0))
      (outline (path signal 100  12700 0  11300 0))
      (outline (path signal 120  1340 1380  1340 1860))
      (outline (path signal 120  1340 1860  11360 1860))
      (outline (path signal 120  11360 1860  11360 1380))
      (outline (path signal 120  1340 -1380  1340 -1860))
      (outline (path signal 120  1340 -1860  11360 -1860))
      (outline (path signal 120  11360 -1860  11360 -1380))
      (outline (path signal 50  -1450 2150  -1450 -2150))
      (outline (path signal 50  -1450 -2150  14150 -2150))
      (outline (path signal 50  14150 -2150  14150 2150))
      (outline (path signal 50  14150 2150  -1450 2150))
      (pin Round[A]Pad_2400_um 1 0 0)
      (pin Oval[A]Pad_2400x2400_um 2 12700 0)
    )
    (image Resistors_THT:R_Array_SIP8
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  19070 -1250))
      (outline (path signal 100  19070 -1250  19070 1250))
      (outline (path signal 100  19070 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  19220 -1400))
      (outline (path signal 120  19220 -1400  19220 1400))
      (outline (path signal 120  19220 1400  -1440 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  19500 -1650))
      (outline (path signal 50  19500 -1650  19500 1650))
      (outline (path signal 50  19500 1650  -1700 1650))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
    )
    (image Buttons_Switches_ThroughHole:SW_PUSH_6mm_h4.3mm
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 100  5265.56 -2250  5166.92 -2872.84  4880.63 -3434.72  4434.72 -3880.63
            3872.84 -4166.92  3250 -4265.56  2627.16 -4166.92  2065.28 -3880.63
            1619.37 -3434.72  1333.08 -2872.84  1234.44 -2250  1333.08 -1627.16
            1619.37 -1065.28  2065.28 -619.374  2627.16 -333.084  3250 -234.436
            3872.84 -333.084  4434.72 -619.374  4880.63 -1065.28  5166.92 -1627.16))
      (pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
    )
    (image "Housings_LCC:PLCC-44_THT-Socket"
      (outline (path signal 100  -12020 5400  -13020 4400))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  10480 -18100  10480 5400))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  -1270 4400  -770 5400))
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 120  10580 5500  -270 5500))
      (pin Rect[A]Pad_1750x1750_um 1 0 0)
      (pin Round[A]Pad_1750_um 3 -2540 0)
      (pin Round[A]Pad_1750_um 5 -5080 0)
      (pin Round[A]Pad_1750_um 43 2540 0)
      (pin Round[A]Pad_1750_um 41 5080 0)
      (pin Round[A]Pad_1750_um 39 7620 0)
      (pin Round[A]Pad_1750_um 2 -2540 2540)
      (pin Round[A]Pad_1750_um 4 -5080 2540)
      (pin Round[A]Pad_1750_um 6 -7620 2540)
      (pin Round[A]Pad_1750_um 44 0 2540)
      (pin Round[A]Pad_1750_um 42 2540 2540)
      (pin Round[A]Pad_1750_um 40 5080 2540)
      (pin Round[A]Pad_1750_um 8 -7620 0)
      (pin Round[A]Pad_1750_um 10 -7620 -2540)
      (pin Round[A]Pad_1750_um 12 -7620 -5080)
      (pin Round[A]Pad_1750_um 14 -7620 -7620)
      (pin Round[A]Pad_1750_um 16 -7620 -10160)
      (pin Round[A]Pad_1750_um 7 -10160 0)
      (pin Round[A]Pad_1750_um 9 -10160 -2540)
      (pin Round[A]Pad_1750_um 11 -10160 -5080)
      (pin Round[A]Pad_1750_um 13 -10160 -7620)
      (pin Round[A]Pad_1750_um 15 -10160 -10160)
      (pin Round[A]Pad_1750_um 17 -10160 -12700)
      (pin Round[A]Pad_1750_um 19 -7620 -12700)
      (pin Round[A]Pad_1750_um 21 -5080 -12700)
      (pin Round[A]Pad_1750_um 23 -2540 -12700)
      (pin Round[A]Pad_1750_um 25 0 -12700)
      (pin Round[A]Pad_1750_um 27 2540 -12700)
      (pin Round[A]Pad_1750_um 29 5080 -12700)
      (pin Round[A]Pad_1750_um 18 -7620 -15240)
      (pin Round[A]Pad_1750_um 20 -5080 -15240)
      (pin Round[A]Pad_1750_um 22 -2540 -15240)
      (pin Round[A]Pad_1750_um 24 0 -15240)
      (pin Round[A]Pad_1750_um 26 2540 -15240)
      (pin Round[A]Pad_1750_um 28 5080 -15240)
      (pin Round[A]Pad_1750_um 30 5080 -10160)
      (pin Round[A]Pad_1750_um 32 5080 -7620)
      (pin Round[A]Pad_1750_um 34 5080 -5080)
      (pin Round[A]Pad_1750_um 36 5080 -2540)
      (pin Round[A]Pad_1750_um 38 5080 0)
      (pin Round[A]Pad_1750_um 40@1 5080 2540)
      (pin Round[A]Pad_1750_um 29@1 7620 -12700)
      (pin Round[A]Pad_1750_um 31 7620 -10160)
      (pin Round[A]Pad_1750_um 33 7620 -7620)
      (pin Round[A]Pad_1750_um 35 7620 -5080)
      (pin Round[A]Pad_1750_um 37 7620 -2540)
      (pin Round[A]Pad_1750_um 39@1 7620 0)
    )
    (image "Housings_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Housings_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Housings_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Housings_DIP:DIP-24_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  -1330 -29330  8950 -29330))
      (outline (path signal 120  8950 -29330  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
    )
    (image "Oscillators:Oscillator_DIP-8"
      (outline (path signal 50  10410 -2790  10410 10410))
      (outline (path signal 50  10410 10410  -2790 10410))
      (outline (path signal 50  -2790 10410  -2790 -2790))
      (outline (path signal 50  -2790 -2790  10410 -2790))
      (outline (path signal 100  9160 -1190  9160 8810))
      (outline (path signal 100  -1190 9160  8810 9160))
      (outline (path signal 100  -1540 -1540  -1540 8810))
      (outline (path signal 100  -1540 -1540  8810 -1540))
      (outline (path signal 120  -2640 9510  -2640 -2640))
      (outline (path signal 120  9510 10260  -1890 10260))
      (outline (path signal 120  10260 -1890  10260 9510))
      (outline (path signal 120  -2640 -2640  9510 -2640))
      (outline (path signal 100  -2540 -2540  9510 -2540))
      (outline (path signal 100  10160 9510  10160 -1890))
      (outline (path signal 100  -1890 10160  9510 10160))
      (outline (path signal 100  -2540 -2540  -2540 9510))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 8 0 7620)
      (pin Round[A]Pad_1600_um 5 7620 7620)
      (pin Round[A]Pad_1600_um 4 7620 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle GND.Cu 1600))
      (shape (circle VCC.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1750_um
      (shape (circle F.Cu 1750))
      (shape (circle GND.Cu 1750))
      (shape (circle VCC.Cu 1750))
      (shape (circle B.Cu 1750))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle GND.Cu 1800))
      (shape (circle VCC.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_1900_um
      (shape (circle F.Cu 1900))
      (shape (circle GND.Cu 1900))
      (shape (circle VCC.Cu 1900))
      (shape (circle B.Cu 1900))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle GND.Cu 2000))
      (shape (circle VCC.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2400_um
      (shape (circle F.Cu 2400))
      (shape (circle GND.Cu 2400))
      (shape (circle VCC.Cu 2400))
      (shape (circle B.Cu 2400))
      (attach off)
    )
    (padstack Round[A]Pad_6400_um
      (shape (circle F.Cu 6400))
      (shape (circle GND.Cu 6400))
      (shape (circle VCC.Cu 6400))
      (shape (circle B.Cu 6400))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path GND.Cu 1600  0 0  0 0))
      (shape (path VCC.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path GND.Cu 1700  0 0  0 0))
      (shape (path VCC.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path GND.Cu 1727.2  0 0  0 0))
      (shape (path VCC.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x2400_um
      (shape (path F.Cu 2400  0 0  0 0))
      (shape (path GND.Cu 2400  0 0  0 0))
      (shape (path VCC.Cu 2400  0 0  0 0))
      (shape (path B.Cu 2400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_900x1500_um
      (shape (path F.Cu 900  0 -300  0 300))
      (shape (path GND.Cu 900  0 -300  0 300))
      (shape (path VCC.Cu 900  0 -300  0 300))
      (shape (path B.Cu 900  0 -300  0 300))
      (attach off)
    )
    (padstack Rect[A]Pad_900x1500_um
      (shape (rect F.Cu -450 -750 450 750))
      (shape (rect GND.Cu -450 -750 450 750))
      (shape (rect VCC.Cu -450 -750 450 750))
      (shape (rect B.Cu -450 -750 450 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect GND.Cu -800 -800 800 800))
      (shape (rect VCC.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect GND.Cu -850 -850 850 850))
      (shape (rect VCC.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect GND.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect VCC.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1750x1750_um
      (shape (rect F.Cu -875 -875 875 875))
      (shape (rect GND.Cu -875 -875 875 875))
      (shape (rect VCC.Cu -875 -875 875 875))
      (shape (rect B.Cu -875 -875 875 875))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect GND.Cu -900 -900 900 900))
      (shape (rect VCC.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack Rect[A]Pad_1900x1900_um
      (shape (rect F.Cu -950 -950 950 950))
      (shape (rect GND.Cu -950 -950 950 950))
      (shape (rect VCC.Cu -950 -950 950 950))
      (shape (rect B.Cu -950 -950 950 950))
      (attach off)
    )
    (padstack "Via[0-3]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle GND.Cu 600))
      (shape (circle VCC.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-1 C2-1 C3-1 C4-2 C5-2 C6-2 C16-1 C17-2 C20-2 C21-1 C22-2 J1-1 J1-2
        J2-1 J2-2 J3-1 J3-2 J4-2 J4-3 J5-1 J5-2 J6-5 J7-5 J8-2 J8-4 J8-8 J9-2 P1-2
        P1-19 P1-22 P1-24 P1-26 P1-30 P1-32 P1-40 Q1-3 SW1-1 SW1-1@1 U1-1 U1-23 U1-24
        U2-14 U3-14 U4-21 U4-26 U4-14 U5-1 U6-1 U7-1 U7-12 U7-23 U7-34 U8-1 U8-2 U8-3
        U8-4 U8-7 U19-10 U20-10 U21-10 U22-8 U23-22 X1-4 X2-4)
    )
    (net VCC
      (pins C1-2 C2-2 C3-2 C4-1 C5-1 C6-1 C15-2 C17-1 C20-1 C21-2 C22-1 J1-13 J1-14
        J2-13 J2-14 J3-13 J3-14 J4-4 J5-13 J5-14 J8-6 J9-1 Q1-2 R6-2 R7-2 R8-2 RN1-1
        RN2-1 U1-9 U1-37 U2-27 U2-28 U3-28 U4-28 U5-21 U5-26 U6-21 U6-26 U7-44 U7-22
        U8-10 U8-13 U8-14 U19-20 U20-20 U21-20 U22-9 U23-44 U23-12 X1-8 X2-8)
    )
    (net "Net-(C15-Pad1)"
      (pins C15-1 U22-11)
    )
    (net "Net-(C16-Pad2)"
      (pins C16-2 U22-15)
    )
    (net "Net-(C18-Pad1)"
      (pins C18-1 U22-10)
    )
    (net "Net-(C18-Pad2)"
      (pins C18-2 U22-12)
    )
    (net "Net-(C19-Pad1)"
      (pins C19-1 U22-13)
    )
    (net "Net-(C19-Pad2)"
      (pins C19-2 U22-14)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 U5-23)
    )
    (net "/16bit IDE interface/~IRQ"
      (pins D1-2 D2-2 P1-31 RN2-8 U1-5 U4-5 U23-24)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1 U6-23)
    )
    (net "/16bit IDE interface/~IDE:DASP"
      (pins D3-1 P1-39)
    )
    (net "Net-(D3-Pad2)"
      (pins D3-2 R8-1)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3 U5-2)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4 U5-3)
    )
    (net "Net-(J1-Pad5)"
      (pins J1-5 U5-4)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6 U5-5)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7 U5-6)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8 U5-7)
    )
    (net "Net-(J1-Pad9)"
      (pins J1-9 U5-8)
    )
    (net "Net-(J1-Pad10)"
      (pins J1-10 U5-9)
    )
    (net "Net-(J1-Pad11)"
      (pins J1-11 U5-44)
    )
    (net "Net-(J1-Pad12)"
      (pins J1-12 U5-43)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3 U5-10)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4 U5-12)
    )
    (net "Net-(J2-Pad5)"
      (pins J2-5 U5-13)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6 U5-14)
    )
    (net "Net-(J2-Pad7)"
      (pins J2-7 U5-15)
    )
    (net "Net-(J2-Pad8)"
      (pins J2-8 U5-16)
    )
    (net "Net-(J2-Pad9)"
      (pins J2-9 U5-17)
    )
    (net "Net-(J2-Pad10)"
      (pins J2-10 U5-18)
    )
    (net "Net-(J2-Pad11)"
      (pins J2-11 U5-19)
    )
    (net "Net-(J2-Pad12)"
      (pins J2-12 U5-20)
    )
    (net "Net-(J3-Pad3)"
      (pins J3-3 U6-10)
    )
    (net "Net-(J3-Pad4)"
      (pins J3-4 U6-12)
    )
    (net "Net-(J3-Pad5)"
      (pins J3-5 U6-13)
    )
    (net "Net-(J3-Pad6)"
      (pins J3-6 U6-14)
    )
    (net "Net-(J3-Pad7)"
      (pins J3-7 U6-15)
    )
    (net "Net-(J3-Pad8)"
      (pins J3-8 U6-16)
    )
    (net "Net-(J3-Pad9)"
      (pins J3-9 U6-17)
    )
    (net "Net-(J3-Pad10)"
      (pins J3-10 U6-18)
    )
    (net "Net-(J3-Pad11)"
      (pins J3-11 U6-19)
    )
    (net "Net-(J3-Pad12)"
      (pins J3-12 U6-20)
    )
    (net "Net-(J6-Pad2)"
      (pins J6-2 U22-7)
    )
    (net "Net-(J6-Pad3)"
      (pins J6-3 U22-2)
    )
    (net "Net-(J6-Pad7)"
      (pins J6-7 U22-24)
    )
    (net "Net-(J6-Pad8)"
      (pins J6-8 U22-23)
    )
    (net "Net-(J7-Pad2)"
      (pins J7-2 U22-3)
    )
    (net "Net-(J7-Pad3)"
      (pins J7-3 U22-1)
    )
    (net "Net-(J7-Pad7)"
      (pins J7-7 U22-20)
    )
    (net "Net-(J7-Pad8)"
      (pins J7-8 U22-16)
    )
    (net "/Address decoding and support section/TCK"
      (pins J8-1 RN1-7 U7-13)
    )
    (net "/Address decoding and support section/TMS"
      (pins J8-3 RN1-6 U7-32)
    )
    (net "/Address decoding and support section/TDI"
      (pins J8-5 RN1-5 U7-10)
    )
    (net "/Address decoding and support section/TDO"
      (pins J8-7 RN1-4 U7-35)
    )
    (net "/16bit IDE interface/~RES"
      (pins P1-1 Q1-1 RN2-2 SW1-2 SW1-2@1 U1-44 U4-4 U5-37 U6-37 U7-42)
    )
    (net "/16bit IDE interface/IDE-D7"
      (pins P1-3 U19-12 U20-9 U21-11)
    )
    (net "/16bit IDE interface/IDE-D8"
      (pins P1-4 U19-2 U20-19)
    )
    (net "/16bit IDE interface/IDE-D6"
      (pins P1-5 U19-13 U20-8 U21-12)
    )
    (net "/16bit IDE interface/IDE-D9"
      (pins P1-6 U19-3 U20-18)
    )
    (net "/16bit IDE interface/IDE-D5"
      (pins P1-7 U19-14 U20-7 U21-13)
    )
    (net "/16bit IDE interface/IDE-D10"
      (pins P1-8 U19-4 U20-17)
    )
    (net "/16bit IDE interface/IDE-D4"
      (pins P1-9 U19-15 U20-6 U21-14)
    )
    (net "/16bit IDE interface/IDE-D11"
      (pins P1-10 U19-5 U20-16)
    )
    (net "/16bit IDE interface/IDE-D3"
      (pins P1-11 U19-16 U20-5 U21-15)
    )
    (net "/16bit IDE interface/IDE-D12"
      (pins P1-12 U19-6 U20-15)
    )
    (net "/16bit IDE interface/IDE-D2"
      (pins P1-13 U19-17 U20-4 U21-16)
    )
    (net "/16bit IDE interface/IDE-D13"
      (pins P1-14 U19-7 U20-14)
    )
    (net "/16bit IDE interface/IDE-D1"
      (pins P1-15 U19-18 U20-3 U21-17)
    )
    (net "/16bit IDE interface/IDE-D14"
      (pins P1-16 U19-8 U20-13)
    )
    (net "/16bit IDE interface/IDE-D0"
      (pins P1-17 U19-19 U20-2 U21-18)
    )
    (net "/16bit IDE interface/IDE-D15"
      (pins P1-18 U19-9 U20-12)
    )
    (net "/16bit IDE interface/~IDE:DMACK"
      (pins P1-29 R6-1)
    )
    (net "/16bit IDE interface/A1"
      (pins P1-33 U1-11 U2-9 U3-9 U4-9 U5-41 U6-41 U23-4)
    )
    (net "/16bit IDE interface/A0"
      (pins P1-35 U1-10 U2-10 U3-10 U4-10 U5-42 U6-42 U23-2)
    )
    (net "/16bit IDE interface/A2"
      (pins P1-36 U1-13 U2-8 U3-8 U4-8 U5-40 U5-40@1 U6-40 U6-40@1 U23-6)
    )
    (net "/16bit IDE interface/~IDE:CS1"
      (pins P1-38 R7-1)
    )
    (net "/Address decoding and support section/~SO"
      (pins RN1-8 U1-42)
    )
    (net "/Address decoding and support section/~KS"
      (pins RN2-3 U4-24)
    )
    (net "/Address decoding and support section/RDY"
      (pins RN2-4 U1-3)
    )
    (net "/Address decoding and support section/~PWR"
      (pins RN2-5 U4-1)
    )
    (net "/Address decoding and support section/BE"
      (pins RN2-6 U1-40 U1-40@1)
    )
    (net "/Address decoding and support section/~NMI"
      (pins RN2-7 U1-7)
    )
    (net "Net-(U1-Pad39)"
      (pins U1-39 U1-39@1)
    )
    (net "/Address decoding and support section/A5"
      (pins U1-16 U2-5 U3-5 U7-40 U7-40@1)
    )
    (net "/CPU, ROM and RAM/A4"
      (pins U1-15 U2-6 U3-6 U4-6)
    )
    (net "/Address decoding and support section/A6"
      (pins U1-17 U2-4 U3-4 U7-38)
    )
    (net "/Address decoding and support section/A8"
      (pins U1-19 U2-25 U3-25 U7-31)
    )
    (net "/Address decoding and support section/A10"
      (pins U1-21 U2-21 U3-21 U7-27)
    )
    (net "/Address decoding and support section/A12"
      (pins U1-25 U2-2 U3-2 U7-16)
    )
    (net "/Address decoding and support section/A14"
      (pins U1-27 U2-1 U3-1 U7-9)
    )
    (net "/16bit IDE interface/D7"
      (pins U1-29 U1-29@1 U2-19 U3-19 U4-19 U5-28 U6-28 U21-9 U23-21)
    )
    (net "/Address decoding and support section/A7"
      (pins U1-18 U2-3 U3-3 U7-36)
    )
    (net "/Address decoding and support section/A9"
      (pins U1-20 U2-24 U3-24 U7-29 U7-29@1)
    )
    (net "/Address decoding and support section/A11"
      (pins U1-22 U2-23 U3-23 U7-18)
    )
    (net "/Address decoding and support section/A13"
      (pins U1-26 U2-26 U3-26 U7-14)
    )
    (net "/Address decoding and support section/A15"
      (pins U1-28 U7-33)
    )
    (net "/16bit IDE interface/D6"
      (pins U1-30 U2-18 U3-18 U4-18 U5-29 U5-29@1 U6-29 U6-29@1 U21-8 U23-25)
    )
    (net "/16bit IDE interface/D4"
      (pins U1-32 U2-16 U3-16 U4-16 U5-31 U6-31 U21-6 U23-26)
    )
    (net "/16bit IDE interface/D2"
      (pins U1-34 U2-13 U3-13 U4-13 U5-34 U6-34 U21-4 U23-27)
    )
    (net "/16bit IDE interface/D0"
      (pins U1-36 U2-11 U3-11 U4-11 U5-36 U6-36 U21-2 U23-28)
    )
    (net "/Address decoding and support section/R/~W"
      (pins U1-38 U5-24 U6-24 U7-7)
    )
    (net "/16bit IDE interface/D5"
      (pins U1-31 U2-17 U3-17 U4-17 U5-30 U6-30 U21-7 U23-20)
    )
    (net "/16bit IDE interface/D3"
      (pins U1-33 U2-15 U3-15 U4-15 U5-32 U6-32 U21-5 U23-19)
    )
    (net "/16bit IDE interface/D1"
      (pins U1-35 U2-12 U3-12 U4-12 U5-35 U6-35 U21-3 U23-18)
    )
    (net "/Address decoding and support section/~ROMSEL"
      (pins U2-20 U7-21)
    )
    (net "/Address decoding and support section/~RAMSEL"
      (pins U3-20 U7-15)
    )
    (net "/Address decoding and support section/~7F8X"
      (pins U4-20 U7-6)
    )
    (net "/Address decoding and support section/~7FCX"
      (pins U5-25 U7-8)
    )
    (net "/Address decoding and support section/~7FAX"
      (pins U6-25 U7-2)
    )
    (net "/Address decoding and support section/RES"
      (pins U7-37 U23-38)
    )
    (net "/Address decoding and support section/~7FEX"
      (pins U7-3 U23-39 U23-39@1)
    )
    (net "Net-(U8-Pad12)"
      (pins U8-8 U8-12)
    )
    (net "Net-(U8-Pad11)"
      (pins U8-11 X1-5)
    )
    (net "Net-(U22-Pad4)"
      (pins U22-4 U23-11)
    )
    (net "Net-(U22-Pad5)"
      (pins U22-5 U23-33)
    )
    (net "/DUART and RS232/CTSb"
      (pins U22-17 U23-5)
    )
    (net "Net-(U22-Pad6)"
      (pins U22-6 U23-35)
    )
    (net "Net-(U22-Pad18)"
      (pins U22-18 U23-13)
    )
    (net "/DUART and RS232/RTSa"
      (pins U22-19 U23-32)
    )
    (net "/DUART and RS232/RTSb"
      (pins U22-21 U23-14)
    )
    (net "/DUART and RS232/CTSa"
      (pins U22-22 U23-8)
    )
    (net "Net-(U23-Pad40)"
      (pins U23-40 U23-40@1)
    )
    (net "Net-(U23-Pad29)"
      (pins U23-29 U23-29@1)
    )
    (net "Net-(U23-Pad36)"
      (pins U23-36 X2-5)
    )
    (net "Net-(J5-Pad3)"
      (pins J5-3 U6-2)
    )
    (net "Net-(J5-Pad4)"
      (pins J5-4 U6-3)
    )
    (net "/16bit IDE interface/DIOW"
      (pins P1-23 U7-25)
    )
    (net "/16bit IDE interface/DIOR"
      (pins P1-25 U7-39 U7-39@1)
    )
    (net "/16bit IDE interface/IDE_CS0"
      (pins P1-37 U7-19)
    )
    (net "/Address decoding and support section/CLK"
      (pins U1-41 U5-27 U6-27 U7-11 U8-9)
    )
    (net "/Address decoding and support section/A3"
      (pins U1-14 U2-7 U3-7 U4-7 U5-39 U5-39@1 U6-39 U6-39@1 U7-5 U23-7)
    )
    (net "/Address decoding and support section/~MRD"
      (pins U2-22 U3-22 U4-22 U7-41 U23-10)
    )
    (net "/Address decoding and support section/~MWR"
      (pins U3-27 U4-27 U7-43 U23-9)
    )
    (net "/16bit IDE interface/FROM_CLK"
      (pins U7-17 U19-11)
    )
    (net "/16bit IDE interface/OBT_OE"
      (pins U7-20 U21-19)
    )
    (net "/16bit IDE interface/FROM_OE"
      (pins U7-24 U19-1)
    )
    (net "/16bit IDE interface/TO_OE"
      (pins U7-26 U20-1)
    )
    (net "/16bit IDE interface/OBT_DIR"
      (pins U7-28 U21-1)
    )
    (net "/16bit IDE interface/TO_CLK"
      (pins U7-30 U20-11)
    )
    (net "Net-(J5-Pad5)"
      (pins J5-5 U6-4)
    )
    (net "Net-(J5-Pad6)"
      (pins J5-6 U6-5)
    )
    (net "Net-(J5-Pad7)"
      (pins J5-7 U6-6)
    )
    (net "Net-(J5-Pad8)"
      (pins J5-8 U6-7)
    )
    (net "Net-(J5-Pad9)"
      (pins J5-9 U6-8)
    )
    (net "Net-(J5-Pad10)"
      (pins J5-10 U6-9)
    )
    (net "Net-(J5-Pad11)"
      (pins J5-11 U6-44)
    )
    (net "Net-(J5-Pad12)"
      (pins J5-12 U6-43)
    )
    (class kicad_default "" "/16bit IDE interface/A0" "/16bit IDE interface/A1"
      "/16bit IDE interface/A2" "/16bit IDE interface/D0" "/16bit IDE interface/D1"
      "/16bit IDE interface/D2" "/16bit IDE interface/D3" "/16bit IDE interface/D4"
      "/16bit IDE interface/D5" "/16bit IDE interface/D6" "/16bit IDE interface/D7"
      "/16bit IDE interface/DIOR" "/16bit IDE interface/DIOW" "/16bit IDE interface/DMARQ"
      "/16bit IDE interface/FROM_CLK" "/16bit IDE interface/FROM_OE" "/16bit IDE interface/IDE-D0"
      "/16bit IDE interface/IDE-D1" "/16bit IDE interface/IDE-D10" "/16bit IDE interface/IDE-D11"
      "/16bit IDE interface/IDE-D12" "/16bit IDE interface/IDE-D13" "/16bit IDE interface/IDE-D14"
      "/16bit IDE interface/IDE-D15" "/16bit IDE interface/IDE-D2" "/16bit IDE interface/IDE-D3"
      "/16bit IDE interface/IDE-D4" "/16bit IDE interface/IDE-D5" "/16bit IDE interface/IDE-D6"
      "/16bit IDE interface/IDE-D7" "/16bit IDE interface/IDE-D8" "/16bit IDE interface/IDE-D9"
      "/16bit IDE interface/IDE_CS0" "/16bit IDE interface/IORDY" "/16bit IDE interface/OBT_DIR"
      "/16bit IDE interface/OBT_OE" "/16bit IDE interface/TO_CLK" "/16bit IDE interface/TO_OE"
      "/16bit IDE interface/~IDE:CS1" "/16bit IDE interface/~IDE:DASP" "/16bit IDE interface/~IDE:DMACK"
      "/16bit IDE interface/~IRQ" "/16bit IDE interface/~RES" "/Address decoding and support section/A10"
      "/Address decoding and support section/A11" "/Address decoding and support section/A12"
      "/Address decoding and support section/A13" "/Address decoding and support section/A14"
      "/Address decoding and support section/A15" "/Address decoding and support section/A3"
      "/Address decoding and support section/A5" "/Address decoding and support section/A6"
      "/Address decoding and support section/A7" "/Address decoding and support section/A8"
      "/Address decoding and support section/A9" "/Address decoding and support section/BE"
      "/Address decoding and support section/CLK" "/Address decoding and support section/R/~W"
      "/Address decoding and support section/RDY" "/Address decoding and support section/RES"
      "/Address decoding and support section/TCK" "/Address decoding and support section/TDI"
      "/Address decoding and support section/TDO" "/Address decoding and support section/TMS"
      "/Address decoding and support section/~7F8X" "/Address decoding and support section/~7FAX"
      "/Address decoding and support section/~7FCX" "/Address decoding and support section/~7FEX"
      "/Address decoding and support section/~KS" "/Address decoding and support section/~MRD"
      "/Address decoding and support section/~MWR" "/Address decoding and support section/~NMI"
      "/Address decoding and support section/~PWR" "/Address decoding and support section/~RAMSEL"
      "/Address decoding and support section/~ROMSEL" "/Address decoding and support section/~SO"
      "/CPU, ROM and RAM/A4" "/DUART and RS232/CTSa" "/DUART and RS232/CTSb"
      "/DUART and RS232/RTSa" "/DUART and RS232/RTSb" "Net-(C15-Pad1)" "Net-(C16-Pad2)"
      "Net-(C18-Pad1)" "Net-(C18-Pad2)" "Net-(C19-Pad1)" "Net-(C19-Pad2)"
      "Net-(D1-Pad1)" "Net-(D2-Pad1)" "Net-(D3-Pad2)" "Net-(J1-Pad10)" "Net-(J1-Pad11)"
      "Net-(J1-Pad12)" "Net-(J1-Pad3)" "Net-(J1-Pad4)" "Net-(J1-Pad5)" "Net-(J1-Pad6)"
      "Net-(J1-Pad7)" "Net-(J1-Pad8)" "Net-(J1-Pad9)" "Net-(J2-Pad10)" "Net-(J2-Pad11)"
      "Net-(J2-Pad12)" "Net-(J2-Pad3)" "Net-(J2-Pad4)" "Net-(J2-Pad5)" "Net-(J2-Pad6)"
      "Net-(J2-Pad7)" "Net-(J2-Pad8)" "Net-(J2-Pad9)" "Net-(J3-Pad10)" "Net-(J3-Pad11)"
      "Net-(J3-Pad12)" "Net-(J3-Pad3)" "Net-(J3-Pad4)" "Net-(J3-Pad5)" "Net-(J3-Pad6)"
      "Net-(J3-Pad7)" "Net-(J3-Pad8)" "Net-(J3-Pad9)" "Net-(J4-Pad1)" "Net-(J5-Pad10)"
      "Net-(J5-Pad11)" "Net-(J5-Pad12)" "Net-(J5-Pad3)" "Net-(J5-Pad4)" "Net-(J5-Pad5)"
      "Net-(J5-Pad6)" "Net-(J5-Pad7)" "Net-(J5-Pad8)" "Net-(J5-Pad9)" "Net-(J6-Pad1)"
      "Net-(J6-Pad10)" "Net-(J6-Pad2)" "Net-(J6-Pad3)" "Net-(J6-Pad4)" "Net-(J6-Pad6)"
      "Net-(J6-Pad7)" "Net-(J6-Pad8)" "Net-(J6-Pad9)" "Net-(J7-Pad1)" "Net-(J7-Pad10)"
      "Net-(J7-Pad2)" "Net-(J7-Pad3)" "Net-(J7-Pad4)" "Net-(J7-Pad6)" "Net-(J7-Pad7)"
      "Net-(J7-Pad8)" "Net-(J7-Pad9)" "Net-(J8-Pad10)" "Net-(J8-Pad9)" "Net-(P1-Pad20)"
      "Net-(P1-Pad28)" "Net-(P1-Pad34)" "Net-(RN1-Pad2)" "Net-(RN1-Pad3)"
      "Net-(U1-Pad12)" "Net-(U1-Pad2)" "Net-(U1-Pad39)" "Net-(U1-Pad4)" "Net-(U1-Pad43)"
      "Net-(U1-Pad6)" "Net-(U1-Pad8)" "Net-(U22-Pad18)" "Net-(U22-Pad4)" "Net-(U22-Pad5)"
      "Net-(U22-Pad6)" "Net-(U23-Pad1)" "Net-(U23-Pad15)" "Net-(U23-Pad16)"
      "Net-(U23-Pad17)" "Net-(U23-Pad23)" "Net-(U23-Pad29)" "Net-(U23-Pad3)"
      "Net-(U23-Pad30)" "Net-(U23-Pad31)" "Net-(U23-Pad34)" "Net-(U23-Pad36)"
      "Net-(U23-Pad37)" "Net-(U23-Pad40)" "Net-(U23-Pad41)" "Net-(U23-Pad42)"
      "Net-(U23-Pad43)" "Net-(U4-Pad23)" "Net-(U5-Pad11)" "Net-(U5-Pad22)"
      "Net-(U5-Pad33)" "Net-(U5-Pad38)" "Net-(U6-Pad11)" "Net-(U6-Pad22)"
      "Net-(U6-Pad33)" "Net-(U6-Pad38)" "Net-(U7-Pad4)" "Net-(U8-Pad11)" "Net-(U8-Pad12)"
      "Net-(U8-Pad5)" "Net-(U8-Pad6)" "Net-(X1-Pad1)" "Net-(X2-Pad1)"
      (circuit
        (use_via Via[0-3]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class GND GND
      (circuit
        (use_via Via[0-3]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class VCC VCC
      (circuit
        (use_via Via[0-3]_600:400_um)
      )
      (rule
        (width 450)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
