# Read the design and libraries
read_liberty your_std_cell_lib.lib
read_verilog synthesized_design.v
read_sdc your_constraints.sdc

# Set the operating conditions
set_operating_conditions your_operating_conditions

# Perform timing analysis
report_checks -path_delay min_max -format full_clock_expanded -digits 4
