5 18 181 4 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (dly_assign1.1.vcd) 2 -o (dly_assign1.1.cdd) 2 -v (dly_assign1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 dly_assign1.1.v 1 28 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 11 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 1070007 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 3 107000a 1 0 0 0 1 17 0 1 0 0 1 0
4 1 5 8 1 0 0 1
4 2 11 8 1 0 0 2
3 1 main.$u0 "main.$u0" 0 dly_assign1.1.v 0 9 1
2 3 0 6 20002 1 1008 0 0 32 48 1 0
2 4 2c 6 10002 2 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 0 7 50008 1 21004 0 0 1 16 0 0
2 6 1 7 10001 0 1410 0 0 1 1 a
2 7 37 7 10008 1 16 5 6
2 8 1 8 120012 1 1018 0 0 1 1 c
2 9 1 8 f000f 2 100c 0 0 1 1 b
2 10 27 8 7000f 2 1008 9 0 1 18 0 1 0 0 0 0
2 11 56 8 50012 2 1020 8 10 1 18 0 1 0 0 0 0
2 12 1 8 10001 0 1410 0 0 1 1 a
2 13 55 8 10012 2 12 11 12
4 4 6 1 11 7 0 4
4 7 7 1 0 13 13 4
4 13 8 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 dly_assign1.1.v 0 17 1
2 14 0 12 50008 1 21004 0 0 1 16 0 0
2 15 1 12 10001 0 1410 0 0 1 1 b
2 16 37 12 10008 1 16 14 15
2 17 0 13 50008 1 21008 0 0 1 16 1 0
2 18 1 13 10001 0 1410 0 0 1 1 c
2 19 37 13 10008 1 1a 17 18
2 20 0 14 20003 1 1008 0 0 32 48 a 0
2 21 2c 14 10003 2 900a 20 0 32 18 0 ffffffff 0 0 0 0
2 22 0 15 50008 1 21008 0 0 1 16 1 0
2 23 1 15 10001 0 1410 0 0 1 1 b
2 24 37 15 10008 1 1a 22 23
2 25 0 16 50008 1 21004 0 0 1 16 0 0
2 26 1 16 10001 0 1410 0 0 1 1 c
2 27 37 16 10008 1 16 25 26
4 16 12 1 11 19 19 16
4 19 13 1 0 21 21 16
4 21 14 1 0 24 0 16
4 24 15 1 0 27 27 16
4 27 16 1 0 0 0 16
3 1 main.$u2 "main.$u2" 0 dly_assign1.1.v 0 26 1
