

================================================================
== Vitis HLS Report for 'covariance'
================================================================
* Date:           Sun Jun 23 03:30:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        covariances
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.182 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
    +---------+---------+-----------+----------+-------+-------+---------+
    |    12005|    43749|  60.025 us|  0.219 ms|  12006|  43750|       no|
    +---------+---------+-----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_2  |     5856|    37600|  183 ~ 1175|          -|          -|    32|        no|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:21]   --->   Operation 7 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @covariance_Pipeline_VITIS_LOOP_10_1, i32 %data"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln24 = store i6 0, i6 %j" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 10 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln21 = store i11 0, i11 %ii" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:21]   --->   Operation 11 'store' 'store_ln21' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:8]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cov, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cov"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @covariance_Pipeline_VITIS_LOOP_10_1, i32 %data"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_24_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:22]   --->   Operation 18 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.30>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i6 %j" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:22]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i6 %i" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:22]   --->   Operation 20 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.84ns)   --->   "%icmp_ln22 = icmp_eq  i6 %i, i6 32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:22]   --->   Operation 21 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.84ns)   --->   "%add_ln22 = add i6 %i, i6 1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:22]   --->   Operation 22 'add' 'add_ln22' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %VITIS_LOOP_24_3.split, void %for.end58" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:22]   --->   Operation 23 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i6 %i" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:22]   --->   Operation 24 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%data_addr_32 = getelementptr i32 %data, i64 0, i64 %zext_ln22" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 25 'getelementptr' 'data_addr_32' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (1.29ns)   --->   "%data_load_32 = load i10 %data_addr_32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 26 'load' 'data_load_32' <Predicate = (!icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln24 = store i6 %add_ln22, i6 %j" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 27 'store' 'store_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.46>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:36]   --->   Operation 28 'ret' 'ret_ln36' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 29 [1/2] (1.29ns)   --->   "%data_load_32 = load i10 %data_addr_32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 29 'load' 'data_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%ii_load = load i11 %ii" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:22]   --->   Operation 30 'load' 'ii_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i11 %ii_load" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:22]   --->   Operation 31 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %data_load_32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 32 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (1.76ns)   --->   "%call_ln22 = call void @covariance_Pipeline_VITIS_LOOP_24_3, i5 %trunc_ln22, i11 %ii_load, i32 %data, i32 %bitcast_ln28, i5 %trunc_ln22, i5 %trunc_ln22, i5 %trunc_ln22, i10 %trunc_ln22_1, i32 %cov" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:22]   --->   Operation 33 'call' 'call_ln22' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 34 [1/1] (0.96ns)   --->   "%add_ln34 = add i11 %ii_load, i11 32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:34]   --->   Operation 34 'add' 'add_ln34' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln21 = store i11 %add_ln34, i11 %ii" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:21]   --->   Operation 35 'store' 'store_ln21' <Predicate = true> <Delay = 0.46>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:23]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:22]   --->   Operation 37 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln22 = call void @covariance_Pipeline_VITIS_LOOP_24_3, i5 %trunc_ln22, i11 %ii_load, i32 %data, i32 %bitcast_ln28, i5 %trunc_ln22, i5 %trunc_ln22, i5 %trunc_ln22, i10 %trunc_ln22_1, i32 %cov" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:22]   --->   Operation 38 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_24_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:22]   --->   Operation 39 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 6 bit ('j', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln24', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24) of constant 0 on local variable 'j', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24 [11]  (0.460 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.300ns
The critical path consists of the following:
	'load' operation 6 bit ('i', HLS-benchmarks/C-Slow/covariance/covariance.cpp:22) on local variable 'j', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', HLS-benchmarks/C-Slow/covariance/covariance.cpp:22) [17]  (0.840 ns)
	'store' operation 0 bit ('store_ln24', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24) of variable 'add_ln22', HLS-benchmarks/C-Slow/covariance/covariance.cpp:22 on local variable 'j', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24 [31]  (0.460 ns)

 <State 4>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('data_load_32', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) on array 'data' [27]  (1.297 ns)

 <State 5>: 1.760ns
The critical path consists of the following:
	'load' operation 11 bit ('ii_load', HLS-benchmarks/C-Slow/covariance/covariance.cpp:22) on local variable 'ii', HLS-benchmarks/C-Slow/covariance/covariance.cpp:21 [21]  (0.000 ns)
	'call' operation 0 bit ('call_ln22', HLS-benchmarks/C-Slow/covariance/covariance.cpp:22) to 'covariance_Pipeline_VITIS_LOOP_24_3' [29]  (1.760 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
