
*** Running vivado
    with args -log design_1_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lmb_bram_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_lmb_bram_0.tcl -notrace
Command: synth_design -top design_1_lmb_bram_0 -part xc7vx690tffg1761-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 451.355 ; gain = 102.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [f:/FPGA/project/Vivado/FAST_2.0/image_process.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 256 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388006 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'f:/FPGA/project/Vivado/FAST_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [f:/FPGA/project/Vivado/FAST_2.0/image_process.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (11#1) [f:/FPGA/project/Vivado/FAST_2.0/image_process.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:80]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[462]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[461]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[460]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[459]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[458]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[457]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[456]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[455]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[454]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[453]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[452]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[451]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[450]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[449]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[448]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[447]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[446]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[445]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[444]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[443]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[442]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[441]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[440]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[439]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[438]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[437]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[436]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:08 ; elapsed = 00:03:11 . Memory (MB): peak = 847.598 ; gain = 498.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:09 ; elapsed = 00:03:12 . Memory (MB): peak = 847.598 ; gain = 498.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:09 ; elapsed = 00:03:12 . Memory (MB): peak = 847.598 ; gain = 498.883
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FPGA/project/Vivado/FAST_2.0/image_process.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [f:/FPGA/project/Vivado/FAST_2.0/image_process.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0_ooc.xdc] for cell 'U0'
Parsing XDC File [F:/FPGA/project/Vivado/FAST_2.0/image_process.runs/design_1_lmb_bram_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FPGA/project/Vivado/FAST_2.0/image_process.runs/design_1_lmb_bram_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1187.281 ; gain = 1.387
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:28 ; elapsed = 00:03:35 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:28 ; elapsed = 00:03:35 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  F:/FPGA/project/Vivado/FAST_2.0/image_process.runs/design_1_lmb_bram_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:28 ; elapsed = 00:03:35 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:33 ; elapsed = 00:03:40 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 256   
+---Registers : 
	                5 Bit    Registers := 256   
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1024  
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:37 ; elapsed = 00:03:44 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:44 ; elapsed = 00:03:52 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:44 ; elapsed = 00:03:53 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:45 ; elapsed = 00:03:54 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:46 ; elapsed = 00:03:55 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:46 ; elapsed = 00:03:55 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:47 ; elapsed = 00:03:55 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:47 ; elapsed = 00:03:56 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:47 ; elapsed = 00:03:56 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:47 ; elapsed = 00:03:56 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 256   | NO           | NO                 | YES               | 256    | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |   512|
|2     |LUT3       |     6|
|3     |LUT4       |   512|
|4     |LUT6       |   114|
|5     |RAMB36E1   |   128|
|6     |RAMB36E1_1 |   128|
|7     |SRL16E     |   256|
|8     |FDRE       |  1284|
|9     |FDSE       |   256|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+-------------------------------------------+------+
|      |Instance                                                      |Module                                     |Cells |
+------+--------------------------------------------------------------+-------------------------------------------+------+
|1     |top                                                           |                                           |  3196|
|2     |  U0                                                          |blk_mem_gen_v8_4_1                         |  3196|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_1_synth                   |  3196|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                            |  3196|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr                   |  2940|
|6     |          \has_mux_a.A                                        |blk_mem_gen_mux                            |    36|
|7     |          \has_mux_b.B                                        |blk_mem_gen_mux__parameterized0            |    36|
|8     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                     |    22|
|9     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper                   |     6|
|10    |          \ramloop[100].ram.r                                 |blk_mem_gen_prim_width__parameterized99    |    22|
|11    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized99  |     6|
|12    |          \ramloop[101].ram.r                                 |blk_mem_gen_prim_width__parameterized100   |    22|
|13    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized100 |     6|
|14    |          \ramloop[102].ram.r                                 |blk_mem_gen_prim_width__parameterized101   |    22|
|15    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized101 |     6|
|16    |          \ramloop[103].ram.r                                 |blk_mem_gen_prim_width__parameterized102   |    22|
|17    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized102 |     6|
|18    |          \ramloop[104].ram.r                                 |blk_mem_gen_prim_width__parameterized103   |    22|
|19    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized103 |     6|
|20    |          \ramloop[105].ram.r                                 |blk_mem_gen_prim_width__parameterized104   |    22|
|21    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized104 |     6|
|22    |          \ramloop[106].ram.r                                 |blk_mem_gen_prim_width__parameterized105   |    22|
|23    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized105 |     6|
|24    |          \ramloop[107].ram.r                                 |blk_mem_gen_prim_width__parameterized106   |    22|
|25    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized106 |     6|
|26    |          \ramloop[108].ram.r                                 |blk_mem_gen_prim_width__parameterized107   |    22|
|27    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized107 |     6|
|28    |          \ramloop[109].ram.r                                 |blk_mem_gen_prim_width__parameterized108   |    22|
|29    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized108 |     6|
|30    |          \ramloop[10].ram.r                                  |blk_mem_gen_prim_width__parameterized9     |    22|
|31    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized9   |     6|
|32    |          \ramloop[110].ram.r                                 |blk_mem_gen_prim_width__parameterized109   |    22|
|33    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized109 |     6|
|34    |          \ramloop[111].ram.r                                 |blk_mem_gen_prim_width__parameterized110   |    22|
|35    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized110 |     6|
|36    |          \ramloop[112].ram.r                                 |blk_mem_gen_prim_width__parameterized111   |    22|
|37    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized111 |     6|
|38    |          \ramloop[113].ram.r                                 |blk_mem_gen_prim_width__parameterized112   |    22|
|39    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized112 |     6|
|40    |          \ramloop[114].ram.r                                 |blk_mem_gen_prim_width__parameterized113   |    22|
|41    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized113 |     6|
|42    |          \ramloop[115].ram.r                                 |blk_mem_gen_prim_width__parameterized114   |    22|
|43    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized114 |     6|
|44    |          \ramloop[116].ram.r                                 |blk_mem_gen_prim_width__parameterized115   |    22|
|45    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized115 |     6|
|46    |          \ramloop[117].ram.r                                 |blk_mem_gen_prim_width__parameterized116   |    22|
|47    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized116 |     6|
|48    |          \ramloop[118].ram.r                                 |blk_mem_gen_prim_width__parameterized117   |    22|
|49    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized117 |     6|
|50    |          \ramloop[119].ram.r                                 |blk_mem_gen_prim_width__parameterized118   |    22|
|51    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized118 |     6|
|52    |          \ramloop[11].ram.r                                  |blk_mem_gen_prim_width__parameterized10    |    22|
|53    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized10  |     6|
|54    |          \ramloop[120].ram.r                                 |blk_mem_gen_prim_width__parameterized119   |    22|
|55    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized119 |     6|
|56    |          \ramloop[121].ram.r                                 |blk_mem_gen_prim_width__parameterized120   |    22|
|57    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized120 |     6|
|58    |          \ramloop[122].ram.r                                 |blk_mem_gen_prim_width__parameterized121   |    22|
|59    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized121 |     6|
|60    |          \ramloop[123].ram.r                                 |blk_mem_gen_prim_width__parameterized122   |    22|
|61    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized122 |     6|
|62    |          \ramloop[124].ram.r                                 |blk_mem_gen_prim_width__parameterized123   |    22|
|63    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized123 |     6|
|64    |          \ramloop[125].ram.r                                 |blk_mem_gen_prim_width__parameterized124   |    22|
|65    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized124 |     6|
|66    |          \ramloop[126].ram.r                                 |blk_mem_gen_prim_width__parameterized125   |    22|
|67    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized125 |     6|
|68    |          \ramloop[127].ram.r                                 |blk_mem_gen_prim_width__parameterized126   |    22|
|69    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized126 |     6|
|70    |          \ramloop[12].ram.r                                  |blk_mem_gen_prim_width__parameterized11    |    22|
|71    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized11  |     6|
|72    |          \ramloop[13].ram.r                                  |blk_mem_gen_prim_width__parameterized12    |    22|
|73    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized12  |     6|
|74    |          \ramloop[14].ram.r                                  |blk_mem_gen_prim_width__parameterized13    |    22|
|75    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized13  |     6|
|76    |          \ramloop[15].ram.r                                  |blk_mem_gen_prim_width__parameterized14    |    22|
|77    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized14  |     6|
|78    |          \ramloop[16].ram.r                                  |blk_mem_gen_prim_width__parameterized15    |    22|
|79    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized15  |     6|
|80    |          \ramloop[17].ram.r                                  |blk_mem_gen_prim_width__parameterized16    |    22|
|81    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized16  |     6|
|82    |          \ramloop[18].ram.r                                  |blk_mem_gen_prim_width__parameterized17    |    22|
|83    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized17  |     6|
|84    |          \ramloop[19].ram.r                                  |blk_mem_gen_prim_width__parameterized18    |    22|
|85    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized18  |     6|
|86    |          \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0     |    22|
|87    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized0   |     6|
|88    |          \ramloop[20].ram.r                                  |blk_mem_gen_prim_width__parameterized19    |    22|
|89    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized19  |     6|
|90    |          \ramloop[21].ram.r                                  |blk_mem_gen_prim_width__parameterized20    |    22|
|91    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized20  |     6|
|92    |          \ramloop[22].ram.r                                  |blk_mem_gen_prim_width__parameterized21    |    22|
|93    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized21  |     6|
|94    |          \ramloop[23].ram.r                                  |blk_mem_gen_prim_width__parameterized22    |    22|
|95    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized22  |     6|
|96    |          \ramloop[24].ram.r                                  |blk_mem_gen_prim_width__parameterized23    |    22|
|97    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized23  |     6|
|98    |          \ramloop[25].ram.r                                  |blk_mem_gen_prim_width__parameterized24    |    22|
|99    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized24  |     6|
|100   |          \ramloop[26].ram.r                                  |blk_mem_gen_prim_width__parameterized25    |    22|
|101   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized25  |     6|
|102   |          \ramloop[27].ram.r                                  |blk_mem_gen_prim_width__parameterized26    |    22|
|103   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized26  |     6|
|104   |          \ramloop[28].ram.r                                  |blk_mem_gen_prim_width__parameterized27    |    22|
|105   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized27  |     6|
|106   |          \ramloop[29].ram.r                                  |blk_mem_gen_prim_width__parameterized28    |    22|
|107   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized28  |     6|
|108   |          \ramloop[2].ram.r                                   |blk_mem_gen_prim_width__parameterized1     |    22|
|109   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized1   |     6|
|110   |          \ramloop[30].ram.r                                  |blk_mem_gen_prim_width__parameterized29    |    22|
|111   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized29  |     6|
|112   |          \ramloop[31].ram.r                                  |blk_mem_gen_prim_width__parameterized30    |    22|
|113   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized30  |     6|
|114   |          \ramloop[32].ram.r                                  |blk_mem_gen_prim_width__parameterized31    |    22|
|115   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized31  |     6|
|116   |          \ramloop[33].ram.r                                  |blk_mem_gen_prim_width__parameterized32    |    22|
|117   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized32  |     6|
|118   |          \ramloop[34].ram.r                                  |blk_mem_gen_prim_width__parameterized33    |    22|
|119   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized33  |     6|
|120   |          \ramloop[35].ram.r                                  |blk_mem_gen_prim_width__parameterized34    |    22|
|121   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized34  |     6|
|122   |          \ramloop[36].ram.r                                  |blk_mem_gen_prim_width__parameterized35    |    22|
|123   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized35  |     6|
|124   |          \ramloop[37].ram.r                                  |blk_mem_gen_prim_width__parameterized36    |    22|
|125   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized36  |     6|
|126   |          \ramloop[38].ram.r                                  |blk_mem_gen_prim_width__parameterized37    |    22|
|127   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized37  |     6|
|128   |          \ramloop[39].ram.r                                  |blk_mem_gen_prim_width__parameterized38    |    22|
|129   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized38  |     6|
|130   |          \ramloop[3].ram.r                                   |blk_mem_gen_prim_width__parameterized2     |    22|
|131   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized2   |     6|
|132   |          \ramloop[40].ram.r                                  |blk_mem_gen_prim_width__parameterized39    |    22|
|133   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized39  |     6|
|134   |          \ramloop[41].ram.r                                  |blk_mem_gen_prim_width__parameterized40    |    22|
|135   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized40  |     6|
|136   |          \ramloop[42].ram.r                                  |blk_mem_gen_prim_width__parameterized41    |    22|
|137   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized41  |     6|
|138   |          \ramloop[43].ram.r                                  |blk_mem_gen_prim_width__parameterized42    |    22|
|139   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized42  |     6|
|140   |          \ramloop[44].ram.r                                  |blk_mem_gen_prim_width__parameterized43    |    22|
|141   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized43  |     6|
|142   |          \ramloop[45].ram.r                                  |blk_mem_gen_prim_width__parameterized44    |    22|
|143   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized44  |     6|
|144   |          \ramloop[46].ram.r                                  |blk_mem_gen_prim_width__parameterized45    |    22|
|145   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized45  |     6|
|146   |          \ramloop[47].ram.r                                  |blk_mem_gen_prim_width__parameterized46    |    22|
|147   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized46  |     6|
|148   |          \ramloop[48].ram.r                                  |blk_mem_gen_prim_width__parameterized47    |    22|
|149   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized47  |     6|
|150   |          \ramloop[49].ram.r                                  |blk_mem_gen_prim_width__parameterized48    |    22|
|151   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized48  |     6|
|152   |          \ramloop[4].ram.r                                   |blk_mem_gen_prim_width__parameterized3     |    22|
|153   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized3   |     6|
|154   |          \ramloop[50].ram.r                                  |blk_mem_gen_prim_width__parameterized49    |    22|
|155   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized49  |     6|
|156   |          \ramloop[51].ram.r                                  |blk_mem_gen_prim_width__parameterized50    |    22|
|157   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized50  |     6|
|158   |          \ramloop[52].ram.r                                  |blk_mem_gen_prim_width__parameterized51    |    22|
|159   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized51  |     6|
|160   |          \ramloop[53].ram.r                                  |blk_mem_gen_prim_width__parameterized52    |    22|
|161   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized52  |     6|
|162   |          \ramloop[54].ram.r                                  |blk_mem_gen_prim_width__parameterized53    |    22|
|163   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized53  |     6|
|164   |          \ramloop[55].ram.r                                  |blk_mem_gen_prim_width__parameterized54    |    22|
|165   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized54  |     6|
|166   |          \ramloop[56].ram.r                                  |blk_mem_gen_prim_width__parameterized55    |    22|
|167   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized55  |     6|
|168   |          \ramloop[57].ram.r                                  |blk_mem_gen_prim_width__parameterized56    |    22|
|169   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized56  |     6|
|170   |          \ramloop[58].ram.r                                  |blk_mem_gen_prim_width__parameterized57    |    22|
|171   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized57  |     6|
|172   |          \ramloop[59].ram.r                                  |blk_mem_gen_prim_width__parameterized58    |    22|
|173   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized58  |     6|
|174   |          \ramloop[5].ram.r                                   |blk_mem_gen_prim_width__parameterized4     |    22|
|175   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized4   |     6|
|176   |          \ramloop[60].ram.r                                  |blk_mem_gen_prim_width__parameterized59    |    22|
|177   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized59  |     6|
|178   |          \ramloop[61].ram.r                                  |blk_mem_gen_prim_width__parameterized60    |    22|
|179   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized60  |     6|
|180   |          \ramloop[62].ram.r                                  |blk_mem_gen_prim_width__parameterized61    |    22|
|181   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized61  |     6|
|182   |          \ramloop[63].ram.r                                  |blk_mem_gen_prim_width__parameterized62    |    22|
|183   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized62  |     6|
|184   |          \ramloop[64].ram.r                                  |blk_mem_gen_prim_width__parameterized63    |    22|
|185   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized63  |     6|
|186   |          \ramloop[65].ram.r                                  |blk_mem_gen_prim_width__parameterized64    |    22|
|187   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized64  |     6|
|188   |          \ramloop[66].ram.r                                  |blk_mem_gen_prim_width__parameterized65    |    22|
|189   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized65  |     6|
|190   |          \ramloop[67].ram.r                                  |blk_mem_gen_prim_width__parameterized66    |    22|
|191   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized66  |     6|
|192   |          \ramloop[68].ram.r                                  |blk_mem_gen_prim_width__parameterized67    |    22|
|193   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized67  |     6|
|194   |          \ramloop[69].ram.r                                  |blk_mem_gen_prim_width__parameterized68    |    22|
|195   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized68  |     6|
|196   |          \ramloop[6].ram.r                                   |blk_mem_gen_prim_width__parameterized5     |    22|
|197   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized5   |     6|
|198   |          \ramloop[70].ram.r                                  |blk_mem_gen_prim_width__parameterized69    |    22|
|199   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized69  |     6|
|200   |          \ramloop[71].ram.r                                  |blk_mem_gen_prim_width__parameterized70    |    22|
|201   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized70  |     6|
|202   |          \ramloop[72].ram.r                                  |blk_mem_gen_prim_width__parameterized71    |    22|
|203   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized71  |     6|
|204   |          \ramloop[73].ram.r                                  |blk_mem_gen_prim_width__parameterized72    |    22|
|205   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized72  |     6|
|206   |          \ramloop[74].ram.r                                  |blk_mem_gen_prim_width__parameterized73    |    22|
|207   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized73  |     6|
|208   |          \ramloop[75].ram.r                                  |blk_mem_gen_prim_width__parameterized74    |    22|
|209   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized74  |     6|
|210   |          \ramloop[76].ram.r                                  |blk_mem_gen_prim_width__parameterized75    |    22|
|211   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized75  |     6|
|212   |          \ramloop[77].ram.r                                  |blk_mem_gen_prim_width__parameterized76    |    22|
|213   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized76  |     6|
|214   |          \ramloop[78].ram.r                                  |blk_mem_gen_prim_width__parameterized77    |    22|
|215   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized77  |     6|
|216   |          \ramloop[79].ram.r                                  |blk_mem_gen_prim_width__parameterized78    |    22|
|217   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized78  |     6|
|218   |          \ramloop[7].ram.r                                   |blk_mem_gen_prim_width__parameterized6     |    22|
|219   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized6   |     6|
|220   |          \ramloop[80].ram.r                                  |blk_mem_gen_prim_width__parameterized79    |    22|
|221   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized79  |     6|
|222   |          \ramloop[81].ram.r                                  |blk_mem_gen_prim_width__parameterized80    |    22|
|223   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized80  |     6|
|224   |          \ramloop[82].ram.r                                  |blk_mem_gen_prim_width__parameterized81    |    22|
|225   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized81  |     6|
|226   |          \ramloop[83].ram.r                                  |blk_mem_gen_prim_width__parameterized82    |    22|
|227   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized82  |     6|
|228   |          \ramloop[84].ram.r                                  |blk_mem_gen_prim_width__parameterized83    |    22|
|229   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized83  |     6|
|230   |          \ramloop[85].ram.r                                  |blk_mem_gen_prim_width__parameterized84    |    22|
|231   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized84  |     6|
|232   |          \ramloop[86].ram.r                                  |blk_mem_gen_prim_width__parameterized85    |    22|
|233   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized85  |     6|
|234   |          \ramloop[87].ram.r                                  |blk_mem_gen_prim_width__parameterized86    |    22|
|235   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized86  |     6|
|236   |          \ramloop[88].ram.r                                  |blk_mem_gen_prim_width__parameterized87    |    22|
|237   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized87  |     6|
|238   |          \ramloop[89].ram.r                                  |blk_mem_gen_prim_width__parameterized88    |    22|
|239   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized88  |     6|
|240   |          \ramloop[8].ram.r                                   |blk_mem_gen_prim_width__parameterized7     |    22|
|241   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized7   |     6|
|242   |          \ramloop[90].ram.r                                  |blk_mem_gen_prim_width__parameterized89    |    22|
|243   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized89  |     6|
|244   |          \ramloop[91].ram.r                                  |blk_mem_gen_prim_width__parameterized90    |    22|
|245   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized90  |     6|
|246   |          \ramloop[92].ram.r                                  |blk_mem_gen_prim_width__parameterized91    |    22|
|247   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized91  |     6|
|248   |          \ramloop[93].ram.r                                  |blk_mem_gen_prim_width__parameterized92    |    22|
|249   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized92  |     6|
|250   |          \ramloop[94].ram.r                                  |blk_mem_gen_prim_width__parameterized93    |    22|
|251   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized93  |     6|
|252   |          \ramloop[95].ram.r                                  |blk_mem_gen_prim_width__parameterized94    |    22|
|253   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized94  |     6|
|254   |          \ramloop[96].ram.r                                  |blk_mem_gen_prim_width__parameterized95    |    22|
|255   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized95  |     6|
|256   |          \ramloop[97].ram.r                                  |blk_mem_gen_prim_width__parameterized96    |    22|
|257   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized96  |     6|
|258   |          \ramloop[98].ram.r                                  |blk_mem_gen_prim_width__parameterized97    |    22|
|259   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized97  |     6|
|260   |          \ramloop[99].ram.r                                  |blk_mem_gen_prim_width__parameterized98    |    22|
|261   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized98  |     6|
|262   |          \ramloop[9].ram.r                                   |blk_mem_gen_prim_width__parameterized8     |    22|
|263   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized8   |     6|
+------+--------------------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:47 ; elapsed = 00:03:56 . Memory (MB): peak = 1187.281 ; gain = 838.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2278 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:03:36 . Memory (MB): peak = 1187.281 ; gain = 498.883
Synthesis Optimization Complete : Time (s): cpu = 00:03:47 ; elapsed = 00:03:56 . Memory (MB): peak = 1187.281 ; gain = 838.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:53 ; elapsed = 00:04:01 . Memory (MB): peak = 1187.281 ; gain = 850.039
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/project/Vivado/FAST_2.0/image_process.runs/design_1_lmb_bram_0_synth_1/design_1_lmb_bram_0.dcp' has been generated.
