Project Information                c:\max2work\nano pulse\pulse_picker_div.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 11/19/2012 10:46:07

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


PULSE_PICKER_DIV


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

pulse_picker_div
      EPM7032SLC44-5       2        2        0      26      0           81 %

User Pins:                 2        2        0  



Project Information                c:\max2work\nano pulse\pulse_picker_div.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'PD_CLK_IN' chosen for auto global Clock


Project Information                c:\max2work\nano pulse\pulse_picker_div.rpt

** FILE HIERARCHY **



|lpm_add_sub:210|
|lpm_add_sub:210|addcore:adder|
|lpm_add_sub:210|addcore:adder|addcore:adder1|
|lpm_add_sub:210|addcore:adder|addcore:adder0|
|lpm_add_sub:210|altshift:result_ext_latency_ffs|
|lpm_add_sub:210|altshift:carry_ext_latency_ffs|
|lpm_add_sub:210|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:540|
|lpm_add_sub:540|addcore:adder|
|lpm_add_sub:540|addcore:adder|addcore:adder0|
|lpm_add_sub:540|altshift:result_ext_latency_ffs|
|lpm_add_sub:540|altshift:carry_ext_latency_ffs|
|lpm_add_sub:540|altshift:oflow_ext_latency_ffs|


Device-Specific Information:       c:\max2work\nano pulse\pulse_picker_div.rpt
pulse_picker_div

***** Logic for device 'pulse_picker_div' compiled without errors.




Device: EPM7032SLC44-5

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff

                                    P           
               R                    D        R  
               E  C                 _        E  
               S  L                 C        S  
               E  K                 L        E  
               R  _  G              K        R  
               V  O  A  V  G  G  G  _  G     V  
               E  U  T  C  N  N  N  I  N  C  E  
               D  T  E  C  D  D  D  N  D  P  D  
             -----------------------------------_ 
           /   6  5  4  3  2  1 44 43 42 41 40   | 
     #TDI |  7                                39 | RESERVED 
 RESERVED |  8                                38 | #TDO 
 RESERVED |  9                                37 | RESERVED 
      GND | 10                                36 | RESERVED 
 RESERVED | 11                                35 | VCC 
 RESERVED | 12         EPM7032SLC44-5         34 | RESERVED 
     #TMS | 13                                33 | RESERVED 
 RESERVED | 14                                32 | #TCK 
      VCC | 15                                31 | RESERVED 
 RESERVED | 16                                30 | GND 
 RESERVED | 17                                29 | RESERVED 
          |_  18 19 20 21 22 23 24 25 26 27 28  _| 
            ------------------------------------ 
               R  R  R  R  G  V  R  R  R  R  R  
               E  E  E  E  N  C  E  E  E  E  E  
               S  S  S  S  D  C  S  S  S  S  S  
               E  E  E  E        E  E  E  E  E  
               R  R  R  R        R  R  R  R  R  
               V  V  V  V        V  V  V  V  V  
               E  E  E  E        E  E  E  E  E  
               D  D  D  D        D  D  D  D  D  
                                                


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:       c:\max2work\nano pulse\pulse_picker_div.rpt
pulse_picker_div

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    10/16( 62%)   4/16( 25%)   0/16(  0%)  11/36( 30%) 
B:    LC17 - LC32    16/16(100%)   3/16( 18%)   0/16(  0%)  22/36( 61%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                             7/32     ( 21%)
Total logic cells used:                         26/32     ( 81%)
Total shareable expanders used:                  0/32     (  0%)
Total Turbo logic cells used:                   26/32     ( 81%)
Total shareable expanders not available (n/a):   0/32     (  0%)
Average fan-in:                                  10.03
Total fan-in:                                   261

Total input pins required:                       2
Total fast input logic cells required:           0
Total output pins required:                      2
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     26
Total flipflops required:                       17
Total product terms required:                   59
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         0/  32   (  0%)



Device-Specific Information:       c:\max2work\nano pulse\pulse_picker_div.rpt
pulse_picker_div

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   4    (1)  (A)      INPUT               0      0   0    0    0    1   13  GATE
  43      -   -       INPUT  G            0      0   0    0    0    0    0  PD_CLK_IN


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:       c:\max2work\nano pulse\pulse_picker_div.rpt
pulse_picker_div

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   5      2    A     OUTPUT      t        0      0   0    0    2    0    0  CLK_OUT
  41     17    B         FF   +  t        0      0   0    1   13    0    3  CP (:18)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:       c:\max2work\nano pulse\pulse_picker_div.rpt
pulse_picker_div

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (14)    10    A       SOFT      t        0      0   0    0    4    0    1  |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node3
 (17)    12    A       SOFT      t        0      0   0    0    5    0    1  |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node4
 (18)    13    A       SOFT      t        0      0   0    0    6    0    1  |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node5
 (27)    29    B       SOFT      t        0      0   0    0    7    0    1  |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node6
 (26)    30    B       SOFT      t        0      0   0    0    8    0    1  |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node7
 (25)    31    B       SOFT      t        0      0   0    0    9    0    1  |LPM_ADD_SUB:210|addcore:adder|addcore:adder1|result_node0
 (24)    32    B       SOFT      t        0      0   0    0   12    0    1  |LPM_ADD_SUB:210|addcore:adder|addcore:adder1|result_node3
 (36)    22    B       SOFT      t        0      0   0    0   13    0    1  |LPM_ADD_SUB:210|addcore:adder|addcore:adder1|result_node4
 (34)    23    B       DFFE   +  t        0      0   0    1   14    1    9  tmp112 (:5)
 (33)    24    B       DFFE   +  t        0      0   0    1   14    1   10  tmp111 (:6)
 (28)    28    B       TFFE   +  t        0      0   0    1   10    1   10  tmp110 (:7)
 (29)    27    B       TFFE   +  t        0      0   0    1    9    1   11  tmp19 (:8)
 (31)    26    B       DFFE   +  t        0      0   0    1   14    1   13  tmp18 (:9)
 (32)    25    B       DFFE   +  t        0      0   0    1   14    1   14  tmp17 (:10)
 (37)    21    B       DFFE   +  t        0      0   0    1   14    1   15  tmp16 (:11)
 (40)    18    B       DFFE   +  t        0      0   0    1   14    1   16  tmp15 (:12)
 (39)    19    B       DFFE   +  t        0      0   0    1   14    1   17  tmp14 (:13)
 (38)    20    B       DFFE   +  t        0      0   0    1   14    1   18  tmp13 (:14)
  (7)     4    A       TFFE   +  t        0      0   0    1    2    1   18  tmp12 (:15)
  (8)     5    A       TFFE   +  t        0      0   0    1    1    1   19  tmp11 (:16)
  (9)     6    A       TFFE   +  t        0      0   0    1    0    1   20  tmp10 (:17)
 (11)     7    A       TFFE   +  t        0      0   0    0    3    1    1  tmp22 (:19)
 (12)     8    A       TFFE   +  t        0      0   0    0    2    1    2  tmp21 (:20)
 (13)     9    A       TFFE   +  t        0      0   0    0    4    0    3  tmp20 (:21)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:       c:\max2work\nano pulse\pulse_picker_div.rpt
pulse_picker_div

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                             Logic cells placed in LAB 'A'
        +------------------- LC2 CLK_OUT
        | +----------------- LC10 |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node3
        | | +--------------- LC12 |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node4
        | | | +------------- LC13 |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node5
        | | | | +----------- LC4 tmp12
        | | | | | +--------- LC5 tmp11
        | | | | | | +------- LC6 tmp10
        | | | | | | | +----- LC7 tmp22
        | | | | | | | | +--- LC8 tmp21
        | | | | | | | | | +- LC9 tmp20
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | A B |     Logic cells that feed LAB 'A':
LC4  -> - * * * * - - - - - | * * | <-- tmp12
LC5  -> - * * * * * - - - - | * * | <-- tmp11
LC6  -> - * * * * * * - - - | * * | <-- tmp10
LC7  -> * - - - - - - * - * | * - | <-- tmp22
LC8  -> * - - - - - - * * * | * - | <-- tmp21
LC9  -> - - - - - - - * * * | * - | <-- tmp20

Pin
4    -> - - - - * * * - - - | * * | <-- GATE
43   -> - - - - - - - - - - | - - | <-- PD_CLK_IN
LC17 -> - - - - - - - * * * | * - | <-- CP
LC18 -> - - - * - - - - - - | * * | <-- tmp15
LC19 -> - - * * - - - - - - | * * | <-- tmp14
LC20 -> - * * * - - - - - - | * * | <-- tmp13


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:       c:\max2work\nano pulse\pulse_picker_div.rpt
pulse_picker_div

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC17 CP
        | +----------------------------- LC29 |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node6
        | | +--------------------------- LC30 |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node7
        | | | +------------------------- LC31 |LPM_ADD_SUB:210|addcore:adder|addcore:adder1|result_node0
        | | | | +----------------------- LC32 |LPM_ADD_SUB:210|addcore:adder|addcore:adder1|result_node3
        | | | | | +--------------------- LC22 |LPM_ADD_SUB:210|addcore:adder|addcore:adder1|result_node4
        | | | | | | +------------------- LC23 tmp112
        | | | | | | | +----------------- LC24 tmp111
        | | | | | | | | +--------------- LC28 tmp110
        | | | | | | | | | +------------- LC27 tmp19
        | | | | | | | | | | +----------- LC26 tmp18
        | | | | | | | | | | | +--------- LC25 tmp17
        | | | | | | | | | | | | +------- LC21 tmp16
        | | | | | | | | | | | | | +----- LC18 tmp15
        | | | | | | | | | | | | | | +--- LC19 tmp14
        | | | | | | | | | | | | | | | +- LC20 tmp13
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':
LC29 -> - - - - - - - - - - - - * - - - | - * | <-- |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node6
LC30 -> - - - - - - - - - - - * - - - - | - * | <-- |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node7
LC31 -> - - - - - - - - - - * - - - - - | - * | <-- |LPM_ADD_SUB:210|addcore:adder|addcore:adder1|result_node0
LC32 -> - - - - - - - * - - - - - - - - | - * | <-- |LPM_ADD_SUB:210|addcore:adder|addcore:adder1|result_node3
LC22 -> - - - - - - * - - - - - - - - - | - * | <-- |LPM_ADD_SUB:210|addcore:adder|addcore:adder1|result_node4
LC23 -> * - - - - * * * - - * * * * * * | - * | <-- tmp112
LC24 -> * - - - * * * * - - * * * * * * | - * | <-- tmp111
LC28 -> * - - - * * * * * - * * * * * * | - * | <-- tmp110
LC27 -> * - - - * * * * * * * * * * * * | - * | <-- tmp19
LC26 -> * - - * * * * * * * * * * * * * | - * | <-- tmp18
LC25 -> * - * * * * * * * * * * * * * * | - * | <-- tmp17
LC21 -> * * * * * * * * * * * * * * * * | - * | <-- tmp16
LC18 -> * * * * * * * * * * * * * * * * | * * | <-- tmp15
LC19 -> * * * * * * * * * * * * * * * * | * * | <-- tmp14
LC20 -> * * * * * * * * * * * * * * * * | * * | <-- tmp13

Pin
4    -> * - - - - - * * * * * * * * * * | * * | <-- GATE
43   -> - - - - - - - - - - - - - - - - | - - | <-- PD_CLK_IN
LC10 -> - - - - - - - - - - - - - - - * | - * | <-- |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node3
LC12 -> - - - - - - - - - - - - - - * - | - * | <-- |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node4
LC13 -> - - - - - - - - - - - - - * - - | - * | <-- |LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node5
LC4  -> * * * * * * * * * * * * * * * * | * * | <-- tmp12
LC5  -> * * * * * * * * * * * * * * * * | * * | <-- tmp11
LC6  -> * * * * * * * * * * * * * * * * | * * | <-- tmp10


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:       c:\max2work\nano pulse\pulse_picker_div.rpt
pulse_picker_div

** EQUATIONS **

GATE     : INPUT;
PD_CLK_IN : INPUT;

-- Node name is 'CLK_OUT' 
-- Equation name is 'CLK_OUT', location is LC002, type is output.
 CLK_OUT = LCELL( _EQ001 $  GND);
  _EQ001 = !tmp21 & !tmp22;

-- Node name is 'CP' = 'tmp_c1' 
-- Equation name is 'CP', location is LC017, type is output.
 CP      = TFFE( _EQ002, GLOBAL( PD_CLK_IN),  VCC, !GATE,  VCC);
  _EQ002 =  tmp10 &  tmp11 &  tmp12 & !tmp13 & !tmp14 & !tmp15 &  tmp16 & 
              tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':17' = 'tmp10' 
-- Equation name is 'tmp10', location is LC006, type is buried.
tmp10    = TFFE( VCC, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);

-- Node name is ':16' = 'tmp11' 
-- Equation name is 'tmp11', location is LC005, type is buried.
tmp11    = TFFE( tmp10, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);

-- Node name is ':15' = 'tmp12' 
-- Equation name is 'tmp12', location is LC004, type is buried.
tmp12    = TFFE( _EQ003, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ003 =  tmp10 &  tmp11;

-- Node name is ':14' = 'tmp13' 
-- Equation name is 'tmp13', location is LC020, type is buried.
tmp13    = DFFE( _EQ004 $  _LC010, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ004 =  _LC010 &  tmp10 &  tmp11 &  tmp12 & !tmp13 & !tmp14 & !tmp15 & 
              tmp16 &  tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':13' = 'tmp14' 
-- Equation name is 'tmp14', location is LC019, type is buried.
tmp14    = DFFE( _EQ005 $  _LC012, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ005 =  _LC012 &  tmp10 &  tmp11 &  tmp12 & !tmp13 & !tmp14 & !tmp15 & 
              tmp16 &  tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':12' = 'tmp15' 
-- Equation name is 'tmp15', location is LC018, type is buried.
tmp15    = DFFE( _EQ006 $  _LC013, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ006 =  _LC013 &  tmp10 &  tmp11 &  tmp12 & !tmp13 & !tmp14 & !tmp15 & 
              tmp16 &  tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':11' = 'tmp16' 
-- Equation name is 'tmp16', location is LC021, type is buried.
tmp16    = DFFE( _EQ007 $  _LC029, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ007 =  _LC029 &  tmp10 &  tmp11 &  tmp12 & !tmp13 & !tmp14 & !tmp15 & 
              tmp16 &  tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':10' = 'tmp17' 
-- Equation name is 'tmp17', location is LC025, type is buried.
tmp17    = DFFE( _EQ008 $  _LC030, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ008 =  _LC030 &  tmp10 &  tmp11 &  tmp12 & !tmp13 & !tmp14 & !tmp15 & 
              tmp16 &  tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':9' = 'tmp18' 
-- Equation name is 'tmp18', location is LC026, type is buried.
tmp18    = DFFE( _EQ009 $  _LC031, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ009 =  _LC031 &  tmp10 &  tmp11 &  tmp12 & !tmp13 & !tmp14 & !tmp15 & 
              tmp16 &  tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':8' = 'tmp19' 
-- Equation name is 'tmp19', location is LC027, type is buried.
tmp19    = TFFE( _EQ010, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ010 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15 &  tmp16 & 
              tmp17 &  tmp18;

-- Node name is ':21' = 'tmp20' 
-- Equation name is 'tmp20', location is LC009, type is buried.
tmp20    = TFFE(!_EQ011, GLOBAL(!PD_CLK_IN),  VCC, !CP,  VCC);
  _EQ011 = !tmp20 &  tmp21 & !tmp22;

-- Node name is ':20' = 'tmp21' 
-- Equation name is 'tmp21', location is LC008, type is buried.
tmp21    = TFFE( tmp20, GLOBAL(!PD_CLK_IN),  VCC, !CP,  VCC);

-- Node name is ':19' = 'tmp22' 
-- Equation name is 'tmp22', location is LC007, type is buried.
tmp22    = TFFE( _EQ012, GLOBAL(!PD_CLK_IN),  VCC, !CP,  VCC);
  _EQ012 =  tmp20 &  tmp21;

-- Node name is ':7' = 'tmp110' 
-- Equation name is 'tmp110', location is LC028, type is buried.
tmp110   = TFFE( _EQ013, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ013 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15 &  tmp16 & 
              tmp17 &  tmp18 &  tmp19;

-- Node name is ':6' = 'tmp111' 
-- Equation name is 'tmp111', location is LC024, type is buried.
tmp111   = DFFE( _EQ014 $  _LC032, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ014 =  _LC032 &  tmp10 &  tmp11 &  tmp12 & !tmp13 & !tmp14 & !tmp15 & 
              tmp16 &  tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is ':5' = 'tmp112' 
-- Equation name is 'tmp112', location is LC023, type is buried.
tmp112   = DFFE( _EQ015 $  _LC022, GLOBAL( PD_CLK_IN), !GATE,  VCC,  VCC);
  _EQ015 =  _LC022 &  tmp10 &  tmp11 &  tmp12 & !tmp13 & !tmp14 & !tmp15 & 
              tmp16 &  tmp17 & !tmp18 & !tmp19 & !tmp110 & !tmp111 & !tmp112;

-- Node name is '|LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC010', type is buried 
_LC010   = LCELL( tmp13 $  _EQ016);
  _EQ016 =  tmp10 &  tmp11 &  tmp12;

-- Node name is '|LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC012', type is buried 
_LC012   = LCELL( tmp14 $  _EQ017);
  _EQ017 =  tmp10 &  tmp11 &  tmp12 &  tmp13;

-- Node name is '|LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC013', type is buried 
_LC013   = LCELL( tmp15 $  _EQ018);
  _EQ018 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14;

-- Node name is '|LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC029', type is buried 
_LC029   = LCELL( tmp16 $  _EQ019);
  _EQ019 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15;

-- Node name is '|LPM_ADD_SUB:210|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC030', type is buried 
_LC030   = LCELL( tmp17 $  _EQ020);
  _EQ020 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15 &  tmp16;

-- Node name is '|LPM_ADD_SUB:210|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC031', type is buried 
_LC031   = LCELL( tmp18 $  _EQ021);
  _EQ021 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15 &  tmp16 & 
              tmp17;

-- Node name is '|LPM_ADD_SUB:210|addcore:adder|addcore:adder1|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC032', type is buried 
_LC032   = LCELL( tmp111 $  _EQ022);
  _EQ022 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15 &  tmp16 & 
              tmp17 &  tmp18 &  tmp19 &  tmp110;

-- Node name is '|LPM_ADD_SUB:210|addcore:adder|addcore:adder1|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC022', type is buried 
_LC022   = LCELL( tmp112 $  _EQ023);
  _EQ023 =  tmp10 &  tmp11 &  tmp12 &  tmp13 &  tmp14 &  tmp15 &  tmp16 & 
              tmp17 &  tmp18 &  tmp19 &  tmp110 &  tmp111;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                c:\max2work\nano pulse\pulse_picker_div.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,358K
