// Seed: 881109910
`define pp_10 0
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
    , id_10,
    output logic id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    output id_7,
    input logic id_8,
    input logic id_9
);
  logic id_11;
  logic id_12;
  initial @(posedge 1) #1 id_7 = 1;
  logic id_13, id_14;
  assign id_1 = id_11;
  type_25(
      .id_0(id_12), .id_1(id_4.id_13), .id_2(1), .id_3(id_3), .id_4(1'b0)
  );
endmodule
`timescale 1ps / 1ps
