# Digital Voting Machine with Secure Memory

## Overview
This project implements a **Digital Voting Machine (DVM)** using VHDL.  
It supports secure vote storage, multiple candidates, and error handling.  
Developed as part of **Codec Technologies Internship 2025**.

## Features
- State machine-based design
- Candidate vote counting logic
- Debouncing logic for switches
- Secure EEPROM-like memory simulation
- Testbench for validation

## Tools Used
- VHDL
- ModelSim / Vivado
- GitHub for version control

## Folder Structure

digital-voting-machine-vhdl-codec-technologies/
â”‚
â”œâ”€â”€ ğŸ“ Behavioral Model (VHDL Codes)
â”‚   â””â”€â”€ (files inside here)
â”‚
â”œâ”€â”€ ğŸ“ Images
â”‚   â””â”€â”€ (project images go here)
â”‚
â”œâ”€â”€ ğŸ“ Structural Model
â”‚   â””â”€â”€ (files inside here)

By Md Jahin Sabur
â”‚
â””â”€â”€ ğŸ“„ README.md
