{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507010147466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507010147472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 00:55:47 2017 " "Processing started: Tue Oct  3 00:55:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507010147472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507010147472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp2 -c mp2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp2 -c mp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507010147473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1507010148362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/zpaya2/ece411/mp2/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mod2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod2.sv" "" { Text "/home/zpaya2/ece411/mp2/mod2.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149305 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "physical_memory.sv(35) " "Verilog HDL information at physical_memory.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "physical_memory.sv" "" { Text "/home/zpaya2/ece411/mp2/physical_memory.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1507010149314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "physical_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file physical_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 physical_memory " "Found entity 1: physical_memory" {  } { { "physical_memory.sv" "" { Text "/home/zpaya2/ece411/mp2/physical_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149315 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu_control.sv(415) " "Verilog HDL information at cpu_control.sv(415): always construct contains both blocking and non-blocking assignments" {  } { { "cpu_control.sv" "" { Text "/home/zpaya2/ece411/mp2/cpu_control.sv" 415 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1507010149326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "cpu_control.sv" "" { Text "/home/zpaya2/ece411/mp2/cpu_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "cpu_datapath.sv" "" { Text "/home/zpaya2/ece411/mp2/cpu_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149347 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.sv(36) " "Verilog HDL information at memory.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "memory.sv" "" { Text "/home/zpaya2/ece411/mp2/memory.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1507010149356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "/home/zpaya2/ece411/mp2/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp2_tb " "Found entity 1: mp2_tb" {  } { { "mp2_tb.sv" "" { Text "/home/zpaya2/ece411/mp2/mp2_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file magic_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 magic_memory " "Found entity 1: magic_memory" {  } { { "magic_memory.sv" "" { Text "/home/zpaya2/ece411/mp2/magic_memory.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc3b_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lc3b_types (SystemVerilog) " "Found design unit 1: lc3b_types (SystemVerilog)" {  } { { "lc3b_types.sv" "" { Text "/home/zpaya2/ece411/mp2/lc3b_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adj.sv 1 1 " "Found 1 design units, including 1 entities, in source file adj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adj " "Found entity 1: adj" {  } { { "adj.sv" "" { Text "/home/zpaya2/ece411/mp2/adj.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/zpaya2/ece411/mp2/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencc " "Found entity 1: gencc" {  } { { "gencc.sv" "" { Text "/home/zpaya2/ece411/mp2/gencc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.sv" "" { Text "/home/zpaya2/ece411/mp2/ir.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus2.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus2 " "Found entity 1: plus2" {  } { { "plus2.sv" "" { Text "/home/zpaya2/ece411/mp2/plus2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/zpaya2/ece411/mp2/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/zpaya2/ece411/mp2/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/zpaya2/ece411/mp2/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/zpaya2/ece411/mp2/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cccomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file cccomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cccomp " "Found entity 1: cccomp" {  } { { "cccomp.sv" "" { Text "/home/zpaya2/ece411/mp2/cccomp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_imm.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_imm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_imm " "Found entity 1: alu_imm" {  } { { "alu_imm.sv" "" { Text "/home/zpaya2/ece411/mp2/alu_imm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adj_imm.sv 1 1 " "Found 1 design units, including 1 entities, in source file adj_imm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adj_imm " "Found entity 1: adj_imm" {  } { { "adj_imm.sv" "" { Text "/home/zpaya2/ece411/mp2/adj_imm.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "/home/zpaya2/ece411/mp2/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/zpaya2/ece411/mp2/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mask.sv 1 1 " "Found 1 design units, including 1 entities, in source file mask.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mask " "Found entity 1: mask" {  } { { "mask.sv" "" { Text "/home/zpaya2/ece411/mp2/mask.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_select.sv 1 1 " "Found 1 design units, including 1 entities, in source file byte_select.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byte_select " "Found entity 1: byte_select" {  } { { "byte_select.sv" "" { Text "/home/zpaya2/ece411/mp2/byte_select.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "truncator.sv 1 1 " "Found 1 design units, including 1 entities, in source file truncator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 truncator " "Found entity 1: truncator" {  } { { "truncator.sv" "" { Text "/home/zpaya2/ece411/mp2/truncator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stb_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file stb_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stb_shifter " "Found entity 1: stb_shifter" {  } { { "stb_shifter.sv" "" { Text "/home/zpaya2/ece411/mp2/stb_shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.sv" "" { Text "/home/zpaya2/ece411/mp2/mux5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zext.sv 1 1 " "Found 1 design units, including 1 entities, in source file zext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zext_no_shift " "Found entity 1: zext_no_shift" {  } { { "zext.sv" "" { Text "/home/zpaya2/ece411/mp2/zext.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.sv" "" { Text "/home/zpaya2/ece411/mp2/cache.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149561 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_control.sv(60) " "Verilog HDL information at cache_control.sv(60): always construct contains both blocking and non-blocking assignments" {  } { { "cache_control.sv" "" { Text "/home/zpaya2/ece411/mp2/cache_control.sv" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1507010149570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "cache_control.sv" "" { Text "/home/zpaya2/ece411/mp2/cache_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149571 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"array\";  expecting \";\" cache_datapath.sv(72) " "Verilog HDL syntax error at cache_datapath.sv(72) near text \"array\";  expecting \";\"" {  } { { "cache_datapath.sv" "" { Text "/home/zpaya2/ece411/mp2/cache_datapath.sv" 72 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1507010149578 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cache_datapath cache_datapath.sv(2) " "Ignored design unit \"cache_datapath\" at cache_datapath.sv(2) due to previous errors" {  } { { "cache_datapath.sv" "" { Text "/home/zpaya2/ece411/mp2/cache_datapath.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1507010149579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_datapath.sv 0 0 " "Found 0 design units, including 0 entities, in source file cache_datapath.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataArray.sv 1 1 " "Found 1 design units, including 1 entities, in source file dataArray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "dataArray.sv" "" { Text "/home/zpaya2/ece411/mp2/dataArray.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8by1mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file 8by1mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16by2 " "Found entity 1: mux16by2" {  } { { "8by1mux.sv" "" { Text "/home/zpaya2/ece411/mp2/8by1mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "/home/zpaya2/ece411/mp2/comparator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.sv 1 1 " "Found 1 design units, including 1 entities, in source file or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 __OR__ " "Found entity 1: __OR__" {  } { { "or.sv" "" { Text "/home/zpaya2/ece411/mp2/or.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp2 " "Found entity 1: mp2" {  } { { "mp2.sv" "" { Text "/home/zpaya2/ece411/mp2/mp2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507010149617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149617 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always_comb\";  expecting \";\" extract_cache_components.sv(11) " "Verilog HDL syntax error at extract_cache_components.sv(11) near text \"always_comb\";  expecting \";\"" {  } { { "extract_cache_components.sv" "" { Text "/home/zpaya2/ece411/mp2/extract_cache_components.sv" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1507010149625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extract_cache_components.sv 0 0 " "Found 0 design units, including 0 entities, in source file extract_cache_components.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507010149626 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/zpaya2/ece411/mp2/output_files/mp2.map.smsg " "Generated suppressed messages file /home/zpaya2/ece411/mp2/output_files/mp2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1507010149696 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507010149840 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct  3 00:55:49 2017 " "Processing ended: Tue Oct  3 00:55:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507010149840 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507010149840 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507010149840 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507010149840 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507010150502 ""}
