$date
	Sun Aug  3 22:36:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! parity_ok $end
$var reg 1 " clk $end
$var reg 3 # data_in [2:0] $end
$var reg 1 $ mode $end
$var reg 1 % rst $end
$var reg 1 & valid $end
$scope module u1 $end
$var wire 1 " clk $end
$var wire 3 ' data_in [2:0] $end
$var wire 1 $ mode $end
$var wire 1 % rst $end
$var wire 1 & valid $end
$var reg 1 ! parity_ok $end
$var reg 1 ( state $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
x(
b0 '
1&
0%
0$
b0 #
0"
x!
$end
#5
1!
b100 )
0(
1"
#10
0!
0"
0&
1$
1%
#15
1"
#20
0"
0$
b1 #
b1 '
0%
#25
1"
#30
0"
1&
1$
1%
#35
1"
#40
0"
0&
0$
b10 #
b10 '
0%
#45
1"
#50
0"
1&
1$
#55
1!
1(
b100 )
1"
#60
0"
0$
b11 #
b11 '
#65
b100 )
0(
1"
#70
0"
0&
1$
#75
0!
1"
#80
0"
1&
0$
b100 #
b100 '
1%
#85
1"
#90
0"
0&
1$
#95
1"
#100
0"
1&
0$
b101 #
b101 '
0%
#105
1!
0(
b100 )
1"
#110
0"
1$
#115
0!
0(
b100 )
1"
#120
0"
0$
b110 #
b110 '
#125
1!
0(
b100 )
1"
#130
0!
0"
1$
1%
#135
1"
#140
0"
0&
0$
b111 #
b111 '
#145
1"
#150
0"
1&
1$
#155
1"
#160
0"
0$
b0 #
b0 '
0%
#165
1!
b100 )
1"
#170
0"
0&
1$
#175
0!
1"
#180
0"
