{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609241093812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609241093812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 29 12:24:53 2020 " "Processing started: Tue Dec 29 12:24:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609241093812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241093812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max_frequency -c max_frequency_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off max_frequency -c max_frequency_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241093812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609241094817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609241094818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlrom_3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlrom_3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_16-rtl " "Found design unit 1: TWDLROM_3_16-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102179 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_16 " "Found entity 1: TWDLROM_3_16" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_16.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlrom_3_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlrom_3_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_15-rtl " "Found design unit 1: TWDLROM_3_15-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_15.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102183 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_15 " "Found entity 1: TWDLROM_3_15" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_15.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlrom_3_14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlrom_3_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_14-rtl " "Found design unit 1: TWDLROM_3_14-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_14.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102187 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_14 " "Found entity 1: TWDLROM_3_14" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_14.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlrom_3_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlrom_3_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_12-rtl " "Found design unit 1: TWDLROM_3_12-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_12.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102191 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_12 " "Found entity 1: TWDLROM_3_12" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_12.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlrom_3_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlrom_3_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_11-rtl " "Found design unit 1: TWDLROM_3_11-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_11.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102194 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_11 " "Found entity 1: TWDLROM_3_11" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_11.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlrom_3_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlrom_3_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_10-rtl " "Found design unit 1: TWDLROM_3_10-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_10.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102198 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_10 " "Found entity 1: TWDLROM_3_10" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_10.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlrom_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlrom_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_8-rtl " "Found design unit 1: TWDLROM_3_8-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_8.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102201 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_8 " "Found entity 1: TWDLROM_3_8" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_8.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlrom_3_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlrom_3_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_7-rtl " "Found design unit 1: TWDLROM_3_7-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_7.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102205 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_7 " "Found entity 1: TWDLROM_3_7" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_7.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlrom_3_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlrom_3_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_6-rtl " "Found design unit 1: TWDLROM_3_6-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_6.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102209 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_6 " "Found entity 1: TWDLROM_3_6" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_6.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlrom_3_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlrom_3_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_4-rtl " "Found design unit 1: TWDLROM_3_4-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_4.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102212 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_4 " "Found entity 1: TWDLROM_3_4" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlrom_3_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlrom_3_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_3-rtl " "Found design unit 1: TWDLROM_3_3-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_3.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102216 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_3 " "Found entity 1: TWDLROM_3_3" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_3.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlrom_3_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlrom_3_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_2-rtl " "Found design unit 1: TWDLROM_3_2-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102220 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_2 " "Found entity 1: TWDLROM_3_2" {  } { { "vhdl/max_frequency_reduced/TWDLROM_3_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLROM_3_2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block6-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block6-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block6.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102224 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block6 " "Found entity 1: TWDLMULT_SDNF1_3_block6" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block5-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block5-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block5.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102228 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block5 " "Found entity 1: TWDLMULT_SDNF1_3_block5" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block4-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block4-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block4.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102231 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block4 " "Found entity 1: TWDLMULT_SDNF1_3_block4" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block3-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block3-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block3.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102235 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block3 " "Found entity 1: TWDLMULT_SDNF1_3_block3" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block2-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block2-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102243 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block2 " "Found entity 1: TWDLMULT_SDNF1_3_block2" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block1-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block1-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block1.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102251 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block1 " "Found entity 1: TWDLMULT_SDNF1_3_block1" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlmult_sdnf1_3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102254 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block " "Found entity 1: TWDLMULT_SDNF1_3_block" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/twdlmult_sdnf1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/twdlmult_sdnf1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3-rtl " "Found design unit 1: TWDLMULT_SDNF1_3-rtl" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102257 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3 " "Found entity 1: TWDLMULT_SDNF1_3" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/serial2parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/serial2parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel-rtl " "Found design unit 1: serial2parallel-rtl" {  } { { "vhdl/max_frequency_reduced/serial2parallel.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/serial2parallel.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102261 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial2parallel " "Found entity 1: serial2parallel" {  } { { "vhdl/max_frequency_reduced/serial2parallel.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/serial2parallel.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block6-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block6.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102264 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block6 " "Found entity 1: RADIX22FFT_SDNF2_4_block6" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block5-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block5.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102268 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block5 " "Found entity 1: RADIX22FFT_SDNF2_4_block5" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block4-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block4.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102273 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block4 " "Found entity 1: RADIX22FFT_SDNF2_4_block4" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block3-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block3.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102276 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block3 " "Found entity 1: RADIX22FFT_SDNF2_4_block3" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block2-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block2.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102280 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block2 " "Found entity 1: RADIX22FFT_SDNF2_4_block2" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block1-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block1.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102283 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block1 " "Found entity 1: RADIX22FFT_SDNF2_4_block1" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_4_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102287 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block " "Found entity 1: RADIX22FFT_SDNF2_4_block" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102290 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4 " "Found entity 1: RADIX22FFT_SDNF2_4" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block6-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block6.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102296 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block6 " "Found entity 1: RADIX22FFT_SDNF2_2_block6" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block5-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block5.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102300 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block5 " "Found entity 1: RADIX22FFT_SDNF2_2_block5" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block4-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block4.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102304 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block4 " "Found entity 1: RADIX22FFT_SDNF2_2_block4" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block3-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block3.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102307 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block3 " "Found entity 1: RADIX22FFT_SDNF2_2_block3" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block2-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block2.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102312 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block2 " "Found entity 1: RADIX22FFT_SDNF2_2_block2" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block1-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block1.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102315 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block1 " "Found entity 1: RADIX22FFT_SDNF2_2_block1" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_2_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102319 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block " "Found entity 1: RADIX22FFT_SDNF2_2_block" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102322 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2 " "Found entity 1: RADIX22FFT_SDNF2_2" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF2_2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block6-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block6.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102326 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block6 " "Found entity 1: RADIX22FFT_SDNF1_3_block6" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block5-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block5.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102329 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block5 " "Found entity 1: RADIX22FFT_SDNF1_3_block5" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block4-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102335 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block4 " "Found entity 1: RADIX22FFT_SDNF1_3_block4" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block3-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102339 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block3 " "Found entity 1: RADIX22FFT_SDNF1_3_block3" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block2-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102342 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block2 " "Found entity 1: RADIX22FFT_SDNF1_3_block2" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block1-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102346 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block1 " "Found entity 1: RADIX22FFT_SDNF1_3_block1" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102350 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block " "Found entity 1: RADIX22FFT_SDNF1_3_block" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102359 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3 " "Found entity 1: RADIX22FFT_SDNF1_3" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block6-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block6.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102365 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block6 " "Found entity 1: RADIX22FFT_SDNF1_1_block6" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block5-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block5.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102372 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block5 " "Found entity 1: RADIX22FFT_SDNF1_1_block5" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block4-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102377 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block4 " "Found entity 1: RADIX22FFT_SDNF1_1_block4" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block3-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102384 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block3 " "Found entity 1: RADIX22FFT_SDNF1_1_block3" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block2-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102389 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block2 " "Found entity 1: RADIX22FFT_SDNF1_1_block2" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block1-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102392 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block1 " "Found entity 1: RADIX22FFT_SDNF1_1_block1" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_1_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102396 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block " "Found entity 1: RADIX22FFT_SDNF1_1_block" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/radix22fft_sdnf1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/radix22fft_sdnf1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1-rtl" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102399 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1 " "Found entity 1: RADIX22FFT_SDNF1_1" {  } { { "vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/RADIX22FFT_SDNF1_1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102399 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vhdl/max_frequency_reduced/nfp_relop_single.vhd " "Can't analyze file -- file vhdl/max_frequency_reduced/nfp_relop_single.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1609241102404 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vhdl/max_frequency_reduced/nfp_hypot_single.vhd " "Can't analyze file -- file vhdl/max_frequency_reduced/nfp_hypot_single.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1609241102407 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vhdl/max_frequency_reduced/nfp_convert_sfix_12_En0_to_single.vhd " "Can't analyze file -- file vhdl/max_frequency_reduced/nfp_convert_sfix_12_En0_to_single.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1609241102411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/max_frequency_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/max_frequency_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_frequency_tc-rtl " "Found design unit 1: max_frequency_tc-rtl" {  } { { "vhdl/max_frequency_reduced/max_frequency_tc.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/max_frequency_tc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102414 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_frequency_tc " "Found entity 1: max_frequency_tc" {  } { { "vhdl/max_frequency_reduced/max_frequency_tc.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/max_frequency_tc.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/max_frequency_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/max_frequency_reduced/max_frequency_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_frequency_pkg " "Found design unit 1: max_frequency_pkg" {  } { { "vhdl/max_frequency_reduced/max_frequency_pkg.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/max_frequency_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/max_frequency.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/max_frequency.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_frequency-rtl " "Found design unit 1: max_frequency-rtl" {  } { { "vhdl/max_frequency_reduced/max_frequency.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/max_frequency.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102421 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_frequency " "Found entity 1: max_frequency" {  } { { "vhdl/max_frequency_reduced/max_frequency.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/max_frequency.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102421 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vhdl/max_frequency_reduced/frequency_max.vhd " "Can't analyze file -- file vhdl/max_frequency_reduced/frequency_max.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1609241102426 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vhdl/max_frequency_reduced/for_loop.vhd " "Can't analyze file -- file vhdl/max_frequency_reduced/for_loop.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1609241102429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/fft_streamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/fft_streamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_streamer-rtl " "Found design unit 1: FFT_streamer-rtl" {  } { { "vhdl/max_frequency_reduced/FFT_streamer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_streamer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102433 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_streamer " "Found entity 1: FFT_streamer" {  } { { "vhdl/max_frequency_reduced/FFT_streamer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_streamer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/fft_hdl_optimized.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/fft_hdl_optimized.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_HDL_Optimized-rtl " "Found design unit 1: FFT_HDL_Optimized-rtl" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102439 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_HDL_Optimized " "Found entity 1: FFT_HDL_Optimized" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/complex4multiply_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/complex4multiply_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block10-rtl " "Found design unit 1: Complex4Multiply_block10-rtl" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block10.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102443 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block10 " "Found entity 1: Complex4Multiply_block10" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/complex4multiply_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/complex4multiply_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block9-rtl " "Found design unit 1: Complex4Multiply_block9-rtl" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block9.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block9 " "Found entity 1: Complex4Multiply_block9" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/complex4multiply_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/complex4multiply_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block8-rtl " "Found design unit 1: Complex4Multiply_block8-rtl" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block8.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102450 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block8 " "Found entity 1: Complex4Multiply_block8" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/complex4multiply_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/complex4multiply_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block7-rtl " "Found design unit 1: Complex4Multiply_block7-rtl" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block7.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102453 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block7 " "Found entity 1: Complex4Multiply_block7" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/complex4multiply_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/complex4multiply_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block6-rtl " "Found design unit 1: Complex4Multiply_block6-rtl" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block6.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102457 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block6 " "Found entity 1: Complex4Multiply_block6" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/complex4multiply_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/complex4multiply_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block5-rtl " "Found design unit 1: Complex4Multiply_block5-rtl" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block5.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102461 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block5 " "Found entity 1: Complex4Multiply_block5" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/complex4multiply_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/complex4multiply_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block4-rtl " "Found design unit 1: Complex4Multiply_block4-rtl" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block4.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102464 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block4 " "Found entity 1: Complex4Multiply_block4" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/complex4multiply_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/complex4multiply_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block3-rtl " "Found design unit 1: Complex4Multiply_block3-rtl" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block3.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102469 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block3 " "Found entity 1: Complex4Multiply_block3" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/complex4multiply_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/complex4multiply_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block2-rtl " "Found design unit 1: Complex4Multiply_block2-rtl" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102473 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block2 " "Found entity 1: Complex4Multiply_block2" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/complex4multiply_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/complex4multiply_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block1-rtl " "Found design unit 1: Complex4Multiply_block1-rtl" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102476 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block1 " "Found entity 1: Complex4Multiply_block1" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/complex4multiply_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/complex4multiply_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block-rtl " "Found design unit 1: Complex4Multiply_block-rtl" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102481 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block " "Found entity 1: Complex4Multiply_block" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_reduced/complex4multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_reduced/complex4multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply-rtl " "Found design unit 1: Complex4Multiply-rtl" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102484 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply " "Found entity 1: Complex4Multiply" {  } { { "vhdl/max_frequency_reduced/Complex4Multiply.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/Complex4Multiply.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_frequency_top-arch " "Found design unit 1: max_frequency_top-arch" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102487 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_frequency_top " "Found entity 1: max_frequency_top" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609241102487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241102487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "max_frequency_top " "Elaborating entity \"max_frequency_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609241102985 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_data_re_signal max_frequency_top.vhd(22) " "Verilog HDL or VHDL warning at max_frequency_top.vhd(22): object \"fft_data_re_signal\" assigned a value but never read" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241102987 "|max_frequency_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_data_im_signal max_frequency_top.vhd(23) " "Verilog HDL or VHDL warning at max_frequency_top.vhd(23): object \"fft_data_im_signal\" assigned a value but never read" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241102987 "|max_frequency_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_out max_frequency_top.vhd(24) " "Verilog HDL or VHDL warning at max_frequency_top.vhd(24): object \"ce_out\" assigned a value but never read" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241102987 "|max_frequency_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_frequency max_frequency:u_Max_Frequency " "Elaborating entity \"max_frequency\" for hierarchy \"max_frequency:u_Max_Frequency\"" {  } { { "vhdl/max_frequency_top.vhd" "u_Max_Frequency" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241102988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "max_frequency_tc max_frequency:u_Max_Frequency\|max_frequency_tc:u_max_frequency_tc A:rtl " "Elaborating entity \"max_frequency_tc\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|max_frequency_tc:u_max_frequency_tc\"" {  } { { "vhdl/max_frequency_reduced/max_frequency.vhd" "u_max_frequency_tc" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/max_frequency.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241102992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "serial2parallel max_frequency:u_Max_Frequency\|serial2parallel:u_serial2parallel A:rtl " "Elaborating entity \"serial2parallel\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|serial2parallel:u_serial2parallel\"" {  } { { "vhdl/max_frequency_reduced/max_frequency.vhd" "u_serial2parallel" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/max_frequency.vhd" 127 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241102996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deserializer_outBypassEn serial2parallel.vhd(55) " "Verilog HDL or VHDL warning at serial2parallel.vhd(55): object \"Deserializer_outBypassEn\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/serial2parallel.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/serial2parallel.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103001 "|max_frequency_top|max_frequency:u_Max_Frequency|serial2parallel:u_serial2parallel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFT_streamer max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer A:rtl " "Elaborating entity \"FFT_streamer\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\"" {  } { { "vhdl/max_frequency_reduced/max_frequency.vhd" "u_FFT_streamer" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/max_frequency.vhd" 138 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFT_HDL_Optimized max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized A:rtl " "Elaborating entity \"FFT_HDL_Optimized\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\"" {  } { { "vhdl/max_frequency_reduced/FFT_streamer.vhd" "u_FFT_HDL_Optimized" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_streamer.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103006 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_9_vld FFT_HDL_Optimized.vhd(1135) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1135): object \"dout_9_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103012 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_3_vld FFT_HDL_Optimized.vhd(1146) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1146): object \"dout_3_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103012 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_11_vld FFT_HDL_Optimized.vhd(1151) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1151): object \"dout_11_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103012 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_1 FFT_HDL_Optimized.vhd(1156) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1156): object \"dout_2_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103012 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_5_vld FFT_HDL_Optimized.vhd(1172) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1172): object \"dout_5_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103012 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_13_vld FFT_HDL_Optimized.vhd(1177) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1177): object \"dout_13_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103012 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_2 FFT_HDL_Optimized.vhd(1182) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1182): object \"dout_2_vld_2\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103012 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_7_vld FFT_HDL_Optimized.vhd(1188) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1188): object \"dout_7_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103012 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_15_vld FFT_HDL_Optimized.vhd(1193) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1193): object \"dout_15_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_3 FFT_HDL_Optimized.vhd(1198) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1198): object \"dout_2_vld_3\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_3_vld FFT_HDL_Optimized.vhd(1201) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1201): object \"twdl_3_3_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_3_vld FFT_HDL_Optimized.vhd(1209) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1209): object \"twdlXdin_3_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_3_vld_1 FFT_HDL_Optimized.vhd(1219) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1219): object \"dout_3_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_4 FFT_HDL_Optimized.vhd(1227) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1227): object \"dout_2_vld_4\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_5 FFT_HDL_Optimized.vhd(1233) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1233): object \"dout_2_vld_5\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_9_vld FFT_HDL_Optimized.vhd(1243) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1243): object \"twdlXdin_9_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_6 FFT_HDL_Optimized.vhd(1249) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1249): object \"dout_2_vld_6\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_7 FFT_HDL_Optimized.vhd(1255) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1255): object \"dout_2_vld_7\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_11_vld FFT_HDL_Optimized.vhd(1258) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1258): object \"twdl_3_11_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_11_vld FFT_HDL_Optimized.vhd(1266) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1266): object \"twdlXdin_11_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_9_vld_1 FFT_HDL_Optimized.vhd(1271) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1271): object \"dout_9_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_11_vld_1 FFT_HDL_Optimized.vhd(1276) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1276): object \"dout_11_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_1 FFT_HDL_Optimized.vhd(1277) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1277): object \"dout_4_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_5_vld FFT_HDL_Optimized.vhd(1288) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1288): object \"twdlXdin_5_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_7_vld FFT_HDL_Optimized.vhd(1291) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1291): object \"twdl_3_7_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_7_vld FFT_HDL_Optimized.vhd(1299) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1299): object \"twdlXdin_7_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_5_vld_1 FFT_HDL_Optimized.vhd(1304) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1304): object \"dout_5_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_7_vld_1 FFT_HDL_Optimized.vhd(1309) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1309): object \"dout_7_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_2 FFT_HDL_Optimized.vhd(1310) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1310): object \"dout_4_vld_2\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_13_vld FFT_HDL_Optimized.vhd(1321) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1321): object \"twdlXdin_13_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_15_vld FFT_HDL_Optimized.vhd(1324) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1324): object \"twdl_3_15_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_15_vld FFT_HDL_Optimized.vhd(1332) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1332): object \"twdlXdin_15_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_13_vld_1 FFT_HDL_Optimized.vhd(1337) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1337): object \"dout_13_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_15_vld_1 FFT_HDL_Optimized.vhd(1342) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1342): object \"dout_15_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_3 FFT_HDL_Optimized.vhd(1343) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1343): object \"dout_4_vld_3\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_4 FFT_HDL_Optimized.vhd(1345) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1345): object \"dout_4_vld_4\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_5 FFT_HDL_Optimized.vhd(1347) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1347): object \"dout_4_vld_5\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103013 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_6 FFT_HDL_Optimized.vhd(1349) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1349): object \"dout_4_vld_6\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103014 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_7 FFT_HDL_Optimized.vhd(1351) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(1351): object \"dout_4_vld_7\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1351 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103014 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1:u_SDNF1_1_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1:u_SDNF1_1_1\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_1_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1356 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_1_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1373 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2:u_SDNF2_2_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2:u_SDNF2_2_1\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_2_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1390 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_1_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1408 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_1_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1425 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_2_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1442 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_2:u_twdlROM_3_2 A:rtl " "Elaborating entity \"TWDLROM_3_2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_2:u_twdlROM_3_2\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_twdlROM_3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1460 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1471 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex4Multiply:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex4Multiply:u_MUL4_2\"" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3.vhd" "u_MUL4_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_1_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1493 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_1_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1510 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_2_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1527 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_1_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1545 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_1_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1562 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_2_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1579 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_3:u_twdlROM_3_3 A:rtl " "Elaborating entity \"TWDLROM_3_3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_3:u_twdlROM_3_3\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_twdlROM_3_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1597 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_4:u_twdlROM_3_4 A:rtl " "Elaborating entity \"TWDLROM_3_4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_4:u_twdlROM_3_4\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_twdlROM_3_4" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1608 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1619 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103081 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103084 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex4Multiply_block:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex4Multiply_block:u_MUL4_1\"" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block.vhd" "u_MUL4_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex4Multiply_block1:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex4Multiply_block1:u_MUL4_2\"" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block.vhd" "u_MUL4_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3:u_SDNF1_3_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3:u_SDNF1_3_1\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1641 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_3_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1658 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4:u_SDNF2_4_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4:u_SDNF2_4_1\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_4_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1675 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_2_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1693 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_2_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1711 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_10 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_10:u_twdlROM_3_10 A:rtl " "Elaborating entity \"TWDLROM_3_10\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_10:u_twdlROM_3_10\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_twdlROM_3_10" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1729 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1740 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\|Complex4Multiply_block5:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\|Complex4Multiply_block5:u_MUL4_2\"" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block3.vhd" "u_MUL4_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block3.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_2_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1762 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_2_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1780 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_11 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_11:u_twdlROM_3_11 A:rtl " "Elaborating entity \"TWDLROM_3_11\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_11:u_twdlROM_3_11\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_twdlROM_3_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1798 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_12 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_12:u_twdlROM_3_12 A:rtl " "Elaborating entity \"TWDLROM_3_12\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_12:u_twdlROM_3_12\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_twdlROM_3_12" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1809 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1820 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block4.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block4.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block4.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103157 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex4Multiply_block6:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex4Multiply_block6:u_MUL4_1\"" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block4.vhd" "u_MUL4_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block4.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block7 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex4Multiply_block7:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block7\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex4Multiply_block7:u_MUL4_2\"" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block4.vhd" "u_MUL4_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block4.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_3_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1842 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_3_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1859 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_4_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1876 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_6:u_twdlROM_3_6 A:rtl " "Elaborating entity \"TWDLROM_3_6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_6:u_twdlROM_3_6\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_twdlROM_3_6" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1894 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1905 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex4Multiply_block2:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex4Multiply_block2:u_MUL4_2\"" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block1.vhd" "u_MUL4_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block1.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_7 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_7:u_twdlROM_3_7 A:rtl " "Elaborating entity \"TWDLROM_3_7\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_7:u_twdlROM_3_7\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_twdlROM_3_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1927 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_8 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_8:u_twdlROM_3_8 A:rtl " "Elaborating entity \"TWDLROM_3_8\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_8:u_twdlROM_3_8\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_twdlROM_3_8" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1938 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1949 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103194 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block2.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block2.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block2.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103196 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block3 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex4Multiply_block3:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block3\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex4Multiply_block3:u_MUL4_1\"" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block2.vhd" "u_MUL4_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block2.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex4Multiply_block4:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex4Multiply_block4:u_MUL4_2\"" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block2.vhd" "u_MUL4_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block2.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_3_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1971 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_3_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 1988 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block1 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block1\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_4_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 2005 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_14 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_14:u_twdlROM_3_14 A:rtl " "Elaborating entity \"TWDLROM_3_14\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_14:u_twdlROM_3_14\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_twdlROM_3_14" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 2023 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 2034 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block8 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex4Multiply_block8:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block8\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex4Multiply_block8:u_MUL4_2\"" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block5.vhd" "u_MUL4_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block5.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_15 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_15:u_twdlROM_3_15 A:rtl " "Elaborating entity \"TWDLROM_3_15\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_15:u_twdlROM_3_15\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_twdlROM_3_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 2056 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_16 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_16:u_twdlROM_3_16 A:rtl " "Elaborating entity \"TWDLROM_3_16\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_16:u_twdlROM_3_16\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_twdlROM_3_16" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 2067 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 2078 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103242 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block6.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block6.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block6.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609241103244 "|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block9 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex4Multiply_block9:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block9\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex4Multiply_block9:u_MUL4_1\"" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block6.vhd" "u_MUL4_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block6.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block10 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex4Multiply_block10:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block10\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex4Multiply_block10:u_MUL4_2\"" {  } { { "vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block6.vhd" "u_MUL4_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/TWDLMULT_SDNF1_3_block6.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_3_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 2100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF1_3_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 2117 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block5 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block5\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_4_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 2134 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_4_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 2152 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block4 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block4\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_4_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 2170 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block2 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block2\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_4_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 2188 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block6 max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block6\" using architecture \"A:rtl\" for hierarchy \"max_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15\"" {  } { { "vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" "u_SDNF2_4_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_reduced/FFT_HDL_Optimized.vhd" 2206 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241103283 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609241104798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609241105474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609241105474 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_re\[0\] " "No output dependent on input pin \"rx_in_re\[0\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_re[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_re\[1\] " "No output dependent on input pin \"rx_in_re\[1\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_re[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_re\[2\] " "No output dependent on input pin \"rx_in_re\[2\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_re[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_re\[3\] " "No output dependent on input pin \"rx_in_re\[3\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_re[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_re\[4\] " "No output dependent on input pin \"rx_in_re\[4\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_re[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_re\[5\] " "No output dependent on input pin \"rx_in_re\[5\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_re[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_re\[6\] " "No output dependent on input pin \"rx_in_re\[6\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_re[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_re\[7\] " "No output dependent on input pin \"rx_in_re\[7\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_re[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_re\[8\] " "No output dependent on input pin \"rx_in_re\[8\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_re[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_re\[9\] " "No output dependent on input pin \"rx_in_re\[9\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_re[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_re\[10\] " "No output dependent on input pin \"rx_in_re\[10\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_re[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_re\[11\] " "No output dependent on input pin \"rx_in_re\[11\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_re[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_im\[0\] " "No output dependent on input pin \"rx_in_im\[0\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_im[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_im\[1\] " "No output dependent on input pin \"rx_in_im\[1\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_im[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_im\[2\] " "No output dependent on input pin \"rx_in_im\[2\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_im[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_im\[3\] " "No output dependent on input pin \"rx_in_im\[3\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_im[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_im\[4\] " "No output dependent on input pin \"rx_in_im\[4\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_im[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_im\[5\] " "No output dependent on input pin \"rx_in_im\[5\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_im[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_im\[6\] " "No output dependent on input pin \"rx_in_im\[6\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_im[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_im\[7\] " "No output dependent on input pin \"rx_in_im\[7\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_im[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_im\[8\] " "No output dependent on input pin \"rx_in_im\[8\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_im[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_im\[9\] " "No output dependent on input pin \"rx_in_im\[9\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_im[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_im\[10\] " "No output dependent on input pin \"rx_in_im\[10\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_im[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in_im\[11\] " "No output dependent on input pin \"rx_in_im\[11\]\"" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609241105627 "|max_frequency_top|rx_in_im[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1609241105627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609241105630 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609241105630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609241105630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609241105630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609241105729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 29 12:25:05 2020 " "Processing ended: Tue Dec 29 12:25:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609241105729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609241105729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609241105729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609241105729 ""}
