$date
	Fri May 09 15:36:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module perceptron_tb $end
$var wire 1 ! ready_tb $end
$var wire 2 " out_tb [1:0] $end
$var reg 1 # clk_tb $end
$var reg 1 $ en_tb $end
$var reg 25 % input_val_tb [24:0] $end
$var reg 4 & state_tb [3:0] $end
$scope module perceptron_inst $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 25 ' in [24:0] $end
$var parameter 32 ( OPTIONS $end
$var parameter 32 ) WIDTH $end
$var reg 2 * out [1:0] $end
$var reg 6 + r_accumulate [5:0] $end
$var reg 2 , r_multiply [1:0] $end
$var reg 6 - r_state [5:0] $end
$var reg 1 ! ready $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11001 )
b10 (
$end
#0
$dumpvars
b0 .
b0 -
bx ,
bx +
b0 *
bx '
b0 &
bx %
x$
0#
b0 "
0!
$end
#5000
b1 -
bx0 ,
b0 +
1#
#10000
0#
#15000
b10 -
bx +
b1 &
1#
#20000
0#
#25000
b11 -
b0 ,
1$
b10001010100010101000100 %
b10001010100010101000100 '
b10 &
1#
#30000
0#
#35000
b1000101010001000101010001 %
b1000101010001000101010001 '
b100 -
b1 ,
1#
#40000
0#
#45000
b101 -
b0 ,
1#
#50000
0#
#55000
b110 -
b10 ,
1#
#60000
0#
#65000
b111 -
b0 ,
1#
#70000
0#
#75000
b1000 -
1#
#80000
0#
#85000
b1001 -
1#
#90000
0#
#95000
b1010 -
1#
#100000
0#
#105000
b1011 -
1#
#110000
0#
#115000
b1100 -
1#
#120000
0#
#125000
b1101 -
1#
#130000
0#
#135000
b1110 -
b11 ,
1#
#140000
0#
#145000
b1111 -
b0 ,
1#
#150000
0#
#155000
b10000 -
1#
#160000
0#
#165000
b10001 -
1#
#170000
0#
#175000
b10010 -
1#
#180000
0#
#185000
b10011 -
1#
#190000
0#
#195000
b10100 -
1#
#200000
0#
#205000
b10101 -
1#
#210000
0#
#215000
b10110 -
b10 ,
1#
#220000
0#
#225000
b10111 -
b0 ,
1#
#230000
0#
#235000
b11000 -
1#
#240000
0#
#245000
1!
b11001 -
1#
#250000
0#
#255000
0!
b11 &
b0 -
b10 ,
1#
#260000
0#
#265000
b1 -
b0 +
1#
