<profile>

<section name = "Vitis HLS Report for 'im_pros'" level="0">
<item name = "Date">Fri Nov  3 14:47:08 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">image_processor</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.928 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">59225, 59225, 0.592 ms, 0.592 ms, 59226, 59226, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_17_1_VITIS_LOOP_18_2">59223, 59223, 9, 5, 1, 11844, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 195, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">16, -, 226, 220, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 137, -</column>
<column name="Register">-, -, 136, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">3, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="AXI_CPU_s_axi_U">AXI_CPU_s_axi, 16, 0, 190, 180, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="am_addmul_10ns_8ns_13ns_23_4_1_U1">am_addmul_10ns_8ns_13ns_23_4_1, (i0 + i1) * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln17_fu_181_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln215_1_fu_319_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln215_fu_266_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln22_fu_359_p2">+, 0, 0, 14, 7, 1</column>
<column name="indvars_iv_next763_fu_207_p2">+, 0, 0, 14, 7, 1</column>
<column name="indvars_iv_next76_mid1_fu_221_p2">+, 0, 0, 14, 7, 2</column>
<column name="ret_4_fu_302_p2">+, 0, 0, 16, 9, 9</column>
<column name="ret_5_fu_343_p2">+, 0, 0, 18, 10, 10</column>
<column name="ret_6_fu_353_p2">+, 0, 0, 18, 10, 10</column>
<column name="icmp_ln17_fu_187_p2">icmp, 0, 0, 12, 14, 14</column>
<column name="icmp_ln18_fu_193_p2">icmp, 0, 0, 10, 7, 2</column>
<column name="select_ln17_1_fu_213_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln17_2_fu_227_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln17_fu_199_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_159_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_148_p4">9, 2, 14, 28</column>
<column name="ap_phi_mux_j_phi_fu_170_p4">9, 2, 7, 14</column>
<column name="i_reg_155">9, 2, 7, 14</column>
<column name="imageIn_address0">31, 6, 14, 84</column>
<column name="indvar_flatten_reg_144">9, 2, 14, 28</column>
<column name="j_reg_166">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln17_reg_402">14, 0, 14, 0</column>
<column name="add_ln22_reg_468">7, 0, 7, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_reg_155">7, 0, 7, 0</column>
<column name="icmp_ln17_reg_407">1, 0, 1, 0</column>
<column name="icmp_ln17_reg_407_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_144">14, 0, 14, 0</column>
<column name="j_reg_166">7, 0, 7, 0</column>
<column name="reg_177">8, 0, 8, 0</column>
<column name="ret_4_reg_448">9, 0, 9, 0</column>
<column name="ret_6_reg_463">10, 0, 10, 0</column>
<column name="select_ln17_1_reg_420">7, 0, 7, 0</column>
<column name="select_ln17_2_reg_428">7, 0, 7, 0</column>
<column name="select_ln17_reg_411">7, 0, 7, 0</column>
<column name="zext_ln22_reg_433">14, 0, 64, 50</column>
<column name="zext_ln22_reg_433_pp0_iter1_reg">14, 0, 64, 50</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXI_CPU_AWVALID">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_AWREADY">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_AWADDR">in, 16, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_WVALID">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_WREADY">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_WDATA">in, 32, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_WSTRB">in, 4, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_ARVALID">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_ARREADY">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_ARADDR">in, 16, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_RVALID">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_RREADY">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_RDATA">out, 32, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_RRESP">out, 2, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_BVALID">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_BREADY">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_BRESP">out, 2, s_axi, AXI_CPU, array</column>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, im_pros, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, im_pros, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, im_pros, return value</column>
</table>
</item>
</section>
</profile>
