Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Sep  4 15:09:32 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Alg_Test1_wrapper_timing_summary_routed.rpt -pb Alg_Test1_wrapper_timing_summary_routed.pb -rpx Alg_Test1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Alg_Test1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   61          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (18)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.904        0.000                      0                  569        0.158        0.000                      0                  569       41.160        0.000                       0                   232  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.163        0.000                      0                  430        0.158        0.000                      0                  430       41.160        0.000                       0                   232  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             78.904        0.000                      0                  139        0.943        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.163ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.602ns (17.787%)  route 2.782ns (82.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.146     7.714 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.851     8.564    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.442    88.137    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X9Y32          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[12]/C
                         clock pessimism              0.259    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.633    87.728    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[12]
  -------------------------------------------------------------------
                         required time                         87.728    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                 79.163    

Slack (MET) :             79.163ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.602ns (17.787%)  route 2.782ns (82.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.146     7.714 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.851     8.564    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.442    88.137    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X9Y32          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[15]/C
                         clock pessimism              0.259    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.633    87.728    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[15]
  -------------------------------------------------------------------
                         required time                         87.728    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                 79.163    

Slack (MET) :             79.179ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.602ns (18.376%)  route 2.674ns (81.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.146     7.714 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.742     8.456    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X10Y33         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.444    88.139    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y33         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[13]/C
                         clock pessimism              0.259    88.398    
                         clock uncertainty           -0.035    88.363    
    SLICE_X10Y33         FDRE (Setup_fdre_C_R)       -0.728    87.635    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[13]
  -------------------------------------------------------------------
                         required time                         87.635    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 79.179    

Slack (MET) :             79.179ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.602ns (18.376%)  route 2.674ns (81.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.146     7.714 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.742     8.456    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X10Y33         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.444    88.139    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y33         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[5]/C
                         clock pessimism              0.259    88.398    
                         clock uncertainty           -0.035    88.363    
    SLICE_X10Y33         FDRE (Setup_fdre_C_R)       -0.728    87.635    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[5]
  -------------------------------------------------------------------
                         required time                         87.635    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 79.179    

Slack (MET) :             79.245ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.602ns (18.741%)  route 2.610ns (81.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 88.142 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.146     7.714 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.678     8.392    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.447    88.142    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X8Y38          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[0]/C
                         clock pessimism              0.259    88.401    
                         clock uncertainty           -0.035    88.366    
    SLICE_X8Y38          FDRE (Setup_fdre_C_R)       -0.728    87.638    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[0]
  -------------------------------------------------------------------
                         required time                         87.638    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                 79.245    

Slack (MET) :             79.315ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.602ns (18.613%)  route 2.632ns (81.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.146     7.714 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.701     8.414    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.444    88.139    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X9Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[10]/C
                         clock pessimism              0.259    88.398    
                         clock uncertainty           -0.035    88.363    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.633    87.730    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[10]
  -------------------------------------------------------------------
                         required time                         87.730    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                 79.315    

Slack (MET) :             79.315ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.602ns (18.613%)  route 2.632ns (81.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.146     7.714 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.701     8.414    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.444    88.139    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X9Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[6]/C
                         clock pessimism              0.259    88.398    
                         clock uncertainty           -0.035    88.363    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.633    87.730    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[6]
  -------------------------------------------------------------------
                         required time                         87.730    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                 79.315    

Slack (MET) :             79.315ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.602ns (18.613%)  route 2.632ns (81.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.146     7.714 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.701     8.414    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.444    88.139    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X9Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[7]/C
                         clock pessimism              0.259    88.398    
                         clock uncertainty           -0.035    88.363    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.633    87.730    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[7]
  -------------------------------------------------------------------
                         required time                         87.730    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                 79.315    

Slack (MET) :             79.315ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.602ns (18.613%)  route 2.632ns (81.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.146     7.714 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.701     8.414    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.444    88.139    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X9Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[8]/C
                         clock pessimism              0.259    88.398    
                         clock uncertainty           -0.035    88.363    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.633    87.730    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[8]
  -------------------------------------------------------------------
                         required time                         87.730    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                 79.315    

Slack (MET) :             79.315ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.602ns (18.613%)  route 2.632ns (81.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.146     7.714 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.701     8.414    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.444    88.139    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X9Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[9]/C
                         clock pessimism              0.259    88.398    
                         clock uncertainty           -0.035    88.363    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.633    87.730    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[9]
  -------------------------------------------------------------------
                         required time                         87.730    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                 79.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/A_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.001%)  route 0.125ns (46.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.591     1.495    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y34          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.761    Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[6]
    SLICE_X4Y33          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.857     2.006    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y33          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[6]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X4Y33          FDCE (Hold_fdce_C_D)         0.076     1.603    Alg_Test1_i/Read_When_Push_0/U0/A_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/A_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.213%)  route 0.129ns (47.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.591     1.495    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y34          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[7]/Q
                         net (fo=2, routed)           0.129     1.765    Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[7]
    SLICE_X4Y33          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.857     2.006    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y33          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[7]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X4Y33          FDCE (Hold_fdce_C_D)         0.078     1.605    Alg_Test1_i/Read_When_Push_0/U0/A_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/A_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.201%)  route 0.124ns (46.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.593     1.497    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y38          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[21]/Q
                         net (fo=2, routed)           0.124     1.762    Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[21]
    SLICE_X4Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.860     2.009    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[21]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.071     1.601    Alg_Test1_i/Read_When_Push_0/U0/A_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/A_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.201%)  route 0.124ns (46.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.591     1.495    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y34          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[5]/Q
                         net (fo=2, routed)           0.124     1.760    Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[5]
    SLICE_X4Y33          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.857     2.006    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y33          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[5]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X4Y33          FDCE (Hold_fdce_C_D)         0.071     1.598    Alg_Test1_i/Read_When_Push_0/U0/A_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/A_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.593     1.497    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y38          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[20]/Q
                         net (fo=2, routed)           0.131     1.769    Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[20]
    SLICE_X4Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.860     2.009    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[20]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.075     1.605    Alg_Test1_i/Read_When_Push_0/U0/A_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/A_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.591     1.495    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y34          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[4]/Q
                         net (fo=2, routed)           0.131     1.767    Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[4]
    SLICE_X4Y33          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.857     2.006    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y33          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[4]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X4Y33          FDCE (Hold_fdce_C_D)         0.075     1.602    Alg_Test1_i/Read_When_Push_0/U0/A_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.588     1.492    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y33          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     1.633 r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[0]/Q
                         net (fo=1, routed)           0.086     1.718    Alg_Test1_i/RW_ROUTER_0/U0/A_read[0]
    SLICE_X5Y33          LUT3 (Prop_lut3_I0_O)        0.045     1.763 r  Alg_Test1_i/RW_ROUTER_0/U0/A[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    Alg_Test1_i/RW_ROUTER_0/U0/p_1_in[0]
    SLICE_X5Y33          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.857     2.006    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X5Y33          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]/C
                         clock pessimism             -0.501     1.505    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.091     1.596    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/mess_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.853%)  route 0.088ns (32.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.591     1.495    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X0Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           0.088     1.724    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X1Y36          LUT4 (Prop_lut4_I2_O)        0.045     1.769 r  Alg_Test1_i/Read_When_Push_0/U0/mess_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    Alg_Test1_i/Read_When_Push_0/U0/mess_cnt[0]_i_1_n_0
    SLICE_X1Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/mess_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X1Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/mess_cnt_reg[0]/C
                         clock pessimism             -0.502     1.508    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.092     1.600    Alg_Test1_i/Read_When_Push_0/U0/mess_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Write_All_Adresses_0/U0/write_data_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.428%)  route 0.128ns (47.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.562     1.466    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X9Y36          FDPE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/write_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  Alg_Test1_i/Write_All_Adresses_0/U0/write_data_reg[3]/Q
                         net (fo=2, routed)           0.128     1.735    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_write[3]
    SLICE_X10Y36         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.831     1.980    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y36         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[3]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.063     1.564    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Write_All_Adresses_0/U0/write_data_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.196%)  route 0.124ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.562     1.466    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X9Y36          FDPE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/write_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  Alg_Test1_i/Write_All_Adresses_0/U0/write_data_reg[11]/Q
                         net (fo=2, routed)           0.124     1.731    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_write[11]
    SLICE_X10Y36         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.831     1.980    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y36         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[11]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.059     1.560    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X5Y33    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X7Y34    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X7Y34    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X7Y37    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X7Y37    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y33    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y33    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X7Y34    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X7Y34    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X7Y34    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X7Y34    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X5Y33    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X5Y33    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X7Y34    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X7Y34    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X7Y34    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X7Y34    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.943ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.904ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.580ns (14.422%)  route 3.442ns (85.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     7.692 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.510     9.202    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X6Y30          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.506    88.201    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X6Y30          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[0]/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X6Y30          FDCE (Recov_fdce_C_CLR)     -0.319    88.106    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         88.106    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 78.904    

Slack (MET) :             78.904ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.580ns (14.422%)  route 3.442ns (85.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     7.692 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.510     9.202    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X6Y30          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.506    88.201    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X6Y30          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[1]/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X6Y30          FDCE (Recov_fdce_C_CLR)     -0.319    88.106    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         88.106    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 78.904    

Slack (MET) :             78.904ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.580ns (14.422%)  route 3.442ns (85.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     7.692 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.510     9.202    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X6Y30          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.506    88.201    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X6Y30          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[2]/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X6Y30          FDCE (Recov_fdce_C_CLR)     -0.319    88.106    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         88.106    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 78.904    

Slack (MET) :             78.904ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.580ns (14.422%)  route 3.442ns (85.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     7.692 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.510     9.202    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X6Y30          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.506    88.201    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X6Y30          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[3]/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X6Y30          FDCE (Recov_fdce_C_CLR)     -0.319    88.106    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         88.106    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 78.904    

Slack (MET) :             78.944ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/state_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.606ns (16.408%)  route 3.087ns (83.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.631     7.267    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X4Y35          LUT1 (Prop_lut1_I0_O)        0.150     7.417 f  Alg_Test1_i/RW_ROUTER_0/U0/led1_i_1/O
                         net (fo=18, routed)          1.456     8.873    Alg_Test1_i/RW_ROUTER_0/U0/p_0_in
    SLICE_X7Y30          FDCE                                         f  Alg_Test1_i/RW_ROUTER_0/U0/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.506    88.201    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X7Y30          FDCE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/state_reg/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X7Y30          FDCE (Recov_fdce_C_CLR)     -0.607    87.818    Alg_Test1_i/RW_ROUTER_0/U0/state_reg
  -------------------------------------------------------------------
                         required time                         87.818    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                 78.944    

Slack (MET) :             78.969ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.580ns (14.981%)  route 3.292ns (85.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     7.692 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.360     9.051    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X5Y31          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.507    88.202    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y31          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[0]/C
                         clock pessimism              0.259    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X5Y31          FDCE (Recov_fdce_C_CLR)     -0.405    88.021    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[0]
  -------------------------------------------------------------------
                         required time                         88.021    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 78.969    

Slack (MET) :             78.969ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.580ns (14.981%)  route 3.292ns (85.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     7.692 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.360     9.051    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X5Y31          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.507    88.202    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y31          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[1]/C
                         clock pessimism              0.259    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X5Y31          FDCE (Recov_fdce_C_CLR)     -0.405    88.021    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[1]
  -------------------------------------------------------------------
                         required time                         88.021    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 78.969    

Slack (MET) :             78.969ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.580ns (14.981%)  route 3.292ns (85.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     7.692 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.360     9.051    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X5Y31          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.507    88.202    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y31          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[2]/C
                         clock pessimism              0.259    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X5Y31          FDCE (Recov_fdce_C_CLR)     -0.405    88.021    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[2]
  -------------------------------------------------------------------
                         required time                         88.021    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 78.969    

Slack (MET) :             78.969ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.580ns (14.981%)  route 3.292ns (85.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     7.692 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.360     9.051    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X5Y31          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.507    88.202    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y31          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[4]/C
                         clock pessimism              0.259    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X5Y31          FDCE (Recov_fdce_C_CLR)     -0.405    88.021    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[4]
  -------------------------------------------------------------------
                         required time                         88.021    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 78.969    

Slack (MET) :             78.969ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.580ns (14.981%)  route 3.292ns (85.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.636     5.180    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.932     7.568    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     7.692 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          1.360     9.051    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X5Y31          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.507    88.202    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y31          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[5]/C
                         clock pessimism              0.259    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X5Y31          FDCE (Recov_fdce_C_CLR)     -0.405    88.021    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[5]
  -------------------------------------------------------------------
                         required time                         88.021    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 78.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.185ns (23.203%)  route 0.612ns (76.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.498    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.437     2.075    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.044     2.119 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.176     2.295    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X3Y36          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[12]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X3Y36          FDCE (Remov_fdce_C_CLR)     -0.158     1.352    Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.185ns (23.203%)  route 0.612ns (76.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.498    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.437     2.075    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.044     2.119 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.176     2.295    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X3Y36          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[13]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X3Y36          FDCE (Remov_fdce_C_CLR)     -0.158     1.352    Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.185ns (23.203%)  route 0.612ns (76.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.498    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.437     2.075    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.044     2.119 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.176     2.295    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X3Y36          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[14]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X3Y36          FDCE (Remov_fdce_C_CLR)     -0.158     1.352    Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.185ns (23.203%)  route 0.612ns (76.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.498    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.437     2.075    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.044     2.119 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.176     2.295    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X3Y36          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[15]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X3Y36          FDCE (Remov_fdce_C_CLR)     -0.158     1.352    Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.185ns (22.083%)  route 0.653ns (77.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.498    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.437     2.075    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.044     2.119 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.216     2.335    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X1Y36          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X1Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X1Y36          FDCE (Remov_fdce_C_CLR)     -0.158     1.352    Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/mess_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.185ns (22.083%)  route 0.653ns (77.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.498    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.437     2.075    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.044     2.119 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.216     2.335    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X1Y36          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/mess_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X1Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/mess_cnt_reg[0]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X1Y36          FDCE (Remov_fdce_C_CLR)     -0.158     1.352    Alg_Test1_i/Read_When_Push_0/U0/mess_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.185ns (21.969%)  route 0.657ns (78.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.498    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.437     2.075    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.044     2.119 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.221     2.340    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X0Y36          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X0Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X0Y36          FDCE (Remov_fdce_C_CLR)     -0.158     1.352    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.185ns (21.969%)  route 0.657ns (78.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.498    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.437     2.075    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.044     2.119 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.221     2.340    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X0Y36          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X0Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X0Y36          FDCE (Remov_fdce_C_CLR)     -0.158     1.352    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.185ns (21.969%)  route 0.657ns (78.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.498    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.437     2.075    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.044     2.119 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.221     2.340    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X0Y36          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X0Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X0Y36          FDCE (Remov_fdce_C_CLR)     -0.158     1.352    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.185ns (21.969%)  route 0.657ns (78.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.498    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.437     2.075    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.044     2.119 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.221     2.340    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X0Y36          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X0Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X0Y36          FDCE (Remov_fdce_C_CLR)     -0.158     1.352    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.988    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.062ns  (logic 3.976ns (39.513%)  route 6.086ns (60.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.627     5.171    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X5Y33          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[4]/Q
                         net (fo=1, routed)           6.086    11.713    A_OBUF[4]
    A14                  OBUF (Prop_obuf_I_O)         3.520    15.233 r  A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.233    A[4]
    A14                                                               r  A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.307ns  (logic 4.099ns (44.039%)  route 5.208ns (55.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.627     5.171    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X5Y33          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.419     5.590 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[1]/Q
                         net (fo=1, routed)           5.208    10.798    A_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.680    14.477 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.477    A[1]
    H1                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.149ns  (logic 3.961ns (43.296%)  route 5.188ns (56.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.627     5.171    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X5Y33          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[6]/Q
                         net (fo=1, routed)           5.188    10.815    A_OBUF[6]
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.320 r  A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.320    A[6]
    J1                                                                r  A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.114ns  (logic 4.101ns (44.992%)  route 5.014ns (55.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.627     5.171    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X5Y33          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.419     5.590 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[7]/Q
                         net (fo=1, routed)           5.014    10.604    A_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         3.682    14.285 r  A_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.285    A[7]
    K2                                                                r  A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.109ns  (logic 4.095ns (44.962%)  route 5.013ns (55.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.627     5.171    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X5Y33          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.419     5.590 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[5]/Q
                         net (fo=1, routed)           5.013    10.603    A_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         3.676    14.280 r  A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.280    A[5]
    J3                                                                r  A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.915ns  (logic 4.160ns (46.668%)  route 4.755ns (53.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.630     5.174    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X6Y36          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478     5.652 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/Q
                         net (fo=1, routed)           4.755    10.407    A_OBUF[13]
    M2                   OBUF (Prop_obuf_I_O)         3.682    14.089 r  A_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.089    A[13]
    M2                                                                r  A[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.860ns  (logic 4.116ns (46.454%)  route 4.744ns (53.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.627     5.171    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X5Y33          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.419     5.590 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[3]/Q
                         net (fo=1, routed)           4.744    10.334    A_OBUF[3]
    B15                  OBUF (Prop_obuf_I_O)         3.697    14.031 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.031    A[3]
    B15                                                               r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.830ns  (logic 3.977ns (45.045%)  route 4.852ns (54.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.628     5.172    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X7Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[8]/Q
                         net (fo=1, routed)           4.852    10.480    A_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.002 r  A_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.002    A[8]
    L1                                                                r  A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.752ns  (logic 4.107ns (46.924%)  route 4.645ns (53.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.628     5.172    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X7Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[9]/Q
                         net (fo=1, routed)           4.645    10.236    A_OBUF[9]
    L2                   OBUF (Prop_obuf_I_O)         3.688    13.924 r  A_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.924    A[9]
    L2                                                                r  A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.737ns  (logic 3.967ns (45.405%)  route 4.770ns (54.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.628     5.172    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X7Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/Q
                         net (fo=1, routed)           4.770    10.398    A_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.511    13.909 r  A_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.909    A[10]
    M1                                                                r  A[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/WE_n_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.185ns (18.821%)  route 0.798ns (81.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.594     1.498    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.437     2.075    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.044     2.119 r  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.361     2.481    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X3Y31          LDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/WE_n_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.367ns (78.942%)  route 0.365ns (21.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.591     1.495    Alg_Test1_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y35          FDRE                                         r  Alg_Test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Alg_Test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.365     2.000    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.226 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.226    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.005ns (44.710%)  route 1.243ns (55.290%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.557     1.461    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X9Y29          FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDPE (Prop_fdpe_C_Q)         0.128     1.589 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[7]/Q
                         net (fo=1, routed)           1.243     2.831    gen_iobuf[7].iobuf_inst/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.708 r  gen_iobuf[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.708    DQ[7]
    U4                                                                r  DQ[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.026ns (45.223%)  route 1.243ns (54.777%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.562     1.466    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y35         FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDPE (Prop_fdpe_C_Q)         0.148     1.614 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[3]/Q
                         net (fo=1, routed)           1.243     2.856    gen_iobuf[3].iobuf_inst/T
    W3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.734 r  gen_iobuf[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.734    DQ[3]
    W3                                                                r  DQ[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 0.965ns (40.415%)  route 1.423ns (59.585%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.557     1.461    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X9Y29          FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDPE (Prop_fdpe_C_Q)         0.141     1.602 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[6]/Q
                         net (fo=1, routed)           1.423     3.024    gen_iobuf[6].iobuf_inst/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.848 r  gen_iobuf[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.848    DQ[6]
    V4                                                                r  DQ[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 0.988ns (41.328%)  route 1.403ns (58.672%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.562     1.466    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y35         FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDPE (Prop_fdpe_C_Q)         0.164     1.630 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[2]/Q
                         net (fo=1, routed)           1.403     3.032    gen_iobuf[2].iobuf_inst/T
    V2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.856 r  gen_iobuf[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.856    DQ[2]
    V2                                                                r  DQ[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 0.988ns (40.862%)  route 1.430ns (59.138%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.560     1.464    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y32         FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDPE (Prop_fdpe_C_Q)         0.164     1.628 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[4]/Q
                         net (fo=1, routed)           1.430     3.058    gen_iobuf[4].iobuf_inst/T
    V3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.882 r  gen_iobuf[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.882    DQ[4]
    V3                                                                r  DQ[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.025ns (42.323%)  route 1.397ns (57.677%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.560     1.464    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y32         FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.612 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[5]/Q
                         net (fo=1, routed)           1.397     3.008    gen_iobuf[5].iobuf_inst/T
    W5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.885 r  gen_iobuf[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.885    DQ[5]
    W5                                                                r  DQ[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.025ns (42.287%)  route 1.399ns (57.713%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.562     1.466    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y35         FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDPE (Prop_fdpe_C_Q)         0.148     1.614 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[1]/Q
                         net (fo=1, routed)           1.399     3.013    gen_iobuf[1].iobuf_inst/T
    W2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.890 r  gen_iobuf[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.890    DQ[1]
    W2                                                                r  DQ[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.347ns (55.534%)  route 1.078ns (44.466%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.562     1.466    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X9Y34          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[8]/Q
                         net (fo=1, routed)           1.078     2.685    gen_iobuf[8].iobuf_inst/I
    V5                   OBUFT (Prop_obuft_I_O)       1.206     3.890 r  gen_iobuf[8].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.890    DQ[8]
    V5                                                                r  DQ[8] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Alg_Test1_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.601ns  (logic 1.587ns (28.335%)  route 4.014ns (71.665%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.635     5.098    Alg_Test1_i/Switchmod_0/U0/i_signal
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.124     5.222 r  Alg_Test1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.378     5.601    Alg_Test1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.517     4.882    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Alg_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.411ns  (logic 1.587ns (29.326%)  route 3.825ns (70.674%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.635     5.098    Alg_Test1_i/Switchmod_0/U0/i_signal
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.124     5.222 r  Alg_Test1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.189     5.411    Alg_Test1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.517     4.882    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Alg_Test1_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.613ns (30.733%)  route 3.635ns (69.267%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.635     5.098    Alg_Test1_i/Switchmod_0/U0/i_signal
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.150     5.248 r  Alg_Test1_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     5.248    Alg_Test1_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.517     4.882    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.196ns  (logic 1.580ns (30.414%)  route 3.615ns (69.586%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn1_IBUF_inst/O
                         net (fo=3, routed)           3.615     5.072    Alg_Test1_i/Read_When_Push_0/U0/btn1
    SLICE_X1Y36          LUT3 (Prop_lut3_I0_O)        0.124     5.196 r  Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_i_1/O
                         net (fo=1, routed)           0.000     5.196    Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_i_1_n_0
    SLICE_X1Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.514     4.879    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X1Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Alg_Test1_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.463ns (29.001%)  route 3.582ns (70.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.582     5.045    Alg_Test1_i/Switchmod_0/U0/i_signal
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.517     4.882    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 DQ[8]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.765ns  (logic 1.450ns (30.425%)  route 3.315ns (69.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  DQ[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[8].iobuf_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_iobuf[8].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.315     4.765    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[8]
    SLICE_X5Y34          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.511     4.876    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X5Y34          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[8]/C

Slack:                    inf
  Source:                 DQ[10]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.751ns  (logic 1.465ns (30.840%)  route 3.286ns (69.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  DQ[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[10].iobuf_inst/IO
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  gen_iobuf[10].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.286     4.751    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[10]
    SLICE_X2Y32          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.511     4.876    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X2Y32          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[10]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.701ns  (logic 1.580ns (33.615%)  route 3.121ns (66.385%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn1_IBUF_inst/O
                         net (fo=3, routed)           3.121     4.577    Alg_Test1_i/Read_When_Push_0/U0/btn1
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.124     4.701 r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.701    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X0Y36          FDPE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.514     4.879    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X0Y36          FDPE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.698ns  (logic 1.580ns (33.636%)  route 3.118ns (66.364%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn1_IBUF_inst/O
                         net (fo=3, routed)           3.118     4.574    Alg_Test1_i/Read_When_Push_0/U0/btn1
    SLICE_X0Y36          LUT3 (Prop_lut3_I2_O)        0.124     4.698 r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.698    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.514     4.879    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X0Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 DQ[14]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.658ns  (logic 1.477ns (31.701%)  route 3.181ns (68.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  DQ[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[14].iobuf_inst/IO
    U7                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  gen_iobuf[14].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.181     4.658    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[14]
    SLICE_X3Y32          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         1.511     4.876    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y32          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/WE_n_reg/G
                            (positive level-sensitive latch)
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/WE_n_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.241%)  route 0.207ns (49.759%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          LDCE                         0.000     0.000 r  Alg_Test1_i/Read_When_Push_0/U0/WE_n_reg/G
    SLICE_X3Y31          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  Alg_Test1_i/Read_When_Push_0/U0/WE_n_reg/Q
                         net (fo=1, routed)           0.207     0.370    Alg_Test1_i/RW_ROUTER_0/U0/WE_n_read
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.046     0.416 r  Alg_Test1_i/RW_ROUTER_0/U0/WE_n_i_1/O
                         net (fo=1, routed)           0.000     0.416    Alg_Test1_i/RW_ROUTER_0/U0/WE_n_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/WE_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.855     2.004    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y31          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/WE_n_reg/C

Slack:                    inf
  Source:                 DQ[2]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.223ns (17.046%)  route 1.083ns (82.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DQ[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[2].iobuf_inst/IO
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  gen_iobuf[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.083     1.306    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[2]
    SLICE_X1Y34          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.860     2.009    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X1Y34          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[2]/C

Slack:                    inf
  Source:                 DQ[3]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.239ns (15.782%)  route 1.273ns (84.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  DQ[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].iobuf_inst/IO
    W3                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  gen_iobuf[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.273     1.511    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[3]
    SLICE_X5Y35          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.859     2.008    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X5Y35          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[3]/C

Slack:                    inf
  Source:                 DQ[1]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.237ns (15.099%)  route 1.331ns (84.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  DQ[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[1].iobuf_inst/IO
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  gen_iobuf[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.331     1.567    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[1]
    SLICE_X5Y35          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.859     2.008    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X5Y35          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[1]/C

Slack:                    inf
  Source:                 DQ[7]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.212ns (13.442%)  route 1.368ns (86.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  DQ[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[7].iobuf_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  gen_iobuf[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.368     1.581    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[7]
    SLICE_X3Y32          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.858     2.007    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y32          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[7]/C

Slack:                    inf
  Source:                 DQ[4]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.222ns (13.953%)  route 1.366ns (86.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  DQ[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[4].iobuf_inst/IO
    V3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  gen_iobuf[4].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.366     1.588    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[4]
    SLICE_X1Y34          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.860     2.009    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X1Y34          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[4]/C

Slack:                    inf
  Source:                 DQ[13]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.592ns  (logic 0.217ns (13.639%)  route 1.374ns (86.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  DQ[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[13].iobuf_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  gen_iobuf[13].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.374     1.592    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[13]
    SLICE_X2Y32          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.858     2.007    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X2Y32          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[13]/C

Slack:                    inf
  Source:                 DQ[6]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.236ns (14.804%)  route 1.359ns (85.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  DQ[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[6].iobuf_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  gen_iobuf[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.359     1.595    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[6]
    SLICE_X3Y32          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.858     2.007    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y32          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[6]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.269ns (16.725%)  route 1.341ns (83.275%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn1_IBUF_inst/O
                         net (fo=3, routed)           1.341     1.565    Alg_Test1_i/Read_When_Push_0/U0/btn1
    SLICE_X0Y36          LUT3 (Prop_lut3_I2_O)        0.045     1.610 r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.610    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X0Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.269ns (16.715%)  route 1.342ns (83.285%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn1_IBUF_inst/O
                         net (fo=3, routed)           1.342     1.566    Alg_Test1_i/Read_When_Push_0/U0/btn1
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.045     1.611 r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.611    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X0Y36          FDPE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=231, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X0Y36          FDPE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[0]/C





