Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d2444bd97118466ca0d8fb3761da38ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 32 into 'rom' is out of bounds [C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/rom.sv:54]
WARNING: [VRFC 10-3705] select index 33 into 'rom' is out of bounds [C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/rom.sv:55]
WARNING: [VRFC 10-3705] select index 34 into 'rom' is out of bounds [C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/rom.sv:56]
WARNING: [VRFC 10-3705] select index 35 into 'rom' is out of bounds [C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/rom.sv:57]
WARNING: [VRFC 10-3705] select index 36 into 'rom' is out of bounds [C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/rom.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
