<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="my_single_port_RAM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="my_single_port_RAM.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="my_single_port_RAM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="my_single_port_RAM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="my_single_port_RAM.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="my_single_port_RAM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="my_single_port_RAM.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="my_single_port_RAM.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="my_single_port_RAM.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="my_single_port_RAM.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="my_single_port_RAM.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_single_port_RAM.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="my_single_port_RAM.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="my_single_port_RAM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="my_single_port_RAM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="my_single_port_RAM.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="my_single_port_RAM.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="my_single_port_RAM.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="my_single_port_RAM.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="my_single_port_RAM.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="my_single_port_RAM.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="my_single_port_RAM_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="my_single_port_RAM_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="my_single_port_RAM_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="my_single_port_RAM_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="my_single_port_RAM_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="my_single_port_RAM_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_single_port_RAM_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_single_port_RAM_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="my_single_port_RAM_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="my_single_port_RAM_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_single_port_RAM_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="my_single_port_RAM_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="my_single_port_RAM_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_single_port_RAM_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="my_single_port_RAM_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="my_single_port_RAM_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_single_port_RAM_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="my_single_port_RAM_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_single_port_RAM_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="my_single_port_ram.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="my_single_port_ram.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="my_single_port_ram.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1553368038" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1553368038">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1553370076" xil_pn:in_ck="-7069933331833130263" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1553370076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="my_single_port_RAM.vhd"/>
      <outfile xil_pn:name="my_single_port_RAM_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1553370079" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2325865585780602315" xil_pn:start_ts="1553370079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553370079" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1103591068245759821" xil_pn:start_ts="1553370079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553368038" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3507872912785831782" xil_pn:start_ts="1553368038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553370079" xil_pn:in_ck="-7069933331833130263" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1553370079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="my_single_port_RAM.vhd"/>
      <outfile xil_pn:name="my_single_port_RAM_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1553370082" xil_pn:in_ck="-7069933331833130263" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5995950620652161878" xil_pn:start_ts="1553370079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="my_single_port_RAM_tb_beh.prj"/>
      <outfile xil_pn:name="my_single_port_RAM_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1553370082" xil_pn:in_ck="1643383877761964398" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8373164492948007223" xil_pn:start_ts="1553370082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="my_single_port_RAM_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1553368662" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1553368662">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1553368662" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7267985231108907829" xil_pn:start_ts="1553368662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553368662" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3507872912785831782" xil_pn:start_ts="1553368662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553368662" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1553368662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553368662" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3393368177972386611" xil_pn:start_ts="1553368662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553368662" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1553368662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553368662" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7230554362604967324" xil_pn:start_ts="1553368662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553369824" xil_pn:in_ck="-703713973996100102" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8277558663571281933" xil_pn:start_ts="1553369818">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="my_single_port_RAM.lso"/>
      <outfile xil_pn:name="my_single_port_RAM.ngc"/>
      <outfile xil_pn:name="my_single_port_RAM.ngr"/>
      <outfile xil_pn:name="my_single_port_RAM.prj"/>
      <outfile xil_pn:name="my_single_port_RAM.stx"/>
      <outfile xil_pn:name="my_single_port_RAM.syr"/>
      <outfile xil_pn:name="my_single_port_RAM.xst"/>
      <outfile xil_pn:name="my_single_port_RAM_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1553369199" xil_pn:in_ck="-1300576246385501755" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-295638227018180510" xil_pn:start_ts="1553369199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553369829" xil_pn:in_ck="-7915089519606719595" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5689835946247479973" xil_pn:start_ts="1553369824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="my_single_port_RAM.bld"/>
      <outfile xil_pn:name="my_single_port_RAM.ngd"/>
      <outfile xil_pn:name="my_single_port_RAM_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1553369834" xil_pn:in_ck="-5671773949869605642" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1553369829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="my_single_port_RAM.pcf"/>
      <outfile xil_pn:name="my_single_port_RAM_map.map"/>
      <outfile xil_pn:name="my_single_port_RAM_map.mrp"/>
      <outfile xil_pn:name="my_single_port_RAM_map.ncd"/>
      <outfile xil_pn:name="my_single_port_RAM_map.ngm"/>
      <outfile xil_pn:name="my_single_port_RAM_map.xrpt"/>
      <outfile xil_pn:name="my_single_port_RAM_summary.xml"/>
      <outfile xil_pn:name="my_single_port_RAM_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1553369842" xil_pn:in_ck="-7810626550185943313" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1553369834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="my_single_port_RAM.ncd"/>
      <outfile xil_pn:name="my_single_port_RAM.pad"/>
      <outfile xil_pn:name="my_single_port_RAM.par"/>
      <outfile xil_pn:name="my_single_port_RAM.ptwx"/>
      <outfile xil_pn:name="my_single_port_RAM.unroutes"/>
      <outfile xil_pn:name="my_single_port_RAM.xpi"/>
      <outfile xil_pn:name="my_single_port_RAM_pad.csv"/>
      <outfile xil_pn:name="my_single_port_RAM_pad.txt"/>
      <outfile xil_pn:name="my_single_port_RAM_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1553369852" xil_pn:in_ck="-703713973996108979" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1553369844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="my_single_port_RAM.ut"/>
      <outfile xil_pn:name="my_single_port_ram.bgn"/>
      <outfile xil_pn:name="my_single_port_ram.bit"/>
      <outfile xil_pn:name="my_single_port_ram.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1553369842" xil_pn:in_ck="-6641523975815821582" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1553369839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="my_single_port_RAM.twr"/>
      <outfile xil_pn:name="my_single_port_RAM.twx"/>
    </transform>
  </transforms>

</generated_project>
