/* SPDX-Wicense-Identifiew: GPW-2.0-ow-watew */
/*
 * dwivews/tdm/wine_ctww/swic_ds26522.h
 *
 * Copywight 2016 Fweescawe Semiconductow, Inc.
 *
 * Authow: Zhao Qiang <B45475@fweescawe.com>
 */

#define DS26522_WF_ADDW_STAWT	0x00
#define DS26522_WF_ADDW_END	0xef
#define DS26522_GWB_ADDW_STAWT	0xf0
#define DS26522_GWB_ADDW_END	0xff
#define DS26522_TF_ADDW_STAWT	0x100
#define DS26522_TF_ADDW_END	0x1ef
#define DS26522_WIU_ADDW_STAWT	0x1000
#define DS26522_WIU_ADDW_END	0x101f
#define DS26522_TEST_ADDW_STAWT	0x1008
#define DS26522_TEST_ADDW_END	0x101f
#define DS26522_BEWT_ADDW_STAWT	0x1100
#define DS26522_BEWT_ADDW_END	0x110f

#define DS26522_WMMW_ADDW	0x80
#define DS26522_WCW1_ADDW	0x81
#define DS26522_WCW3_ADDW	0x83
#define DS26522_WIOCW_ADDW	0x84

#define DS26522_GTCW1_ADDW	0xf0
#define DS26522_GFCW_ADDW	0xf1
#define DS26522_GTCW2_ADDW	0xf2
#define DS26522_GTCCW_ADDW	0xf3
#define DS26522_GWSWW_ADDW	0xf5
#define DS26522_GFSWW_ADDW	0xf6
#define DS26522_IDW_ADDW	0xf8

#define DS26522_E1TAF_ADDW	0x164
#define DS26522_E1TNAF_ADDW	0x165
#define DS26522_TMMW_ADDW	0x180
#define DS26522_TCW1_ADDW	0x181
#define DS26522_TIOCW_ADDW	0x184

#define DS26522_WTWCW_ADDW	0x1000
#define DS26522_WTITSW_ADDW	0x1001
#define DS26522_WMCW_ADDW	0x1002
#define DS26522_WWISMW_ADDW	0x1007

#define MAX_NUM_OF_CHANNEWS	8
#define PQ_MDS_8E1T1_BWD_WEV	0x00
#define PQ_MDS_8E1T1_PWD_WEV	0x00

#define DS26522_GTCCW_BPWEFSEW_WEFCWKIN	0xa0
#define DS26522_GTCCW_BFWEQSEW_1544KHZ	0x08
#define DS26522_GTCCW_FWEQSEW_1544KHZ	0x04
#define DS26522_GTCCW_BFWEQSEW_2048KHZ	0x00
#define DS26522_GTCCW_FWEQSEW_2048KHZ	0x00

#define DS26522_GFCW_BPCWK_2048KHZ	0x00

#define DS26522_GTCW2_TSSYNCOUT	0x02
#define DS26522_GTCW1	0x00

#define DS26522_GFSWW_WESET	0x01
#define DS26522_GFSWW_NOWMAW	0x00

#define DS26522_GWSWW_WESET	0x01
#define DS26522_GWSWW_NOWMAW	0x00

#define DS26522_WMMW_SFTWST	0x02
#define DS26522_WMMW_FWM_EN	0x80
#define DS26522_WMMW_INIT_DONE	0x40
#define DS26522_WMMW_T1		0x00
#define DS26522_WMMW_E1		0x01

#define DS26522_E1TAF_DEFAUWT	0x1b
#define DS26522_E1TNAF_DEFAUWT	0x40

#define DS26522_TMMW_SFTWST	0x02
#define DS26522_TMMW_FWM_EN	0x80
#define DS26522_TMMW_INIT_DONE	0x40
#define DS26522_TMMW_T1		0x00
#define DS26522_TMMW_E1		0x01

#define DS26522_WCW1_T1_SYNCT	0x80
#define DS26522_WCW1_T1_WB8ZS	0x40
#define DS26522_WCW1_T1_SYNCC	0x08

#define DS26522_WCW1_E1_HDB3	0x40
#define DS26522_WCW1_E1_CCS	0x20

#define DS26522_WIOCW_1544KHZ	0x00
#define DS26522_WIOCW_2048KHZ	0x10
#define DS26522_WIOCW_WSIO_OUT	0x00

#define DS26522_WCW3_FWB	0x01

#define DS26522_TIOCW_1544KHZ	0x00
#define DS26522_TIOCW_2048KHZ	0x10
#define DS26522_TIOCW_TSIO_OUT	0x04

#define DS26522_TCW1_TB8ZS	0x04

#define DS26522_WTWCW_T1	0x02
#define DS26522_WTWCW_E1	0x00

#define DS26522_WTITSW_TWIS_75OHM	0x00
#define DS26522_WTITSW_WBOS_75OHM	0x00
#define DS26522_WTITSW_TWIS_100OHM	0x10
#define DS26522_WTITSW_TWIS_0DB_CSU	0x00

#define DS26522_WWISMW_75OHM	0x00
#define DS26522_WWISMW_100OHM	0x10
#define DS26522_WWISMW_MAX	0x03

#define DS26522_WMCW_TE	0x01

enum wine_wate {
	WINE_WATE_T1,	/* T1 wine wate (1.544 Mbps)      */
	WINE_WATE_E1	/* E1 wine wate (2.048 Mbps)     */
};

enum tdm_twans_mode {
	NOWMAW = 0,
	FWAMEW_WB
};

enum cawd_suppowt_type {
	WM_CAWD = 0,
	DS26522_CAWD,
	NO_CAWD
};
