// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module streamBnRelu_l0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        rep_dout,
        rep_empty_n,
        rep_read
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_pp0_stage0 = 7'd4;
parameter    ap_ST_fsm_pp0_stage1 = 7'd8;
parameter    ap_ST_fsm_pp0_stage2 = 7'd16;
parameter    ap_ST_fsm_pp0_stage3 = 7'd32;
parameter    ap_ST_fsm_state11 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [415:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [127:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] rep_dout;
input   rep_empty_n;
output   rep_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_read;
reg out_V_V_write;
reg rep_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln244_reg_642;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln244_reg_642_pp0_iter1_reg;
reg    rep_blk_n;
reg   [39:0] indvar_flatten_reg_205;
reg   [25:0] reg_454;
reg    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state6_pp0_stage3_iter0;
reg    ap_block_state10_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
reg   [25:0] reg_459;
reg   [25:0] reg_464;
reg   [25:0] reg_469;
reg   [25:0] reg_474;
reg   [25:0] reg_479;
reg   [25:0] reg_484;
reg   [25:0] reg_489;
reg   [25:0] reg_494;
reg   [25:0] reg_499;
reg   [25:0] reg_504;
reg   [25:0] reg_509;
reg   [25:0] reg_514;
reg   [25:0] reg_519;
reg   [25:0] reg_524;
reg   [31:0] rep_read_reg_631;
reg    ap_block_state1;
wire   [39:0] bound_fu_569_p2;
reg   [39:0] bound_reg_637;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln244_fu_575_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [39:0] add_ln244_1_fu_580_p2;
reg   [39:0] add_ln244_1_reg_646;
wire   [25:0] trunc_ln647_fu_586_p1;
reg   [25:0] trunc_ln647_reg_651;
wire   [3:0] grp_bn_qurelu_fixed_fu_216_ap_return;
reg   [3:0] p_0_0_i_reg_656;
wire   [3:0] grp_bn_qurelu_fixed_fu_225_ap_return;
reg   [3:0] p_0_0_1_i_reg_661;
wire   [3:0] grp_bn_qurelu_fixed_fu_234_ap_return;
reg   [3:0] p_0_0_2_i_reg_666;
wire   [3:0] grp_bn_qurelu_fixed_fu_243_ap_return;
reg   [3:0] p_0_0_3_i_reg_671;
wire   [3:0] grp_bn_qurelu_fixed_fu_252_ap_return;
reg   [3:0] p_0_0_4_i_reg_676;
wire   [3:0] grp_bn_qurelu_fixed_fu_261_ap_return;
reg   [3:0] p_0_0_5_i_reg_681;
wire   [3:0] grp_bn_qurelu_fixed_fu_270_ap_return;
reg   [3:0] p_0_0_6_i_reg_686;
wire   [3:0] grp_bn_qurelu_fixed_fu_279_ap_return;
reg   [3:0] p_0_0_7_i_reg_691;
wire   [25:0] trunc_ln647_3_fu_590_p1;
reg   [25:0] trunc_ln647_3_reg_696;
reg   [3:0] p_0_0_8_i_reg_701;
reg   [3:0] p_0_0_9_i_reg_706;
reg   [3:0] p_0_0_i_91_reg_711;
reg   [3:0] p_0_0_10_i_reg_716;
reg   [3:0] p_0_0_11_i_reg_721;
reg   [3:0] p_0_0_12_i_reg_726;
reg   [3:0] p_0_0_13_i_reg_731;
reg   [3:0] p_0_0_14_i_reg_736;
reg   [3:0] p_013_0_i_reg_741;
reg   [3:0] p_013_0_1_i_reg_746;
reg   [3:0] p_013_0_2_i_reg_751;
reg   [3:0] p_013_0_3_i_reg_756;
reg   [3:0] p_013_0_4_i_reg_761;
reg   [3:0] p_013_0_5_i_reg_766;
reg   [3:0] p_013_0_6_i_reg_771;
reg   [3:0] p_013_0_7_i_reg_776;
reg   [3:0] p_013_0_8_i_reg_781;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [3:0] p_013_0_9_i_reg_786;
reg   [3:0] p_013_0_i_92_reg_791;
reg   [3:0] p_013_0_10_i_reg_796;
reg   [3:0] p_013_0_11_i_reg_801;
reg   [3:0] p_013_0_12_i_reg_806;
reg   [3:0] p_013_0_13_i_reg_811;
reg   [3:0] p_013_0_14_i_reg_816;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_block_pp0_stage3_subdone;
reg   [25:0] grp_bn_qurelu_fixed_fu_216_in_V;
reg   [14:0] grp_bn_qurelu_fixed_fu_216_inc_V;
reg   [31:0] grp_bn_qurelu_fixed_fu_216_bias_V;
reg    grp_bn_qurelu_fixed_fu_216_ap_ce;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call19;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call19;
wire    ap_block_pp0_stage2_11001_ignoreCallOp46;
reg    ap_block_state6_pp0_stage3_iter0_ignore_call19;
reg    ap_block_state10_pp0_stage3_iter1_ignore_call19;
reg    ap_block_pp0_stage3_11001_ignoreCallOp54;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call27;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call27;
wire    ap_block_pp0_stage0_11001_ignoreCallOp87;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call52;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call52;
reg    ap_block_pp0_stage1_11001_ignoreCallOp103;
reg   [25:0] grp_bn_qurelu_fixed_fu_225_in_V;
reg   [14:0] grp_bn_qurelu_fixed_fu_225_inc_V;
reg   [31:0] grp_bn_qurelu_fixed_fu_225_bias_V;
reg    grp_bn_qurelu_fixed_fu_225_ap_ce;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call20;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call20;
wire    ap_block_pp0_stage2_11001_ignoreCallOp47;
reg    ap_block_state6_pp0_stage3_iter0_ignore_call20;
reg    ap_block_state10_pp0_stage3_iter1_ignore_call20;
reg    ap_block_pp0_stage3_11001_ignoreCallOp55;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call28;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call28;
wire    ap_block_pp0_stage0_11001_ignoreCallOp88;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call53;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call53;
reg    ap_block_pp0_stage1_11001_ignoreCallOp104;
reg   [25:0] grp_bn_qurelu_fixed_fu_234_in_V;
reg   [14:0] grp_bn_qurelu_fixed_fu_234_inc_V;
reg   [31:0] grp_bn_qurelu_fixed_fu_234_bias_V;
reg    grp_bn_qurelu_fixed_fu_234_ap_ce;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call21;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call21;
wire    ap_block_pp0_stage2_11001_ignoreCallOp48;
reg    ap_block_state6_pp0_stage3_iter0_ignore_call21;
reg    ap_block_state10_pp0_stage3_iter1_ignore_call21;
reg    ap_block_pp0_stage3_11001_ignoreCallOp56;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call29;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call29;
wire    ap_block_pp0_stage0_11001_ignoreCallOp89;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call54;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call54;
reg    ap_block_pp0_stage1_11001_ignoreCallOp105;
reg   [25:0] grp_bn_qurelu_fixed_fu_243_in_V;
reg   [14:0] grp_bn_qurelu_fixed_fu_243_inc_V;
reg   [31:0] grp_bn_qurelu_fixed_fu_243_bias_V;
reg    grp_bn_qurelu_fixed_fu_243_ap_ce;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call22;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call22;
wire    ap_block_pp0_stage2_11001_ignoreCallOp49;
reg    ap_block_state6_pp0_stage3_iter0_ignore_call22;
reg    ap_block_state10_pp0_stage3_iter1_ignore_call22;
reg    ap_block_pp0_stage3_11001_ignoreCallOp57;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call30;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call30;
wire    ap_block_pp0_stage0_11001_ignoreCallOp90;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call55;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call55;
reg    ap_block_pp0_stage1_11001_ignoreCallOp106;
reg   [25:0] grp_bn_qurelu_fixed_fu_252_in_V;
reg   [14:0] grp_bn_qurelu_fixed_fu_252_inc_V;
reg   [31:0] grp_bn_qurelu_fixed_fu_252_bias_V;
reg    grp_bn_qurelu_fixed_fu_252_ap_ce;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call23;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call23;
wire    ap_block_pp0_stage2_11001_ignoreCallOp50;
reg    ap_block_state6_pp0_stage3_iter0_ignore_call23;
reg    ap_block_state10_pp0_stage3_iter1_ignore_call23;
reg    ap_block_pp0_stage3_11001_ignoreCallOp58;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call31;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call31;
wire    ap_block_pp0_stage0_11001_ignoreCallOp91;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call56;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call56;
reg    ap_block_pp0_stage1_11001_ignoreCallOp107;
reg   [25:0] grp_bn_qurelu_fixed_fu_261_in_V;
reg   [14:0] grp_bn_qurelu_fixed_fu_261_inc_V;
reg   [31:0] grp_bn_qurelu_fixed_fu_261_bias_V;
reg    grp_bn_qurelu_fixed_fu_261_ap_ce;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call24;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call24;
wire    ap_block_pp0_stage2_11001_ignoreCallOp51;
reg    ap_block_state6_pp0_stage3_iter0_ignore_call24;
reg    ap_block_state10_pp0_stage3_iter1_ignore_call24;
reg    ap_block_pp0_stage3_11001_ignoreCallOp59;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call32;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call32;
wire    ap_block_pp0_stage0_11001_ignoreCallOp92;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call57;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call57;
reg    ap_block_pp0_stage1_11001_ignoreCallOp108;
reg   [25:0] grp_bn_qurelu_fixed_fu_270_in_V;
reg   [14:0] grp_bn_qurelu_fixed_fu_270_inc_V;
reg   [31:0] grp_bn_qurelu_fixed_fu_270_bias_V;
reg    grp_bn_qurelu_fixed_fu_270_ap_ce;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call25;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call25;
wire    ap_block_pp0_stage2_11001_ignoreCallOp52;
reg    ap_block_state6_pp0_stage3_iter0_ignore_call25;
reg    ap_block_state10_pp0_stage3_iter1_ignore_call25;
reg    ap_block_pp0_stage3_11001_ignoreCallOp60;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call33;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call33;
wire    ap_block_pp0_stage0_11001_ignoreCallOp93;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call58;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call58;
reg    ap_block_pp0_stage1_11001_ignoreCallOp109;
reg   [25:0] grp_bn_qurelu_fixed_fu_279_in_V;
reg   [14:0] grp_bn_qurelu_fixed_fu_279_inc_V;
reg   [31:0] grp_bn_qurelu_fixed_fu_279_bias_V;
reg    grp_bn_qurelu_fixed_fu_279_ap_ce;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call26;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call26;
wire    ap_block_pp0_stage2_11001_ignoreCallOp53;
reg    ap_block_state6_pp0_stage3_iter0_ignore_call26;
reg    ap_block_state10_pp0_stage3_iter1_ignore_call26;
reg    ap_block_pp0_stage3_11001_ignoreCallOp61;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call34;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call34;
wire    ap_block_pp0_stage0_11001_ignoreCallOp94;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call59;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call59;
reg    ap_block_pp0_stage1_11001_ignoreCallOp110;
reg   [39:0] ap_phi_mux_indvar_flatten_phi_fu_209_p4;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage2;
reg    ap_block_pp0_stage3_01001;
wire   [31:0] shl_ln244_1_fu_534_p2;
wire   [31:0] shl_ln244_fu_529_p2;
wire   [31:0] add_ln244_fu_539_p2;
wire   [38:0] tmp_s_fu_545_p3;
wire   [36:0] tmp_1_fu_557_p3;
wire   [39:0] p_shl2_fu_565_p1;
wire   [39:0] p_shl_fu_553_p1;
wire    ap_CS_fsm_state11;
reg   [6:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

bn_qurelu_fixed grp_bn_qurelu_fixed_fu_216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_bn_qurelu_fixed_fu_216_in_V),
    .inc_V(grp_bn_qurelu_fixed_fu_216_inc_V),
    .bias_V(grp_bn_qurelu_fixed_fu_216_bias_V),
    .ap_return(grp_bn_qurelu_fixed_fu_216_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_fu_216_ap_ce)
);

bn_qurelu_fixed grp_bn_qurelu_fixed_fu_225(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_bn_qurelu_fixed_fu_225_in_V),
    .inc_V(grp_bn_qurelu_fixed_fu_225_inc_V),
    .bias_V(grp_bn_qurelu_fixed_fu_225_bias_V),
    .ap_return(grp_bn_qurelu_fixed_fu_225_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_fu_225_ap_ce)
);

bn_qurelu_fixed grp_bn_qurelu_fixed_fu_234(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_bn_qurelu_fixed_fu_234_in_V),
    .inc_V(grp_bn_qurelu_fixed_fu_234_inc_V),
    .bias_V(grp_bn_qurelu_fixed_fu_234_bias_V),
    .ap_return(grp_bn_qurelu_fixed_fu_234_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_fu_234_ap_ce)
);

bn_qurelu_fixed grp_bn_qurelu_fixed_fu_243(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_bn_qurelu_fixed_fu_243_in_V),
    .inc_V(grp_bn_qurelu_fixed_fu_243_inc_V),
    .bias_V(grp_bn_qurelu_fixed_fu_243_bias_V),
    .ap_return(grp_bn_qurelu_fixed_fu_243_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_fu_243_ap_ce)
);

bn_qurelu_fixed grp_bn_qurelu_fixed_fu_252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_bn_qurelu_fixed_fu_252_in_V),
    .inc_V(grp_bn_qurelu_fixed_fu_252_inc_V),
    .bias_V(grp_bn_qurelu_fixed_fu_252_bias_V),
    .ap_return(grp_bn_qurelu_fixed_fu_252_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_fu_252_ap_ce)
);

bn_qurelu_fixed grp_bn_qurelu_fixed_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_bn_qurelu_fixed_fu_261_in_V),
    .inc_V(grp_bn_qurelu_fixed_fu_261_inc_V),
    .bias_V(grp_bn_qurelu_fixed_fu_261_bias_V),
    .ap_return(grp_bn_qurelu_fixed_fu_261_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_fu_261_ap_ce)
);

bn_qurelu_fixed grp_bn_qurelu_fixed_fu_270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_bn_qurelu_fixed_fu_270_in_V),
    .inc_V(grp_bn_qurelu_fixed_fu_270_inc_V),
    .bias_V(grp_bn_qurelu_fixed_fu_270_bias_V),
    .ap_return(grp_bn_qurelu_fixed_fu_270_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_fu_270_ap_ce)
);

bn_qurelu_fixed grp_bn_qurelu_fixed_fu_279(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_bn_qurelu_fixed_fu_279_in_V),
    .inc_V(grp_bn_qurelu_fixed_fu_279_inc_V),
    .bias_V(grp_bn_qurelu_fixed_fu_279_bias_V),
    .ap_return(grp_bn_qurelu_fixed_fu_279_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_fu_279_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln244_reg_642 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_205 <= add_ln244_1_reg_646;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten_reg_205 <= 40'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln244_1_reg_646 <= add_ln244_1_fu_580_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bound_reg_637[39 : 10] <= bound_fu_569_p2[39 : 10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln244_reg_642 <= icmp_ln244_fu_575_p2;
        icmp_ln244_reg_642_pp0_iter1_reg <= icmp_ln244_reg_642;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_013_0_10_i_reg_796 <= grp_bn_qurelu_fixed_fu_243_ap_return;
        p_013_0_11_i_reg_801 <= grp_bn_qurelu_fixed_fu_252_ap_return;
        p_013_0_12_i_reg_806 <= grp_bn_qurelu_fixed_fu_261_ap_return;
        p_013_0_13_i_reg_811 <= grp_bn_qurelu_fixed_fu_270_ap_return;
        p_013_0_14_i_reg_816 <= grp_bn_qurelu_fixed_fu_279_ap_return;
        p_013_0_8_i_reg_781 <= grp_bn_qurelu_fixed_fu_216_ap_return;
        p_013_0_9_i_reg_786 <= grp_bn_qurelu_fixed_fu_225_ap_return;
        p_013_0_i_92_reg_791 <= grp_bn_qurelu_fixed_fu_234_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_013_0_1_i_reg_746 <= grp_bn_qurelu_fixed_fu_225_ap_return;
        p_013_0_2_i_reg_751 <= grp_bn_qurelu_fixed_fu_234_ap_return;
        p_013_0_3_i_reg_756 <= grp_bn_qurelu_fixed_fu_243_ap_return;
        p_013_0_4_i_reg_761 <= grp_bn_qurelu_fixed_fu_252_ap_return;
        p_013_0_5_i_reg_766 <= grp_bn_qurelu_fixed_fu_261_ap_return;
        p_013_0_6_i_reg_771 <= grp_bn_qurelu_fixed_fu_270_ap_return;
        p_013_0_7_i_reg_776 <= grp_bn_qurelu_fixed_fu_279_ap_return;
        p_013_0_i_reg_741 <= grp_bn_qurelu_fixed_fu_216_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln244_reg_642 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_10_i_reg_716 <= grp_bn_qurelu_fixed_fu_243_ap_return;
        p_0_0_11_i_reg_721 <= grp_bn_qurelu_fixed_fu_252_ap_return;
        p_0_0_12_i_reg_726 <= grp_bn_qurelu_fixed_fu_261_ap_return;
        p_0_0_13_i_reg_731 <= grp_bn_qurelu_fixed_fu_270_ap_return;
        p_0_0_14_i_reg_736 <= grp_bn_qurelu_fixed_fu_279_ap_return;
        p_0_0_8_i_reg_701 <= grp_bn_qurelu_fixed_fu_216_ap_return;
        p_0_0_9_i_reg_706 <= grp_bn_qurelu_fixed_fu_225_ap_return;
        p_0_0_i_91_reg_711 <= grp_bn_qurelu_fixed_fu_234_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        p_0_0_1_i_reg_661 <= grp_bn_qurelu_fixed_fu_225_ap_return;
        p_0_0_2_i_reg_666 <= grp_bn_qurelu_fixed_fu_234_ap_return;
        p_0_0_3_i_reg_671 <= grp_bn_qurelu_fixed_fu_243_ap_return;
        p_0_0_4_i_reg_676 <= grp_bn_qurelu_fixed_fu_252_ap_return;
        p_0_0_5_i_reg_681 <= grp_bn_qurelu_fixed_fu_261_ap_return;
        p_0_0_6_i_reg_686 <= grp_bn_qurelu_fixed_fu_270_ap_return;
        p_0_0_7_i_reg_691 <= grp_bn_qurelu_fixed_fu_279_ap_return;
        p_0_0_i_reg_656 <= grp_bn_qurelu_fixed_fu_216_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln244_reg_642 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_454 <= {{in_V_V_dout[51:26]}};
        reg_459 <= {{in_V_V_dout[77:52]}};
        reg_464 <= {{in_V_V_dout[103:78]}};
        reg_469 <= {{in_V_V_dout[129:104]}};
        reg_474 <= {{in_V_V_dout[155:130]}};
        reg_479 <= {{in_V_V_dout[181:156]}};
        reg_484 <= {{in_V_V_dout[207:182]}};
        reg_489 <= {{in_V_V_dout[233:208]}};
        reg_494 <= {{in_V_V_dout[259:234]}};
        reg_499 <= {{in_V_V_dout[285:260]}};
        reg_504 <= {{in_V_V_dout[311:286]}};
        reg_509 <= {{in_V_V_dout[337:312]}};
        reg_514 <= {{in_V_V_dout[363:338]}};
        reg_519 <= {{in_V_V_dout[389:364]}};
        reg_524 <= {{in_V_V_dout[415:390]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((rep_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rep_read_reg_631 <= rep_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        trunc_ln647_3_reg_696 <= trunc_ln647_3_fu_590_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_reg_651 <= trunc_ln647_fu_586_p1;
    end
end

always @ (*) begin
    if ((icmp_ln244_fu_575_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_209_p4 = add_ln244_1_reg_646;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_209_p4 = indvar_flatten_reg_205;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp54) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_bn_qurelu_fixed_fu_216_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_fu_216_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_216_bias_V = 32'd14158238;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_216_bias_V = 32'd4029751;
    end else begin
        grp_bn_qurelu_fixed_fu_216_bias_V = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bn_qurelu_fixed_fu_216_in_V = trunc_ln647_3_reg_696;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_216_in_V = reg_489;
    end else if (((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_bn_qurelu_fixed_fu_216_in_V = trunc_ln647_reg_651;
    end else begin
        grp_bn_qurelu_fixed_fu_216_in_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_216_inc_V = 15'd2794;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_216_inc_V = 15'd2771;
    end else begin
        grp_bn_qurelu_fixed_fu_216_inc_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp55) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp104) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp47) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp88) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_bn_qurelu_fixed_fu_225_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_fu_225_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_225_bias_V = 32'd5037430;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_225_bias_V = 32'd27400351;
    end else begin
        grp_bn_qurelu_fixed_fu_225_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_225_in_V = reg_494;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_225_in_V = reg_454;
    end else begin
        grp_bn_qurelu_fixed_fu_225_in_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_225_inc_V = 15'd4854;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_225_inc_V = 15'd2708;
    end else begin
        grp_bn_qurelu_fixed_fu_225_inc_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp56) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp105) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp89) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_bn_qurelu_fixed_fu_234_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_fu_234_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_234_bias_V = 32'd49363086;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_234_bias_V = 32'd386728028;
    end else begin
        grp_bn_qurelu_fixed_fu_234_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_234_in_V = reg_499;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_234_in_V = reg_459;
    end else begin
        grp_bn_qurelu_fixed_fu_234_in_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_234_inc_V = 15'd6149;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_234_inc_V = 15'd4066;
    end else begin
        grp_bn_qurelu_fixed_fu_234_inc_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp57) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp106) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp90) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_bn_qurelu_fixed_fu_243_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_fu_243_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_243_bias_V = 32'd1108476795;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_243_bias_V = 32'd5840738;
    end else begin
        grp_bn_qurelu_fixed_fu_243_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_243_in_V = reg_504;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_243_in_V = reg_464;
    end else begin
        grp_bn_qurelu_fixed_fu_243_in_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_243_inc_V = 15'd4856;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_243_inc_V = 15'd3465;
    end else begin
        grp_bn_qurelu_fixed_fu_243_inc_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp58) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp107) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp50) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp91) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_bn_qurelu_fixed_fu_252_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_fu_252_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_252_bias_V = 32'd3674963959;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_252_bias_V = 32'd31260899;
    end else begin
        grp_bn_qurelu_fixed_fu_252_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_252_in_V = reg_509;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_252_in_V = reg_469;
    end else begin
        grp_bn_qurelu_fixed_fu_252_in_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_252_inc_V = 15'd4120;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_252_inc_V = 15'd9627;
    end else begin
        grp_bn_qurelu_fixed_fu_252_inc_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp59) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp108) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp92) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_bn_qurelu_fixed_fu_261_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_fu_261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_261_bias_V = 32'd308602580;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_261_bias_V = 32'd10858272;
    end else begin
        grp_bn_qurelu_fixed_fu_261_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_261_in_V = reg_514;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_261_in_V = reg_474;
    end else begin
        grp_bn_qurelu_fixed_fu_261_in_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_261_inc_V = 15'd3048;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_261_inc_V = 15'd6176;
    end else begin
        grp_bn_qurelu_fixed_fu_261_inc_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp60) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp109) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp93) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_bn_qurelu_fixed_fu_270_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_fu_270_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_270_bias_V = 32'd107216489;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_270_bias_V = 32'd317009887;
    end else begin
        grp_bn_qurelu_fixed_fu_270_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_270_in_V = reg_519;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_270_in_V = reg_479;
    end else begin
        grp_bn_qurelu_fixed_fu_270_in_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_270_inc_V = 15'd6660;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_270_inc_V = 15'd4545;
    end else begin
        grp_bn_qurelu_fixed_fu_270_inc_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp61) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp110) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp53) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp94) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_bn_qurelu_fixed_fu_279_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_fu_279_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_279_bias_V = 32'd92858484;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_279_bias_V = 32'd8681909;
    end else begin
        grp_bn_qurelu_fixed_fu_279_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_279_in_V = reg_524;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_279_in_V = reg_484;
    end else begin
        grp_bn_qurelu_fixed_fu_279_in_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_bn_qurelu_fixed_fu_279_inc_V = 15'd5800;
    end else if ((((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_bn_qurelu_fixed_fu_279_inc_V = 15'd3146;
    end else begin
        grp_bn_qurelu_fixed_fu_279_inc_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln244_reg_642 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln244_reg_642 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln244_reg_642 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rep_blk_n = rep_empty_n;
    end else begin
        rep_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((rep_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rep_read = 1'b1;
    end else begin
        rep_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((rep_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln244_fu_575_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln244_fu_575_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln244_1_fu_580_p2 = (ap_phi_mux_indvar_flatten_phi_fu_209_p4 + 40'd1);

assign add_ln244_fu_539_p2 = (shl_ln244_1_fu_534_p2 + shl_ln244_fu_529_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp87 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp88 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp89 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp90 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp91 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp92 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp93 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp94 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp103 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp104 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp105 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp106 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp107 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp108 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp109 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp110 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp46 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp47 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp48 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp49 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp50 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp51 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp52 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp53 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = (((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp54 = (((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp55 = (((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp56 = (((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp57 = (((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp58 = (((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp59 = (((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp60 = (((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp61 = (((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((rep_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter1 = ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter1_ignore_call19 = ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter1_ignore_call20 = ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter1_ignore_call21 = ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter1_ignore_call22 = ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter1_ignore_call23 = ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter1_ignore_call24 = ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter1_ignore_call25 = ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter1_ignore_call26 = ((icmp_ln244_reg_642_pp0_iter1_reg == 1'd0) & (out_V_V_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call34 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call52 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call53 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call54 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call55 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call56 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call57 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call58 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call59 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage3_iter0 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage3_iter0_ignore_call19 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage3_iter0_ignore_call20 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage3_iter0_ignore_call21 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage3_iter0_ignore_call22 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage3_iter0_ignore_call23 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage3_iter0_ignore_call24 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage3_iter0_ignore_call25 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage3_iter0_ignore_call26 = ((icmp_ln244_reg_642 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bound_fu_569_p2 = (p_shl2_fu_565_p1 + p_shl_fu_553_p1);

assign icmp_ln244_fu_575_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_209_p4 == bound_reg_637) ? 1'b1 : 1'b0);

assign out_V_V_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{p_013_0_14_i_reg_816}, {p_013_0_13_i_reg_811}}, {p_013_0_12_i_reg_806}}, {p_013_0_11_i_reg_801}}, {p_013_0_10_i_reg_796}}, {p_013_0_i_92_reg_791}}, {p_013_0_9_i_reg_786}}, {p_013_0_8_i_reg_781}}, {p_013_0_7_i_reg_776}}, {p_013_0_6_i_reg_771}}, {p_013_0_5_i_reg_766}}, {p_013_0_4_i_reg_761}}, {p_013_0_3_i_reg_756}}, {p_013_0_2_i_reg_751}}, {p_013_0_1_i_reg_746}}, {p_013_0_i_reg_741}}, {p_0_0_14_i_reg_736}}, {p_0_0_13_i_reg_731}}, {p_0_0_12_i_reg_726}}, {p_0_0_11_i_reg_721}}, {p_0_0_10_i_reg_716}}, {p_0_0_i_91_reg_711}}, {p_0_0_9_i_reg_706}}, {p_0_0_8_i_reg_701}}, {p_0_0_7_i_reg_691}}, {p_0_0_6_i_reg_686}}, {p_0_0_5_i_reg_681}}, {p_0_0_4_i_reg_676}}, {p_0_0_3_i_reg_671}}, {p_0_0_2_i_reg_666}}, {p_0_0_1_i_reg_661}}, {p_0_0_i_reg_656}};

assign p_shl2_fu_565_p1 = tmp_1_fu_557_p3;

assign p_shl_fu_553_p1 = tmp_s_fu_545_p3;

assign shl_ln244_1_fu_534_p2 = rep_read_reg_631 << 32'd5;

assign shl_ln244_fu_529_p2 = rep_read_reg_631 << 32'd7;

assign tmp_1_fu_557_p3 = {{add_ln244_fu_539_p2}, {5'd0}};

assign tmp_s_fu_545_p3 = {{add_ln244_fu_539_p2}, {7'd0}};

assign trunc_ln647_3_fu_590_p1 = in_V_V_dout[25:0];

assign trunc_ln647_fu_586_p1 = in_V_V_dout[25:0];

always @ (posedge ap_clk) begin
    bound_reg_637[9:0] <= 10'b0000000000;
end

endmodule //streamBnRelu_l0
