/home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/PWM11.sv {2 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/PWM11.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PWM11
** Warning: /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/PWM11.sv(35): (vlog-2283) Extra semicolon in $unit (global) scope.
-- Compiling package PWM11_sv_unit

Top level modules:
	PWM11

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/UART_tx.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/UART_tx.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_tx

Top level modules:
	UART_tx

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/cmd_proc.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/cmd_proc.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cmd_proc

Top level modules:
	cmd_proc

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/MtrDrv.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/MtrDrv.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MtrDrv

Top level modules:
	MtrDrv

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/reset_synch.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/reset_synch.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module rst_synch

Top level modules:
	rst_synch

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/RemoteComm.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/RemoteComm.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RemoteComm_e

Top level modules:
	RemoteComm_e

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/UART.v {1 {vlog -work work -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/UART.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART

Top level modules:
	UART

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/PB_release.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/PB_release.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PB_release

Top level modules:
	PB_release

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/SPI_mnrch.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/SPI_mnrch.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SPI_mnrch

Top level modules:
	SPI_mnrch

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/IR_intf.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/IR_intf.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module IR_intf
-- Compiling module PWM3

Top level modules:
	IR_intf

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/UART_wrapper.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/UART_wrapper.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_wrapper

Top level modules:
	UART_wrapper

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/sponge.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/sponge.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sponge

Top level modules:
	sponge

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/PID.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/PID.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PID

Top level modules:
	PID

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/inertial_integrator.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/inertial_integrator.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module inertial_integrator

Top level modules:
	inertial_integrator

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/TourCmd.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/TourCmd.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TourCmd

Top level modules:
	TourCmd

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/SPI_iNEMO4.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/SPI_iNEMO4.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SPI_iNEMO4

Top level modules:
	SPI_iNEMO4

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/KnightPhysics.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/KnightPhysics.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module KnightPhysics
-- Compiling module inverse_PWM11e

Top level modules:
	KnightPhysics

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/TourLogic.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/TourLogic.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TourLogic

Top level modules:
	TourLogic

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/KnightsTour.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/KnightsTour.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module KnightsTour

Top level modules:
	KnightsTour

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/inert_intf.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/inert_intf.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module inert_intf

Top level modules:
	inert_intf

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/UART_rx.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/hdl/UART_rx.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_rx

Top level modules:
	UART_rx

} {} {}} /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/test/TourLogic_tb.sv {1 {vlog -work work -sv -stats=none /home/juyoungoh/University/2024Fall/ece551/Knights_Tour/test/TourLogic_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TourLogic_tb

Top level modules:
	TourLogic_tb

} {} {}}
