// Seed: 3008739703
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    input wire id_3
);
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    input supply1 id_3,
    output wand id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    input wor id_8,
    output tri0 id_9,
    output wire id_10,
    output wire id_11,
    output wire id_12
);
  wire id_14;
  module_0(
      id_8, id_10, id_6, id_7
  );
  wire id_15, id_16;
endmodule
