
ESE680A_ApplicationCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ef24  00008000  00008000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001f4  20000000  00016f24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000e74  200001f4  00017118  000201f4  2**2
                  ALLOC
  3 .stack        00002000  20001068  00017f8c  000201f4  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
  5 .comment      000000ca  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0007700f  00000000  00000000  000202e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00009eb9  00000000  00000000  000972f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0001d2e7  00000000  00000000  000a11ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001180  00000000  00000000  000be495  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001f90  00000000  00000000  000bf615  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00024f91  00000000  00000000  000c15a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00023e54  00000000  00000000  000e6536  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00096827  00000000  00000000  0010a38a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003dc8  00000000  00000000  001a0bb4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00008000 <exception_table>:
    8000:	68 30 00 20 91 d6 00 00 8d d6 00 00 8d d6 00 00     h0. ............
	...
    802c:	8d d6 00 00 00 00 00 00 00 00 00 00 8d d6 00 00     ................
    803c:	8d d6 00 00 8d d6 00 00 8d d6 00 00 8d d6 00 00     ................
    804c:	bd b5 00 00 59 b4 00 00 8d d6 00 00 8d d6 00 00     ....Y...........
    805c:	8d d6 00 00 8d d6 00 00 29 e8 00 00 39 e8 00 00     ........)...9...
    806c:	49 e8 00 00 59 e8 00 00 69 e8 00 00 79 e8 00 00     I...Y...i...y...
    807c:	d9 c3 00 00 e9 c3 00 00 f9 c3 00 00 8d d6 00 00     ................
    808c:	8d d6 00 00 8d d6 00 00 00 00 00 00 00 00 00 00     ................
    809c:	8d d6 00 00 8d d6 00 00 8d d6 00 00 8d d6 00 00     ................
    80ac:	8d d6 00 00 00 00 00 00                             ........

000080b4 <__do_global_dtors_aux>:
    80b4:	b510      	push	{r4, lr}
    80b6:	4c06      	ldr	r4, [pc, #24]	; (80d0 <__do_global_dtors_aux+0x1c>)
    80b8:	7823      	ldrb	r3, [r4, #0]
    80ba:	2b00      	cmp	r3, #0
    80bc:	d107      	bne.n	80ce <__do_global_dtors_aux+0x1a>
    80be:	4b05      	ldr	r3, [pc, #20]	; (80d4 <__do_global_dtors_aux+0x20>)
    80c0:	2b00      	cmp	r3, #0
    80c2:	d002      	beq.n	80ca <__do_global_dtors_aux+0x16>
    80c4:	4804      	ldr	r0, [pc, #16]	; (80d8 <__do_global_dtors_aux+0x24>)
    80c6:	e000      	b.n	80ca <__do_global_dtors_aux+0x16>
    80c8:	bf00      	nop
    80ca:	2301      	movs	r3, #1
    80cc:	7023      	strb	r3, [r4, #0]
    80ce:	bd10      	pop	{r4, pc}
    80d0:	200001f4 	.word	0x200001f4
    80d4:	00000000 	.word	0x00000000
    80d8:	00016f24 	.word	0x00016f24

000080dc <frame_dummy>:
    80dc:	4b08      	ldr	r3, [pc, #32]	; (8100 <frame_dummy+0x24>)
    80de:	b510      	push	{r4, lr}
    80e0:	2b00      	cmp	r3, #0
    80e2:	d003      	beq.n	80ec <frame_dummy+0x10>
    80e4:	4907      	ldr	r1, [pc, #28]	; (8104 <frame_dummy+0x28>)
    80e6:	4808      	ldr	r0, [pc, #32]	; (8108 <frame_dummy+0x2c>)
    80e8:	e000      	b.n	80ec <frame_dummy+0x10>
    80ea:	bf00      	nop
    80ec:	4807      	ldr	r0, [pc, #28]	; (810c <frame_dummy+0x30>)
    80ee:	6803      	ldr	r3, [r0, #0]
    80f0:	2b00      	cmp	r3, #0
    80f2:	d100      	bne.n	80f6 <frame_dummy+0x1a>
    80f4:	bd10      	pop	{r4, pc}
    80f6:	4b06      	ldr	r3, [pc, #24]	; (8110 <frame_dummy+0x34>)
    80f8:	2b00      	cmp	r3, #0
    80fa:	d0fb      	beq.n	80f4 <frame_dummy+0x18>
    80fc:	4798      	blx	r3
    80fe:	e7f9      	b.n	80f4 <frame_dummy+0x18>
    8100:	00000000 	.word	0x00000000
    8104:	200001f8 	.word	0x200001f8
    8108:	00016f24 	.word	0x00016f24
    810c:	00016f24 	.word	0x00016f24
    8110:	00000000 	.word	0x00000000

00008114 <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
    8114:	b510      	push	{r4, lr}
	if (gpfIsr) {
    8116:	4b03      	ldr	r3, [pc, #12]	; (8124 <chip_isr+0x10>)
    8118:	681b      	ldr	r3, [r3, #0]
    811a:	2b00      	cmp	r3, #0
    811c:	d000      	beq.n	8120 <chip_isr+0xc>
		gpfIsr();
    811e:	4798      	blx	r3
	}
}
    8120:	bd10      	pop	{r4, pc}
    8122:	46c0      	nop			; (mov r8, r8)
    8124:	20000210 	.word	0x20000210

00008128 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
    8128:	b570      	push	{r4, r5, r6, lr}
	while (u32TimeMsec--) {
    812a:	1e44      	subs	r4, r0, #1
    812c:	2800      	cmp	r0, #0
    812e:	d004      	beq.n	813a <nm_bsp_sleep+0x12>
		delay_ms(1);
    8130:	4d02      	ldr	r5, [pc, #8]	; (813c <nm_bsp_sleep+0x14>)
    8132:	2001      	movs	r0, #1
    8134:	47a8      	blx	r5
	while (u32TimeMsec--) {
    8136:	3c01      	subs	r4, #1
    8138:	d2fb      	bcs.n	8132 <nm_bsp_sleep+0xa>
	}
}
    813a:	bd70      	pop	{r4, r5, r6, pc}
    813c:	0000e15d 	.word	0x0000e15d

00008140 <nm_bsp_reset>:
{
    8140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8142:	4c08      	ldr	r4, [pc, #32]	; (8164 <nm_bsp_reset+0x24>)
    8144:	2780      	movs	r7, #128	; 0x80
    8146:	057f      	lsls	r7, r7, #21
    8148:	6167      	str	r7, [r4, #20]
    814a:	2680      	movs	r6, #128	; 0x80
    814c:	0536      	lsls	r6, r6, #20
    814e:	6166      	str	r6, [r4, #20]
	nm_bsp_sleep(100);
    8150:	2064      	movs	r0, #100	; 0x64
    8152:	4d05      	ldr	r5, [pc, #20]	; (8168 <nm_bsp_reset+0x28>)
    8154:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    8156:	61a7      	str	r7, [r4, #24]
	nm_bsp_sleep(100);
    8158:	2064      	movs	r0, #100	; 0x64
    815a:	47a8      	blx	r5
    815c:	61a6      	str	r6, [r4, #24]
	nm_bsp_sleep(100);
    815e:	2064      	movs	r0, #100	; 0x64
    8160:	47a8      	blx	r5
}
    8162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8164:	41004400 	.word	0x41004400
    8168:	00008129 	.word	0x00008129

0000816c <nm_bsp_init>:
{
    816c:	b570      	push	{r4, r5, r6, lr}
    816e:	b082      	sub	sp, #8
	gpfIsr = NULL;
    8170:	2300      	movs	r3, #0
    8172:	4a16      	ldr	r2, [pc, #88]	; (81cc <nm_bsp_init+0x60>)
    8174:	6013      	str	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    8176:	ac01      	add	r4, sp, #4
    8178:	2501      	movs	r5, #1
    817a:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    817c:	70a3      	strb	r3, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    817e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
    8180:	0021      	movs	r1, r4
    8182:	201b      	movs	r0, #27
    8184:	4e12      	ldr	r6, [pc, #72]	; (81d0 <nm_bsp_init+0x64>)
    8186:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
    8188:	0021      	movs	r1, r4
    818a:	201c      	movs	r0, #28
    818c:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
    818e:	0021      	movs	r1, r4
    8190:	2028      	movs	r0, #40	; 0x28
    8192:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
    8194:	4b0f      	ldr	r3, [pc, #60]	; (81d4 <nm_bsp_init+0x68>)
    8196:	2280      	movs	r2, #128	; 0x80
    8198:	0552      	lsls	r2, r2, #21
    819a:	615a      	str	r2, [r3, #20]
    819c:	2280      	movs	r2, #128	; 0x80
    819e:	0512      	lsls	r2, r2, #20
    81a0:	615a      	str	r2, [r3, #20]
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
    81a2:	4b0d      	ldr	r3, [pc, #52]	; (81d8 <nm_bsp_init+0x6c>)
    81a4:	681b      	ldr	r3, [r3, #0]
    81a6:	421d      	tst	r5, r3
    81a8:	d003      	beq.n	81b2 <nm_bsp_init+0x46>
    81aa:	4b0b      	ldr	r3, [pc, #44]	; (81d8 <nm_bsp_init+0x6c>)
    81ac:	681b      	ldr	r3, [r3, #0]
    81ae:	079b      	lsls	r3, r3, #30
    81b0:	d401      	bmi.n	81b6 <nm_bsp_init+0x4a>
	    delay_init();
    81b2:	4b0a      	ldr	r3, [pc, #40]	; (81dc <nm_bsp_init+0x70>)
    81b4:	4798      	blx	r3
	nm_bsp_reset();
    81b6:	4b0a      	ldr	r3, [pc, #40]	; (81e0 <nm_bsp_init+0x74>)
    81b8:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    81ba:	2201      	movs	r2, #1
    81bc:	4b09      	ldr	r3, [pc, #36]	; (81e4 <nm_bsp_init+0x78>)
    81be:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    81c0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    81c4:	b662      	cpsie	i
}
    81c6:	2000      	movs	r0, #0
    81c8:	b002      	add	sp, #8
    81ca:	bd70      	pop	{r4, r5, r6, pc}
    81cc:	20000210 	.word	0x20000210
    81d0:	0000e421 	.word	0x0000e421
    81d4:	41004400 	.word	0x41004400
    81d8:	e000e010 	.word	0xe000e010
    81dc:	0000e11d 	.word	0x0000e11d
    81e0:	00008141 	.word	0x00008141
    81e4:	20000002 	.word	0x20000002

000081e8 <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
    81e8:	b510      	push	{r4, lr}
    81ea:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
    81ec:	4b0e      	ldr	r3, [pc, #56]	; (8228 <nm_bsp_register_isr+0x40>)
    81ee:	6018      	str	r0, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
    81f0:	ac01      	add	r4, sp, #4
    81f2:	0020      	movs	r0, r4
    81f4:	4b0d      	ldr	r3, [pc, #52]	; (822c <nm_bsp_register_isr+0x44>)
    81f6:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
    81f8:	2329      	movs	r3, #41	; 0x29
    81fa:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
    81fc:	2300      	movs	r3, #0
    81fe:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
    8200:	3301      	adds	r3, #1
    8202:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
    8204:	3301      	adds	r3, #1
    8206:	72e3      	strb	r3, [r4, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
    8208:	0021      	movs	r1, r4
    820a:	2009      	movs	r0, #9
    820c:	4b08      	ldr	r3, [pc, #32]	; (8230 <nm_bsp_register_isr+0x48>)
    820e:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
    8210:	2200      	movs	r2, #0
    8212:	2109      	movs	r1, #9
    8214:	4807      	ldr	r0, [pc, #28]	; (8234 <nm_bsp_register_isr+0x4c>)
    8216:	4b08      	ldr	r3, [pc, #32]	; (8238 <nm_bsp_register_isr+0x50>)
    8218:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    821a:	2100      	movs	r1, #0
    821c:	2009      	movs	r0, #9
    821e:	4b07      	ldr	r3, [pc, #28]	; (823c <nm_bsp_register_isr+0x54>)
    8220:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
    8222:	b004      	add	sp, #16
    8224:	bd10      	pop	{r4, pc}
    8226:	46c0      	nop			; (mov r8, r8)
    8228:	20000210 	.word	0x20000210
    822c:	0000b531 	.word	0x0000b531
    8230:	0000b545 	.word	0x0000b545
    8234:	00008115 	.word	0x00008115
    8238:	0000b3ed 	.word	0x0000b3ed
    823c:	0000b419 	.word	0x0000b419

00008240 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
    8240:	b510      	push	{r4, lr}
	if (u8Enable) {
    8242:	2800      	cmp	r0, #0
    8244:	d104      	bne.n	8250 <nm_bsp_interrupt_ctrl+0x10>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
    8246:	2100      	movs	r1, #0
    8248:	2009      	movs	r0, #9
    824a:	4b04      	ldr	r3, [pc, #16]	; (825c <nm_bsp_interrupt_ctrl+0x1c>)
    824c:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
    824e:	bd10      	pop	{r4, pc}
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    8250:	2100      	movs	r1, #0
    8252:	2009      	movs	r0, #9
    8254:	4b02      	ldr	r3, [pc, #8]	; (8260 <nm_bsp_interrupt_ctrl+0x20>)
    8256:	4798      	blx	r3
    8258:	e7f9      	b.n	824e <nm_bsp_interrupt_ctrl+0xe>
    825a:	46c0      	nop			; (mov r8, r8)
    825c:	0000b439 	.word	0x0000b439
    8260:	0000b419 	.word	0x0000b419

00008264 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
    8264:	b530      	push	{r4, r5, lr}
    8266:	b091      	sub	sp, #68	; 0x44
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    8268:	4c30      	ldr	r4, [pc, #192]	; (832c <nm_bus_init+0xc8>)
    826a:	230e      	movs	r3, #14
    826c:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    826e:	2300      	movs	r3, #0
    8270:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    8272:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    8274:	a901      	add	r1, sp, #4
    8276:	2201      	movs	r2, #1
    8278:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    827a:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    827c:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    827e:	200e      	movs	r0, #14
    8280:	4b2b      	ldr	r3, [pc, #172]	; (8330 <nm_bus_init+0xcc>)
    8282:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    8284:	7822      	ldrb	r2, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8286:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8288:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    828a:	2900      	cmp	r1, #0
    828c:	d104      	bne.n	8298 <nm_bus_init+0x34>
		return &(ports[port_index]->Group[group_index]);
    828e:	0953      	lsrs	r3, r2, #5
    8290:	01db      	lsls	r3, r3, #7
    8292:	4928      	ldr	r1, [pc, #160]	; (8334 <nm_bus_init+0xd0>)
    8294:	468c      	mov	ip, r1
    8296:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8298:	211f      	movs	r1, #31
    829a:	4011      	ands	r1, r2
    829c:	2201      	movs	r2, #1
    829e:	0010      	movs	r0, r2
    82a0:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    82a2:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    82a4:	ac02      	add	r4, sp, #8
    82a6:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    82a8:	2300      	movs	r3, #0
    82aa:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    82ac:	9304      	str	r3, [sp, #16]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    82ae:	21c0      	movs	r1, #192	; 0xc0
    82b0:	0389      	lsls	r1, r1, #14
    82b2:	9105      	str	r1, [sp, #20]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    82b4:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    82b6:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    82b8:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    82ba:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    82bc:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    82be:	3223      	adds	r2, #35	; 0x23
    82c0:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    82c2:	3a18      	subs	r2, #24
    82c4:	2100      	movs	r1, #0
    82c6:	a808      	add	r0, sp, #32
    82c8:	4b1b      	ldr	r3, [pc, #108]	; (8338 <nm_bus_init+0xd4>)
    82ca:	4798      	blx	r3
	spi_attach_slave(&slave_inst, &slave_config);

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
    82cc:	4b1b      	ldr	r3, [pc, #108]	; (833c <nm_bus_init+0xd8>)
    82ce:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
    82d0:	4b1b      	ldr	r3, [pc, #108]	; (8340 <nm_bus_init+0xdc>)
    82d2:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
    82d4:	2301      	movs	r3, #1
    82d6:	425b      	negs	r3, r3
    82d8:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
    82da:	4b1a      	ldr	r3, [pc, #104]	; (8344 <nm_bus_init+0xe0>)
    82dc:	6363      	str	r3, [r4, #52]	; 0x34
	config.master_slave_select_enable = false;
	
	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
    82de:	4b1a      	ldr	r3, [pc, #104]	; (8348 <nm_bus_init+0xe4>)
    82e0:	61a3      	str	r3, [r4, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
    82e2:	0022      	movs	r2, r4
    82e4:	4919      	ldr	r1, [pc, #100]	; (834c <nm_bus_init+0xe8>)
    82e6:	481a      	ldr	r0, [pc, #104]	; (8350 <nm_bus_init+0xec>)
    82e8:	4b1a      	ldr	r3, [pc, #104]	; (8354 <nm_bus_init+0xf0>)
    82ea:	4798      	blx	r3
    82ec:	2800      	cmp	r0, #0
    82ee:	d11a      	bne.n	8326 <nm_bus_init+0xc2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    82f0:	4d17      	ldr	r5, [pc, #92]	; (8350 <nm_bus_init+0xec>)
    82f2:	682c      	ldr	r4, [r5, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    82f4:	0020      	movs	r0, r4
    82f6:	4b18      	ldr	r3, [pc, #96]	; (8358 <nm_bus_init+0xf4>)
    82f8:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    82fa:	231f      	movs	r3, #31
    82fc:	4018      	ands	r0, r3
    82fe:	3b1e      	subs	r3, #30
    8300:	4083      	lsls	r3, r0
    8302:	4a16      	ldr	r2, [pc, #88]	; (835c <nm_bus_init+0xf8>)
    8304:	6013      	str	r3, [r2, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    8306:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    8308:	69d3      	ldr	r3, [r2, #28]
#  endif

	while (spi_is_syncing(module)) {
    830a:	2b00      	cmp	r3, #0
    830c:	d1fc      	bne.n	8308 <nm_bus_init+0xa4>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    830e:	6823      	ldr	r3, [r4, #0]
    8310:	2202      	movs	r2, #2
    8312:	4313      	orrs	r3, r2
    8314:	6023      	str	r3, [r4, #0]
	}

	/* Enable the SPI master. */
	spi_enable(&master);

	nm_bsp_reset();
    8316:	4b12      	ldr	r3, [pc, #72]	; (8360 <nm_bus_init+0xfc>)
    8318:	4798      	blx	r3
	nm_bsp_sleep(1);
    831a:	2001      	movs	r0, #1
    831c:	4b11      	ldr	r3, [pc, #68]	; (8364 <nm_bus_init+0x100>)
    831e:	4798      	blx	r3
#endif
	return result;
    8320:	2000      	movs	r0, #0
}
    8322:	b011      	add	sp, #68	; 0x44
    8324:	bd30      	pop	{r4, r5, pc}
		return M2M_ERR_BUS_FAIL;
    8326:	2006      	movs	r0, #6
    8328:	4240      	negs	r0, r0
    832a:	e7fa      	b.n	8322 <nm_bus_init+0xbe>
    832c:	20000460 	.word	0x20000460
    8330:	0000e421 	.word	0x0000e421
    8334:	41004400 	.word	0x41004400
    8338:	00013bff 	.word	0x00013bff
    833c:	000c0002 	.word	0x000c0002
    8340:	000d0002 	.word	0x000d0002
    8344:	000f0002 	.word	0x000f0002
    8348:	00b71b00 	.word	0x00b71b00
    834c:	42001000 	.word	0x42001000
    8350:	20000464 	.word	0x20000464
    8354:	0000e889 	.word	0x0000e889
    8358:	0000e7f9 	.word	0x0000e7f9
    835c:	e000e100 	.word	0xe000e100
    8360:	00008141 	.word	0x00008141
    8364:	00008129 	.word	0x00008129

00008368 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
    8368:	b5f0      	push	{r4, r5, r6, r7, lr}
    836a:	46de      	mov	lr, fp
    836c:	4657      	mov	r7, sl
    836e:	464e      	mov	r6, r9
    8370:	4645      	mov	r5, r8
    8372:	b5e0      	push	{r5, r6, r7, lr}
    8374:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
    8376:	2803      	cmp	r0, #3
    8378:	d000      	beq.n	837c <nm_bus_ioctl+0x14>
    837a:	e075      	b.n	8468 <nm_bus_ioctl+0x100>
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
    837c:	680e      	ldr	r6, [r1, #0]
    837e:	684d      	ldr	r5, [r1, #4]
    8380:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
    8382:	2200      	movs	r2, #0
    8384:	466b      	mov	r3, sp
    8386:	71da      	strb	r2, [r3, #7]
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
    8388:	2d00      	cmp	r5, #0
    838a:	d027      	beq.n	83dc <nm_bus_ioctl+0x74>
    838c:	2c00      	cmp	r4, #0
    838e:	d065      	beq.n	845c <nm_bus_ioctl+0xf4>
	if (pu8Mosi == NULL) {
    8390:	2e00      	cmp	r6, #0
    8392:	d100      	bne.n	8396 <nm_bus_ioctl+0x2e>
    8394:	e077      	b.n	8486 <nm_bus_ioctl+0x11e>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
    8396:	2300      	movs	r3, #0
    8398:	4698      	mov	r8, r3
    839a:	2300      	movs	r3, #0
    839c:	469b      	mov	fp, r3
	spi_select_slave(&master, &slave_inst, true);
    839e:	2201      	movs	r2, #1
    83a0:	493b      	ldr	r1, [pc, #236]	; (8490 <nm_bus_ioctl+0x128>)
    83a2:	483c      	ldr	r0, [pc, #240]	; (8494 <nm_bus_ioctl+0x12c>)
    83a4:	4b3c      	ldr	r3, [pc, #240]	; (8498 <nm_bus_ioctl+0x130>)
    83a6:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    83a8:	4b3a      	ldr	r3, [pc, #232]	; (8494 <nm_bus_ioctl+0x12c>)
    83aa:	469a      	mov	sl, r3
		while (!spi_is_ready_to_write(&master))
    83ac:	2701      	movs	r7, #1
		while (!spi_is_ready_to_read(&master))
    83ae:	2204      	movs	r2, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    83b0:	4699      	mov	r9, r3
			pu8Miso++;
    83b2:	4659      	mov	r1, fp
    83b4:	424b      	negs	r3, r1
    83b6:	4159      	adcs	r1, r3
    83b8:	468b      	mov	fp, r1
		txd_data = *pu8Mosi;
    83ba:	7830      	ldrb	r0, [r6, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    83bc:	4653      	mov	r3, sl
    83be:	681b      	ldr	r3, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    83c0:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_write(&master))
    83c2:	4239      	tst	r1, r7
    83c4:	d0fc      	beq.n	83c0 <nm_bus_ioctl+0x58>
    83c6:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    83c8:	4239      	tst	r1, r7
    83ca:	d0fc      	beq.n	83c6 <nm_bus_ioctl+0x5e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    83cc:	6298      	str	r0, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    83ce:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_read(&master))
    83d0:	4211      	tst	r1, r2
    83d2:	d0fc      	beq.n	83ce <nm_bus_ioctl+0x66>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    83d4:	4649      	mov	r1, r9
    83d6:	7989      	ldrb	r1, [r1, #6]
    83d8:	468c      	mov	ip, r1
    83da:	e011      	b.n	8400 <nm_bus_ioctl+0x98>
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
    83dc:	2e00      	cmp	r6, #0
    83de:	d03a      	beq.n	8456 <nm_bus_ioctl+0xee>
    83e0:	2c00      	cmp	r4, #0
    83e2:	d03e      	beq.n	8462 <nm_bus_ioctl+0xfa>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
    83e4:	2300      	movs	r3, #0
    83e6:	4698      	mov	r8, r3
		u8SkipMiso = 1;
    83e8:	3301      	adds	r3, #1
    83ea:	469b      	mov	fp, r3
		pu8Miso = &u8Dummy;
    83ec:	466b      	mov	r3, sp
    83ee:	1ddd      	adds	r5, r3, #7
    83f0:	e7d5      	b.n	839e <nm_bus_ioctl+0x36>
    83f2:	4660      	mov	r0, ip
    83f4:	2801      	cmp	r0, #1
    83f6:	d00d      	beq.n	8414 <nm_bus_ioctl+0xac>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    83f8:	6a98      	ldr	r0, [r3, #40]	; 0x28
    83fa:	b2c0      	uxtb	r0, r0
		while (spi_read(&master, &rxd_data) != STATUS_OK)
    83fc:	2900      	cmp	r1, #0
    83fe:	d00d      	beq.n	841c <nm_bus_ioctl+0xb4>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8400:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    8402:	4211      	tst	r1, r2
    8404:	d0fc      	beq.n	8400 <nm_bus_ioctl+0x98>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8406:	8b58      	ldrh	r0, [r3, #26]
	enum status_code retval = STATUS_OK;
    8408:	2100      	movs	r1, #0
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    840a:	4210      	tst	r0, r2
    840c:	d0f1      	beq.n	83f2 <nm_bus_ioctl+0x8a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    840e:	835a      	strh	r2, [r3, #26]
		retval = STATUS_ERR_OVERFLOW;
    8410:	311e      	adds	r1, #30
    8412:	e7ee      	b.n	83f2 <nm_bus_ioctl+0x8a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8414:	6a98      	ldr	r0, [r3, #40]	; 0x28
    8416:	05c0      	lsls	r0, r0, #23
    8418:	0dc0      	lsrs	r0, r0, #23
    841a:	e7ef      	b.n	83fc <nm_bus_ioctl+0x94>
		*pu8Miso = rxd_data;
    841c:	7028      	strb	r0, [r5, #0]
		u16Sz--;
    841e:	3c01      	subs	r4, #1
    8420:	b2a4      	uxth	r4, r4
			pu8Miso++;
    8422:	445d      	add	r5, fp
			pu8Mosi++;
    8424:	4643      	mov	r3, r8
    8426:	4259      	negs	r1, r3
    8428:	414b      	adcs	r3, r1
    842a:	18f6      	adds	r6, r6, r3
	while (u16Sz) {
    842c:	2c00      	cmp	r4, #0
    842e:	d1c4      	bne.n	83ba <nm_bus_ioctl+0x52>
	SercomSpi *const spi_module = &(module->hw->SPI);
    8430:	4b18      	ldr	r3, [pc, #96]	; (8494 <nm_bus_ioctl+0x12c>)
    8432:	6819      	ldr	r1, [r3, #0]
	while (!spi_is_write_complete(&master))
    8434:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8436:	7e0b      	ldrb	r3, [r1, #24]
    8438:	4213      	tst	r3, r2
    843a:	d0fc      	beq.n	8436 <nm_bus_ioctl+0xce>
	spi_select_slave(&master, &slave_inst, false);
    843c:	2200      	movs	r2, #0
    843e:	4914      	ldr	r1, [pc, #80]	; (8490 <nm_bus_ioctl+0x128>)
    8440:	4814      	ldr	r0, [pc, #80]	; (8494 <nm_bus_ioctl+0x12c>)
    8442:	4b15      	ldr	r3, [pc, #84]	; (8498 <nm_bus_ioctl+0x130>)
    8444:	4798      	blx	r3
	return M2M_SUCCESS;
    8446:	2000      	movs	r0, #0
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
}
    8448:	b003      	add	sp, #12
    844a:	bc3c      	pop	{r2, r3, r4, r5}
    844c:	4690      	mov	r8, r2
    844e:	4699      	mov	r9, r3
    8450:	46a2      	mov	sl, r4
    8452:	46ab      	mov	fp, r5
    8454:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return M2M_ERR_INVALID_ARG;
    8456:	200f      	movs	r0, #15
    8458:	4240      	negs	r0, r0
    845a:	e7f5      	b.n	8448 <nm_bus_ioctl+0xe0>
    845c:	200f      	movs	r0, #15
    845e:	4240      	negs	r0, r0
    8460:	e7f2      	b.n	8448 <nm_bus_ioctl+0xe0>
    8462:	200f      	movs	r0, #15
    8464:	4240      	negs	r0, r0
		break;
    8466:	e7ef      	b.n	8448 <nm_bus_ioctl+0xe0>
			M2M_ERR("invalide ioclt cmd\n");
    8468:	220e      	movs	r2, #14
    846a:	32ff      	adds	r2, #255	; 0xff
    846c:	490b      	ldr	r1, [pc, #44]	; (849c <nm_bus_ioctl+0x134>)
    846e:	480c      	ldr	r0, [pc, #48]	; (84a0 <nm_bus_ioctl+0x138>)
    8470:	4b0c      	ldr	r3, [pc, #48]	; (84a4 <nm_bus_ioctl+0x13c>)
    8472:	4798      	blx	r3
    8474:	480c      	ldr	r0, [pc, #48]	; (84a8 <nm_bus_ioctl+0x140>)
    8476:	4b0d      	ldr	r3, [pc, #52]	; (84ac <nm_bus_ioctl+0x144>)
    8478:	4798      	blx	r3
    847a:	200d      	movs	r0, #13
    847c:	4b0c      	ldr	r3, [pc, #48]	; (84b0 <nm_bus_ioctl+0x148>)
    847e:	4798      	blx	r3
			s8Ret = -1;
    8480:	2001      	movs	r0, #1
    8482:	4240      	negs	r0, r0
	return s8Ret;
    8484:	e7e0      	b.n	8448 <nm_bus_ioctl+0xe0>
		u8SkipMosi = 1;
    8486:	2301      	movs	r3, #1
    8488:	4698      	mov	r8, r3
		pu8Mosi = &u8Dummy;
    848a:	466b      	mov	r3, sp
    848c:	1dde      	adds	r6, r3, #7
    848e:	e784      	b.n	839a <nm_bus_ioctl+0x32>
    8490:	20000460 	.word	0x20000460
    8494:	20000464 	.word	0x20000464
    8498:	0000ebb9 	.word	0x0000ebb9
    849c:	000152dc 	.word	0x000152dc
    84a0:	000152ec 	.word	0x000152ec
    84a4:	00013d61 	.word	0x00013d61
    84a8:	00015300 	.word	0x00015300
    84ac:	00013e7d 	.word	0x00013e7d
    84b0:	00013d95 	.word	0x00013d95

000084b4 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
    84b4:	b530      	push	{r4, r5, lr}
    84b6:	b083      	sub	sp, #12
	config->direction  = PORT_PIN_DIR_INPUT;
    84b8:	ab01      	add	r3, sp, #4
    84ba:	2200      	movs	r2, #0
    84bc:	701a      	strb	r2, [r3, #0]
	config->powersave  = false;
    84be:	709a      	strb	r2, [r3, #2]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    84c0:	705a      	strb	r2, [r3, #1]
	SercomSpi *const spi_module = &(module->hw->SPI);
    84c2:	4d13      	ldr	r5, [pc, #76]	; (8510 <nm_bus_deinit+0x5c>)
    84c4:	682c      	ldr	r4, [r5, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    84c6:	0020      	movs	r0, r4
    84c8:	4b12      	ldr	r3, [pc, #72]	; (8514 <nm_bus_deinit+0x60>)
    84ca:	4798      	blx	r3
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    84cc:	231f      	movs	r3, #31
    84ce:	4018      	ands	r0, r3
    84d0:	3b1e      	subs	r3, #30
    84d2:	4083      	lsls	r3, r0
    84d4:	2280      	movs	r2, #128	; 0x80
    84d6:	4910      	ldr	r1, [pc, #64]	; (8518 <nm_bus_deinit+0x64>)
    84d8:	508b      	str	r3, [r1, r2]
	SercomSpi *const spi_module = &(module->hw->SPI);
    84da:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    84dc:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    84de:	2b00      	cmp	r3, #0
    84e0:	d1fc      	bne.n	84dc <nm_bus_deinit+0x28>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    84e2:	338f      	adds	r3, #143	; 0x8f
    84e4:	7523      	strb	r3, [r4, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    84e6:	7623      	strb	r3, [r4, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    84e8:	6823      	ldr	r3, [r4, #0]
    84ea:	2202      	movs	r2, #2
    84ec:	4393      	bics	r3, r2
    84ee:	6023      	str	r3, [r4, #0]
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
    84f0:	a901      	add	r1, sp, #4
    84f2:	200c      	movs	r0, #12
    84f4:	4c09      	ldr	r4, [pc, #36]	; (851c <nm_bus_deinit+0x68>)
    84f6:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
    84f8:	a901      	add	r1, sp, #4
    84fa:	200f      	movs	r0, #15
    84fc:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
    84fe:	a901      	add	r1, sp, #4
    8500:	200d      	movs	r0, #13
    8502:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
    8504:	a901      	add	r1, sp, #4
    8506:	200e      	movs	r0, #14
    8508:	47a0      	blx	r4
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
}
    850a:	2000      	movs	r0, #0
    850c:	b003      	add	sp, #12
    850e:	bd30      	pop	{r4, r5, pc}
    8510:	20000464 	.word	0x20000464
    8514:	0000e7f9 	.word	0x0000e7f9
    8518:	e000e100 	.word	0xe000e100
    851c:	0000e421 	.word	0x0000e421

00008520 <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
    8520:	2a00      	cmp	r2, #0
    8522:	d006      	beq.n	8532 <m2m_memcpy+0x12>
    8524:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
    8526:	780b      	ldrb	r3, [r1, #0]
    8528:	7003      	strb	r3, [r0, #0]
		pDst++;
    852a:	3001      	adds	r0, #1
		pSrc++;
    852c:	3101      	adds	r1, #1
	}while(--sz);
    852e:	4290      	cmp	r0, r2
    8530:	d1f9      	bne.n	8526 <m2m_memcpy+0x6>
}
    8532:	4770      	bx	lr

00008534 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
    8534:	2a00      	cmp	r2, #0
    8536:	d004      	beq.n	8542 <m2m_memset+0xe>
    8538:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
    853a:	7001      	strb	r1, [r0, #0]
		pBuf++;
    853c:	3001      	adds	r0, #1
	}while(--sz);
    853e:	4290      	cmp	r0, r2
    8540:	d1fb      	bne.n	853a <m2m_memset+0x6>
}
    8542:	4770      	bx	lr

00008544 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
    8544:	0003      	movs	r3, r0
	uint16	u16StrLen = 0;
	while(*pcStr)
    8546:	7802      	ldrb	r2, [r0, #0]
    8548:	2a00      	cmp	r2, #0
    854a:	d007      	beq.n	855c <m2m_strlen+0x18>
    854c:	2000      	movs	r0, #0
	{
		u16StrLen ++;
    854e:	3001      	adds	r0, #1
    8550:	b280      	uxth	r0, r0
		pcStr++;
    8552:	3301      	adds	r3, #1
	while(*pcStr)
    8554:	781a      	ldrb	r2, [r3, #0]
    8556:	2a00      	cmp	r2, #0
    8558:	d1f9      	bne.n	854e <m2m_strlen+0xa>
	}
	return u16StrLen;
}
    855a:	4770      	bx	lr
	uint16	u16StrLen = 0;
    855c:	2000      	movs	r0, #0
    855e:	e7fc      	b.n	855a <m2m_strlen+0x16>

00008560 <isr>:

volatile tstrHifContext gstrHifCxt;

static void isr(void)
{
	gstrHifCxt.u8Interrupt++;
    8560:	4a02      	ldr	r2, [pc, #8]	; (856c <isr+0xc>)
    8562:	78d3      	ldrb	r3, [r2, #3]
    8564:	3301      	adds	r3, #1
    8566:	b2db      	uxtb	r3, r3
    8568:	70d3      	strb	r3, [r2, #3]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
    856a:	4770      	bx	lr
    856c:	200004a0 	.word	0x200004a0

00008570 <m2m_hif_cb>:
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{


}
    8570:	4770      	bx	lr
	...

00008574 <hif_set_rx_done>:
{
    8574:	b500      	push	{lr}
    8576:	b083      	sub	sp, #12
	gstrHifCxt.u8HifRXDone = 0;
    8578:	2200      	movs	r2, #0
    857a:	4b0a      	ldr	r3, [pc, #40]	; (85a4 <hif_set_rx_done+0x30>)
    857c:	709a      	strb	r2, [r3, #2]
	nm_bsp_interrupt_ctrl(1);
    857e:	2001      	movs	r0, #1
    8580:	4b09      	ldr	r3, [pc, #36]	; (85a8 <hif_set_rx_done+0x34>)
    8582:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
    8584:	a901      	add	r1, sp, #4
    8586:	4809      	ldr	r0, [pc, #36]	; (85ac <hif_set_rx_done+0x38>)
    8588:	4b09      	ldr	r3, [pc, #36]	; (85b0 <hif_set_rx_done+0x3c>)
    858a:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    858c:	2800      	cmp	r0, #0
    858e:	d001      	beq.n	8594 <hif_set_rx_done+0x20>
}
    8590:	b003      	add	sp, #12
    8592:	bd00      	pop	{pc}
	reg |= NBIT1;
    8594:	2102      	movs	r1, #2
    8596:	9b01      	ldr	r3, [sp, #4]
    8598:	4319      	orrs	r1, r3
    859a:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    859c:	4803      	ldr	r0, [pc, #12]	; (85ac <hif_set_rx_done+0x38>)
    859e:	4b05      	ldr	r3, [pc, #20]	; (85b4 <hif_set_rx_done+0x40>)
    85a0:	4798      	blx	r3
    85a2:	e7f5      	b.n	8590 <hif_set_rx_done+0x1c>
    85a4:	200004a0 	.word	0x200004a0
    85a8:	00008241 	.word	0x00008241
    85ac:	00001070 	.word	0x00001070
    85b0:	000099bd 	.word	0x000099bd
    85b4:	000099c9 	.word	0x000099c9

000085b8 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
    85b8:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	if(gstrHifCxt.u8HifRXDone)
    85ba:	4b0c      	ldr	r3, [pc, #48]	; (85ec <hif_chip_wake+0x34>)
    85bc:	789b      	ldrb	r3, [r3, #2]
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
    85be:	2000      	movs	r0, #0
	if(gstrHifCxt.u8HifRXDone)
    85c0:	2b00      	cmp	r3, #0
    85c2:	d10d      	bne.n	85e0 <hif_chip_wake+0x28>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
    85c4:	4b09      	ldr	r3, [pc, #36]	; (85ec <hif_chip_wake+0x34>)
    85c6:	785b      	ldrb	r3, [r3, #1]
    85c8:	2b00      	cmp	r3, #0
    85ca:	d103      	bne.n	85d4 <hif_chip_wake+0x1c>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
    85cc:	4b07      	ldr	r3, [pc, #28]	; (85ec <hif_chip_wake+0x34>)
    85ce:	781b      	ldrb	r3, [r3, #0]
    85d0:	2b00      	cmp	r3, #0
    85d2:	d106      	bne.n	85e2 <hif_chip_wake+0x2a>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
    85d4:	4a05      	ldr	r2, [pc, #20]	; (85ec <hif_chip_wake+0x34>)
    85d6:	7853      	ldrb	r3, [r2, #1]
    85d8:	3301      	adds	r3, #1
    85da:	b2db      	uxtb	r3, r3
    85dc:	7053      	strb	r3, [r2, #1]
    85de:	2000      	movs	r0, #0
ERR1:
	return ret;
}
    85e0:	bd10      	pop	{r4, pc}
			ret = chip_wake();
    85e2:	4b03      	ldr	r3, [pc, #12]	; (85f0 <hif_chip_wake+0x38>)
    85e4:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
    85e6:	2800      	cmp	r0, #0
    85e8:	d0f4      	beq.n	85d4 <hif_chip_wake+0x1c>
    85ea:	e7f9      	b.n	85e0 <hif_chip_wake+0x28>
    85ec:	200004a0 	.word	0x200004a0
    85f0:	000096a5 	.word	0x000096a5

000085f4 <hif_chip_sleep_sc>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
	if(gstrHifCxt.u8ChipSleep >= 1)
    85f4:	4b05      	ldr	r3, [pc, #20]	; (860c <hif_chip_sleep_sc+0x18>)
    85f6:	785b      	ldrb	r3, [r3, #1]
    85f8:	2b00      	cmp	r3, #0
    85fa:	d004      	beq.n	8606 <hif_chip_sleep_sc+0x12>
	{
		gstrHifCxt.u8ChipSleep--;
    85fc:	4a03      	ldr	r2, [pc, #12]	; (860c <hif_chip_sleep_sc+0x18>)
    85fe:	7853      	ldrb	r3, [r2, #1]
    8600:	3b01      	subs	r3, #1
    8602:	b2db      	uxtb	r3, r3
    8604:	7053      	strb	r3, [r2, #1]
	}
	return M2M_SUCCESS;
}
    8606:	2000      	movs	r0, #0
    8608:	4770      	bx	lr
    860a:	46c0      	nop			; (mov r8, r8)
    860c:	200004a0 	.word	0x200004a0

00008610 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
    8610:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;

	if(gstrHifCxt.u8ChipSleep >= 1)
    8612:	4b0b      	ldr	r3, [pc, #44]	; (8640 <hif_chip_sleep+0x30>)
    8614:	785b      	ldrb	r3, [r3, #1]
    8616:	2b00      	cmp	r3, #0
    8618:	d004      	beq.n	8624 <hif_chip_sleep+0x14>
	{
		gstrHifCxt.u8ChipSleep--;
    861a:	4a09      	ldr	r2, [pc, #36]	; (8640 <hif_chip_sleep+0x30>)
    861c:	7853      	ldrb	r3, [r2, #1]
    861e:	3b01      	subs	r3, #1
    8620:	b2db      	uxtb	r3, r3
    8622:	7053      	strb	r3, [r2, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
    8624:	4b06      	ldr	r3, [pc, #24]	; (8640 <hif_chip_sleep+0x30>)
    8626:	785b      	ldrb	r3, [r3, #1]
	sint8 ret = M2M_SUCCESS;
    8628:	2000      	movs	r0, #0
	if(gstrHifCxt.u8ChipSleep == 0)
    862a:	2b00      	cmp	r3, #0
    862c:	d103      	bne.n	8636 <hif_chip_sleep+0x26>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
    862e:	4b04      	ldr	r3, [pc, #16]	; (8640 <hif_chip_sleep+0x30>)
    8630:	781b      	ldrb	r3, [r3, #0]
    8632:	2b00      	cmp	r3, #0
    8634:	d100      	bne.n	8638 <hif_chip_sleep+0x28>
		{
		}
	}
ERR1:
	return ret;
}
    8636:	bd10      	pop	{r4, pc}
			ret = chip_sleep();
    8638:	4b02      	ldr	r3, [pc, #8]	; (8644 <hif_chip_sleep+0x34>)
    863a:	4798      	blx	r3
    863c:	e7fb      	b.n	8636 <hif_chip_sleep+0x26>
    863e:	46c0      	nop			; (mov r8, r8)
    8640:	200004a0 	.word	0x200004a0
    8644:	0000963d 	.word	0x0000963d

00008648 <hif_deinit>:
*    @param [in]	arg
*				Pointer to the arguments.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_deinit(void * arg)
{
    8648:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = hif_chip_wake();
    864a:	4b05      	ldr	r3, [pc, #20]	; (8660 <hif_deinit+0x18>)
    864c:	4798      	blx	r3
    864e:	0004      	movs	r4, r0
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
    8650:	2228      	movs	r2, #40	; 0x28
    8652:	2100      	movs	r1, #0
    8654:	4803      	ldr	r0, [pc, #12]	; (8664 <hif_deinit+0x1c>)
    8656:	4b04      	ldr	r3, [pc, #16]	; (8668 <hif_deinit+0x20>)
    8658:	4798      	blx	r3
	return ret;
}
    865a:	0020      	movs	r0, r4
    865c:	bd10      	pop	{r4, pc}
    865e:	46c0      	nop			; (mov r8, r8)
    8660:	000085b9 	.word	0x000085b9
    8664:	200004a0 	.word	0x200004a0
    8668:	00008535 	.word	0x00008535

0000866c <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
    866c:	b5f0      	push	{r4, r5, r6, r7, lr}
    866e:	46de      	mov	lr, fp
    8670:	4657      	mov	r7, sl
    8672:	b580      	push	{r7, lr}
    8674:	b089      	sub	sp, #36	; 0x24
    8676:	4683      	mov	fp, r0
    8678:	468a      	mov	sl, r1
    867a:	9201      	str	r2, [sp, #4]
    867c:	9300      	str	r3, [sp, #0]
    867e:	ab10      	add	r3, sp, #64	; 0x40
    8680:	cb80      	ldmia	r3!, {r7}
    8682:	881e      	ldrh	r6, [r3, #0]
    8684:	ab12      	add	r3, sp, #72	; 0x48
    8686:	881d      	ldrh	r5, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
    8688:	227f      	movs	r2, #127	; 0x7f
    868a:	400a      	ands	r2, r1
    868c:	ab07      	add	r3, sp, #28
    868e:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
    8690:	7018      	strb	r0, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
    8692:	2208      	movs	r2, #8
    8694:	805a      	strh	r2, [r3, #2]
	if(pu8DataBuf != NULL)
    8696:	2f00      	cmp	r7, #0
    8698:	d03d      	beq.n	8716 <hif_send+0xaa>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
    869a:	885a      	ldrh	r2, [r3, #2]
    869c:	1992      	adds	r2, r2, r6
    869e:	18aa      	adds	r2, r5, r2
    86a0:	b292      	uxth	r2, r2
    86a2:	805a      	strh	r2, [r3, #2]
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	ret = hif_chip_wake();
    86a4:	4b69      	ldr	r3, [pc, #420]	; (884c <hif_send+0x1e0>)
    86a6:	4798      	blx	r3
    86a8:	1e04      	subs	r4, r0, #0
	if(ret == M2M_SUCCESS)
    86aa:	d000      	beq.n	86ae <hif_send+0x42>
    86ac:	e0c1      	b.n	8832 <hif_send+0x1c6>
	{
		volatile uint32 reg, dma_addr = 0;
    86ae:	2300      	movs	r3, #0
    86b0:	9305      	str	r3, [sp, #20]
		volatile uint16 cnt = 0;
    86b2:	aa02      	add	r2, sp, #8
    86b4:	80d3      	strh	r3, [r2, #6]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
    86b6:	9304      	str	r3, [sp, #16]
		reg |= (uint32)u8Gid;
    86b8:	9b04      	ldr	r3, [sp, #16]
    86ba:	465a      	mov	r2, fp
    86bc:	431a      	orrs	r2, r3
    86be:	9204      	str	r2, [sp, #16]
		reg |= ((uint32)u8Opcode<<8);
    86c0:	9a04      	ldr	r2, [sp, #16]
    86c2:	4653      	mov	r3, sl
    86c4:	021b      	lsls	r3, r3, #8
    86c6:	4313      	orrs	r3, r2
    86c8:	9304      	str	r3, [sp, #16]
		reg |= ((uint32)strHif.u16Length<<16);
    86ca:	ab07      	add	r3, sp, #28
    86cc:	885b      	ldrh	r3, [r3, #2]
    86ce:	9a04      	ldr	r2, [sp, #16]
    86d0:	041b      	lsls	r3, r3, #16
    86d2:	4313      	orrs	r3, r2
    86d4:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(NMI_STATE_REG,reg);
    86d6:	9904      	ldr	r1, [sp, #16]
    86d8:	485d      	ldr	r0, [pc, #372]	; (8850 <hif_send+0x1e4>)
    86da:	4b5e      	ldr	r3, [pc, #376]	; (8854 <hif_send+0x1e8>)
    86dc:	4798      	blx	r3
    86de:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
    86e0:	d157      	bne.n	8792 <hif_send+0x126>

		reg = 0UL;
    86e2:	2300      	movs	r3, #0
    86e4:	9304      	str	r3, [sp, #16]
		reg |= NBIT1;
    86e6:	9b04      	ldr	r3, [sp, #16]
    86e8:	2202      	movs	r2, #2
    86ea:	4313      	orrs	r3, r2
    86ec:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
    86ee:	9904      	ldr	r1, [sp, #16]
    86f0:	4859      	ldr	r0, [pc, #356]	; (8858 <hif_send+0x1ec>)
    86f2:	4b58      	ldr	r3, [pc, #352]	; (8854 <hif_send+0x1e8>)
    86f4:	4798      	blx	r3
    86f6:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
    86f8:	d14b      	bne.n	8792 <hif_send+0x126>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
    86fa:	2200      	movs	r2, #0
    86fc:	9205      	str	r2, [sp, #20]
		
		for(cnt = 0; cnt < 1000; cnt ++)
    86fe:	ab02      	add	r3, sp, #8
    8700:	80da      	strh	r2, [r3, #6]
    8702:	3306      	adds	r3, #6
    8704:	881b      	ldrh	r3, [r3, #0]
    8706:	b29b      	uxth	r3, r3
    8708:	4a54      	ldr	r2, [pc, #336]	; (885c <hif_send+0x1f0>)
    870a:	4293      	cmp	r3, r2
    870c:	d849      	bhi.n	87a2 <hif_send+0x136>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
    870e:	4c54      	ldr	r4, [pc, #336]	; (8860 <hif_send+0x1f4>)
			 */
			if(cnt >= 500) {
				if(cnt < 501) {
					M2M_INFO("Slowing down...\n");
				}
				nm_bsp_sleep(1);
    8710:	4b54      	ldr	r3, [pc, #336]	; (8864 <hif_send+0x1f8>)
    8712:	469a      	mov	sl, r3
    8714:	e017      	b.n	8746 <hif_send+0xda>
		strHif.u16Length += u16CtrlBufSize;
    8716:	ab07      	add	r3, sp, #28
    8718:	885a      	ldrh	r2, [r3, #2]
    871a:	9900      	ldr	r1, [sp, #0]
    871c:	468c      	mov	ip, r1
    871e:	4462      	add	r2, ip
    8720:	b292      	uxth	r2, r2
    8722:	805a      	strh	r2, [r3, #2]
    8724:	e7be      	b.n	86a4 <hif_send+0x38>
				nm_bsp_sleep(1);
    8726:	2001      	movs	r0, #1
    8728:	47d0      	blx	sl
			}
			if (!(reg & NBIT1))
    872a:	9b04      	ldr	r3, [sp, #16]
    872c:	079b      	lsls	r3, r3, #30
    872e:	d528      	bpl.n	8782 <hif_send+0x116>
		for(cnt = 0; cnt < 1000; cnt ++)
    8730:	ab02      	add	r3, sp, #8
    8732:	88da      	ldrh	r2, [r3, #6]
    8734:	3201      	adds	r2, #1
    8736:	b292      	uxth	r2, r2
    8738:	80da      	strh	r2, [r3, #6]
    873a:	3306      	adds	r3, #6
    873c:	881b      	ldrh	r3, [r3, #0]
    873e:	b29b      	uxth	r3, r3
    8740:	4a46      	ldr	r2, [pc, #280]	; (885c <hif_send+0x1f0>)
    8742:	4293      	cmp	r3, r2
    8744:	d82d      	bhi.n	87a2 <hif_send+0x136>
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
    8746:	a904      	add	r1, sp, #16
    8748:	4843      	ldr	r0, [pc, #268]	; (8858 <hif_send+0x1ec>)
    874a:	47a0      	blx	r4
			if(ret != M2M_SUCCESS) break;
    874c:	2800      	cmp	r0, #0
    874e:	d128      	bne.n	87a2 <hif_send+0x136>
			if(cnt >= 500) {
    8750:	ab02      	add	r3, sp, #8
    8752:	3306      	adds	r3, #6
    8754:	881b      	ldrh	r3, [r3, #0]
    8756:	b29b      	uxth	r3, r3
    8758:	22f4      	movs	r2, #244	; 0xf4
    875a:	32ff      	adds	r2, #255	; 0xff
    875c:	4293      	cmp	r3, r2
    875e:	d9e4      	bls.n	872a <hif_send+0xbe>
				if(cnt < 501) {
    8760:	ab02      	add	r3, sp, #8
    8762:	3306      	adds	r3, #6
    8764:	881b      	ldrh	r3, [r3, #0]
    8766:	b29b      	uxth	r3, r3
    8768:	3201      	adds	r2, #1
    876a:	4293      	cmp	r3, r2
    876c:	d8db      	bhi.n	8726 <hif_send+0xba>
					M2M_INFO("Slowing down...\n");
    876e:	483e      	ldr	r0, [pc, #248]	; (8868 <hif_send+0x1fc>)
    8770:	4b3e      	ldr	r3, [pc, #248]	; (886c <hif_send+0x200>)
    8772:	4798      	blx	r3
    8774:	483e      	ldr	r0, [pc, #248]	; (8870 <hif_send+0x204>)
    8776:	4b3f      	ldr	r3, [pc, #252]	; (8874 <hif_send+0x208>)
    8778:	4798      	blx	r3
    877a:	200d      	movs	r0, #13
    877c:	4b3e      	ldr	r3, [pc, #248]	; (8878 <hif_send+0x20c>)
    877e:	4798      	blx	r3
    8780:	e7d1      	b.n	8726 <hif_send+0xba>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
    8782:	a905      	add	r1, sp, #20
    8784:	483d      	ldr	r0, [pc, #244]	; (887c <hif_send+0x210>)
    8786:	4b36      	ldr	r3, [pc, #216]	; (8860 <hif_send+0x1f4>)
    8788:	4798      	blx	r3
    878a:	1e04      	subs	r4, r0, #0
				if(ret != M2M_SUCCESS) {
    878c:	d009      	beq.n	87a2 <hif_send+0x136>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
    878e:	2300      	movs	r3, #0
    8790:	9305      	str	r3, [sp, #20]
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
	return ret;
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
    8792:	4b3b      	ldr	r3, [pc, #236]	; (8880 <hif_send+0x214>)
    8794:	4798      	blx	r3
ERR2:
	/*logical error*/
	return ret;
}
    8796:	0020      	movs	r0, r4
    8798:	b009      	add	sp, #36	; 0x24
    879a:	bc0c      	pop	{r2, r3}
    879c:	4692      	mov	sl, r2
    879e:	469b      	mov	fp, r3
    87a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (dma_addr != 0)
    87a2:	9b05      	ldr	r3, [sp, #20]
    87a4:	2b00      	cmp	r3, #0
    87a6:	d03f      	beq.n	8828 <hif_send+0x1bc>
			u32CurrAddr = dma_addr;
    87a8:	9b05      	ldr	r3, [sp, #20]
    87aa:	9306      	str	r3, [sp, #24]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
    87ac:	a907      	add	r1, sp, #28
    87ae:	884b      	ldrh	r3, [r1, #2]
    87b0:	b29b      	uxth	r3, r3
    87b2:	804b      	strh	r3, [r1, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
    87b4:	9806      	ldr	r0, [sp, #24]
    87b6:	2208      	movs	r2, #8
    87b8:	4b32      	ldr	r3, [pc, #200]	; (8884 <hif_send+0x218>)
    87ba:	4798      	blx	r3
    87bc:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
    87be:	d1e8      	bne.n	8792 <hif_send+0x126>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
    87c0:	9b06      	ldr	r3, [sp, #24]
    87c2:	3308      	adds	r3, #8
    87c4:	9306      	str	r3, [sp, #24]
			if(pu8CtrlBuf != NULL)
    87c6:	9b01      	ldr	r3, [sp, #4]
    87c8:	2b00      	cmp	r3, #0
    87ca:	d00b      	beq.n	87e4 <hif_send+0x178>
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
    87cc:	9806      	ldr	r0, [sp, #24]
    87ce:	9a00      	ldr	r2, [sp, #0]
    87d0:	0019      	movs	r1, r3
    87d2:	4b2c      	ldr	r3, [pc, #176]	; (8884 <hif_send+0x218>)
    87d4:	4798      	blx	r3
    87d6:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
    87d8:	d1db      	bne.n	8792 <hif_send+0x126>
				u32CurrAddr += u16CtrlBufSize;
    87da:	9b06      	ldr	r3, [sp, #24]
    87dc:	9a00      	ldr	r2, [sp, #0]
    87de:	4694      	mov	ip, r2
    87e0:	4463      	add	r3, ip
    87e2:	9306      	str	r3, [sp, #24]
			if(pu8DataBuf != NULL)
    87e4:	2f00      	cmp	r7, #0
    87e6:	d00e      	beq.n	8806 <hif_send+0x19a>
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
    87e8:	9b06      	ldr	r3, [sp, #24]
    87ea:	9a00      	ldr	r2, [sp, #0]
    87ec:	1aad      	subs	r5, r5, r2
    87ee:	18ed      	adds	r5, r5, r3
    87f0:	9506      	str	r5, [sp, #24]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
    87f2:	9806      	ldr	r0, [sp, #24]
    87f4:	0032      	movs	r2, r6
    87f6:	0039      	movs	r1, r7
    87f8:	4b22      	ldr	r3, [pc, #136]	; (8884 <hif_send+0x218>)
    87fa:	4798      	blx	r3
    87fc:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
    87fe:	d1c8      	bne.n	8792 <hif_send+0x126>
				u32CurrAddr += u16DataSize;
    8800:	9b06      	ldr	r3, [sp, #24]
    8802:	18f3      	adds	r3, r6, r3
    8804:	9306      	str	r3, [sp, #24]
			reg = dma_addr << 2;
    8806:	9b05      	ldr	r3, [sp, #20]
    8808:	009b      	lsls	r3, r3, #2
    880a:	9304      	str	r3, [sp, #16]
			reg |= NBIT1;
    880c:	9b04      	ldr	r3, [sp, #16]
    880e:	2202      	movs	r2, #2
    8810:	4313      	orrs	r3, r2
    8812:	9304      	str	r3, [sp, #16]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
    8814:	9904      	ldr	r1, [sp, #16]
    8816:	481c      	ldr	r0, [pc, #112]	; (8888 <hif_send+0x21c>)
    8818:	4b0e      	ldr	r3, [pc, #56]	; (8854 <hif_send+0x1e8>)
    881a:	4798      	blx	r3
    881c:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
    881e:	d1b8      	bne.n	8792 <hif_send+0x126>
 	ret = hif_chip_sleep();
    8820:	4b1a      	ldr	r3, [pc, #104]	; (888c <hif_send+0x220>)
    8822:	4798      	blx	r3
    8824:	0004      	movs	r4, r0
	return ret;
    8826:	e7b6      	b.n	8796 <hif_send+0x12a>
			ret = hif_chip_sleep();
    8828:	4b18      	ldr	r3, [pc, #96]	; (888c <hif_send+0x220>)
    882a:	4798      	blx	r3
			ret = M2M_ERR_MEM_ALLOC;
    882c:	2403      	movs	r4, #3
    882e:	4264      	negs	r4, r4
			goto ERR2;
    8830:	e7b1      	b.n	8796 <hif_send+0x12a>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
    8832:	22cb      	movs	r2, #203	; 0xcb
    8834:	0052      	lsls	r2, r2, #1
    8836:	4916      	ldr	r1, [pc, #88]	; (8890 <hif_send+0x224>)
    8838:	4816      	ldr	r0, [pc, #88]	; (8894 <hif_send+0x228>)
    883a:	4b0c      	ldr	r3, [pc, #48]	; (886c <hif_send+0x200>)
    883c:	4798      	blx	r3
    883e:	4816      	ldr	r0, [pc, #88]	; (8898 <hif_send+0x22c>)
    8840:	4b0c      	ldr	r3, [pc, #48]	; (8874 <hif_send+0x208>)
    8842:	4798      	blx	r3
    8844:	200d      	movs	r0, #13
    8846:	4b0c      	ldr	r3, [pc, #48]	; (8878 <hif_send+0x20c>)
    8848:	4798      	blx	r3
		goto ERR2;
    884a:	e7a4      	b.n	8796 <hif_send+0x12a>
    884c:	000085b9 	.word	0x000085b9
    8850:	0000108c 	.word	0x0000108c
    8854:	000099c9 	.word	0x000099c9
    8858:	00001078 	.word	0x00001078
    885c:	000003e7 	.word	0x000003e7
    8860:	000099bd 	.word	0x000099bd
    8864:	00008129 	.word	0x00008129
    8868:	0001561c 	.word	0x0001561c
    886c:	00013d61 	.word	0x00013d61
    8870:	00015628 	.word	0x00015628
    8874:	00013e7d 	.word	0x00013e7d
    8878:	00013d95 	.word	0x00013d95
    887c:	00150400 	.word	0x00150400
    8880:	000085f5 	.word	0x000085f5
    8884:	00009a3d 	.word	0x00009a3d
    8888:	0000106c 	.word	0x0000106c
    888c:	00008611 	.word	0x00008611
    8890:	00015334 	.word	0x00015334
    8894:	000152ec 	.word	0x000152ec
    8898:	00015638 	.word	0x00015638

0000889c <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
    889c:	b5f0      	push	{r4, r5, r6, r7, lr}
    889e:	46ce      	mov	lr, r9
    88a0:	4647      	mov	r7, r8
    88a2:	b580      	push	{r7, lr}
    88a4:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;	
	while (gstrHifCxt.u8Interrupt) {
    88a6:	4bcf      	ldr	r3, [pc, #828]	; (8be4 <hif_handle_isr+0x348>)
    88a8:	4698      	mov	r8, r3
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
    88aa:	4699      	mov	r9, r3
	while (gstrHifCxt.u8Interrupt) {
    88ac:	e080      	b.n	89b0 <hif_handle_isr+0x114>
				gstrHifCxt.u32RxAddr = address;
    88ae:	4bcd      	ldr	r3, [pc, #820]	; (8be4 <hif_handle_isr+0x348>)
    88b0:	9a05      	ldr	r2, [sp, #20]
    88b2:	605a      	str	r2, [r3, #4]
				gstrHifCxt.u32RxSize = size;
    88b4:	609d      	str	r5, [r3, #8]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
    88b6:	af04      	add	r7, sp, #16
    88b8:	2204      	movs	r2, #4
    88ba:	0039      	movs	r1, r7
    88bc:	9805      	ldr	r0, [sp, #20]
    88be:	4bca      	ldr	r3, [pc, #808]	; (8be8 <hif_handle_isr+0x34c>)
    88c0:	4798      	blx	r3
    88c2:	0004      	movs	r4, r0
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
    88c4:	887b      	ldrh	r3, [r7, #2]
    88c6:	b29b      	uxth	r3, r3
    88c8:	807b      	strh	r3, [r7, #2]
				if(M2M_SUCCESS != ret)
    88ca:	2800      	cmp	r0, #0
    88cc:	d133      	bne.n	8936 <hif_handle_isr+0x9a>
				if(strHif.u16Length != size)
    88ce:	ab04      	add	r3, sp, #16
    88d0:	885b      	ldrh	r3, [r3, #2]
    88d2:	b29b      	uxth	r3, r3
    88d4:	429d      	cmp	r5, r3
    88d6:	d004      	beq.n	88e2 <hif_handle_isr+0x46>
					if((size - strHif.u16Length) > 4)
    88d8:	ab04      	add	r3, sp, #16
    88da:	885b      	ldrh	r3, [r3, #2]
    88dc:	1aeb      	subs	r3, r5, r3
    88de:	2b04      	cmp	r3, #4
    88e0:	dc39      	bgt.n	8956 <hif_handle_isr+0xba>
				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
    88e2:	ab04      	add	r3, sp, #16
    88e4:	781b      	ldrb	r3, [r3, #0]
    88e6:	2b01      	cmp	r3, #1
    88e8:	d04e      	beq.n	8988 <hif_handle_isr+0xec>
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
    88ea:	ab04      	add	r3, sp, #16
    88ec:	781b      	ldrb	r3, [r3, #0]
    88ee:	2b02      	cmp	r3, #2
    88f0:	d078      	beq.n	89e4 <hif_handle_isr+0x148>
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
    88f2:	ab04      	add	r3, sp, #16
    88f4:	781b      	ldrb	r3, [r3, #0]
    88f6:	2b04      	cmp	r3, #4
    88f8:	d100      	bne.n	88fc <hif_handle_isr+0x60>
    88fa:	e090      	b.n	8a1e <hif_handle_isr+0x182>
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
    88fc:	ab04      	add	r3, sp, #16
    88fe:	781b      	ldrb	r3, [r3, #0]
    8900:	2b06      	cmp	r3, #6
    8902:	d100      	bne.n	8906 <hif_handle_isr+0x6a>
    8904:	e0a8      	b.n	8a58 <hif_handle_isr+0x1bc>
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
    8906:	ab04      	add	r3, sp, #16
    8908:	781b      	ldrb	r3, [r3, #0]
    890a:	2b07      	cmp	r3, #7
    890c:	d100      	bne.n	8910 <hif_handle_isr+0x74>
    890e:	e0bf      	b.n	8a90 <hif_handle_isr+0x1f4>
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
    8910:	ab04      	add	r3, sp, #16
    8912:	781b      	ldrb	r3, [r3, #0]
    8914:	2b05      	cmp	r3, #5
    8916:	d100      	bne.n	891a <hif_handle_isr+0x7e>
    8918:	e0d6      	b.n	8ac8 <hif_handle_isr+0x22c>
					M2M_ERR("(hif) invalid group ID\n");
    891a:	4ab4      	ldr	r2, [pc, #720]	; (8bec <hif_handle_isr+0x350>)
    891c:	49b4      	ldr	r1, [pc, #720]	; (8bf0 <hif_handle_isr+0x354>)
    891e:	48b5      	ldr	r0, [pc, #724]	; (8bf4 <hif_handle_isr+0x358>)
    8920:	4bb5      	ldr	r3, [pc, #724]	; (8bf8 <hif_handle_isr+0x35c>)
    8922:	4798      	blx	r3
    8924:	48b5      	ldr	r0, [pc, #724]	; (8bfc <hif_handle_isr+0x360>)
    8926:	4bb6      	ldr	r3, [pc, #728]	; (8c00 <hif_handle_isr+0x364>)
    8928:	4798      	blx	r3
    892a:	200d      	movs	r0, #13
    892c:	4bb5      	ldr	r3, [pc, #724]	; (8c04 <hif_handle_isr+0x368>)
    892e:	4798      	blx	r3
					ret = M2M_ERR_BUS_FAIL;
    8930:	2406      	movs	r4, #6
    8932:	4264      	negs	r4, r4
    8934:	e116      	b.n	8b64 <hif_handle_isr+0x2c8>
					M2M_ERR("(hif) address bus fail\n");
    8936:	22d2      	movs	r2, #210	; 0xd2
    8938:	32ff      	adds	r2, #255	; 0xff
    893a:	49ad      	ldr	r1, [pc, #692]	; (8bf0 <hif_handle_isr+0x354>)
    893c:	48ad      	ldr	r0, [pc, #692]	; (8bf4 <hif_handle_isr+0x358>)
    893e:	4bae      	ldr	r3, [pc, #696]	; (8bf8 <hif_handle_isr+0x35c>)
    8940:	4798      	blx	r3
    8942:	48b1      	ldr	r0, [pc, #708]	; (8c08 <hif_handle_isr+0x36c>)
    8944:	4bae      	ldr	r3, [pc, #696]	; (8c00 <hif_handle_isr+0x364>)
    8946:	4798      	blx	r3
    8948:	200d      	movs	r0, #13
    894a:	4bae      	ldr	r3, [pc, #696]	; (8c04 <hif_handle_isr+0x368>)
    894c:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
    894e:	2001      	movs	r0, #1
    8950:	4bae      	ldr	r3, [pc, #696]	; (8c0c <hif_handle_isr+0x370>)
    8952:	4798      	blx	r3
    8954:	e106      	b.n	8b64 <hif_handle_isr+0x2c8>
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
    8956:	22ed      	movs	r2, #237	; 0xed
    8958:	0052      	lsls	r2, r2, #1
    895a:	49a5      	ldr	r1, [pc, #660]	; (8bf0 <hif_handle_isr+0x354>)
    895c:	48a5      	ldr	r0, [pc, #660]	; (8bf4 <hif_handle_isr+0x358>)
    895e:	4ca6      	ldr	r4, [pc, #664]	; (8bf8 <hif_handle_isr+0x35c>)
    8960:	47a0      	blx	r4
    8962:	a904      	add	r1, sp, #16
    8964:	884a      	ldrh	r2, [r1, #2]
    8966:	b292      	uxth	r2, r2
    8968:	780b      	ldrb	r3, [r1, #0]
    896a:	b2db      	uxtb	r3, r3
    896c:	7849      	ldrb	r1, [r1, #1]
    896e:	9100      	str	r1, [sp, #0]
    8970:	0029      	movs	r1, r5
    8972:	48a7      	ldr	r0, [pc, #668]	; (8c10 <hif_handle_isr+0x374>)
    8974:	47a0      	blx	r4
    8976:	200d      	movs	r0, #13
    8978:	4ba2      	ldr	r3, [pc, #648]	; (8c04 <hif_handle_isr+0x368>)
    897a:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
    897c:	2001      	movs	r0, #1
    897e:	4ba3      	ldr	r3, [pc, #652]	; (8c0c <hif_handle_isr+0x370>)
    8980:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
    8982:	2406      	movs	r4, #6
    8984:	4264      	negs	r4, r4
    8986:	e0ed      	b.n	8b64 <hif_handle_isr+0x2c8>
					if(gstrHifCxt.pfWifiCb)
    8988:	4b96      	ldr	r3, [pc, #600]	; (8be4 <hif_handle_isr+0x348>)
    898a:	68db      	ldr	r3, [r3, #12]
    898c:	2b00      	cmp	r3, #0
    898e:	d01c      	beq.n	89ca <hif_handle_isr+0x12e>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    8990:	4b94      	ldr	r3, [pc, #592]	; (8be4 <hif_handle_isr+0x348>)
    8992:	68db      	ldr	r3, [r3, #12]
    8994:	aa04      	add	r2, sp, #16
    8996:	7850      	ldrb	r0, [r2, #1]
    8998:	b2c0      	uxtb	r0, r0
    899a:	8851      	ldrh	r1, [r2, #2]
    899c:	9a05      	ldr	r2, [sp, #20]
    899e:	3208      	adds	r2, #8
    89a0:	3908      	subs	r1, #8
    89a2:	b289      	uxth	r1, r1
    89a4:	4798      	blx	r3
				if(gstrHifCxt.u8HifRXDone)
    89a6:	4b8f      	ldr	r3, [pc, #572]	; (8be4 <hif_handle_isr+0x348>)
    89a8:	789b      	ldrb	r3, [r3, #2]
    89aa:	2b00      	cmp	r3, #0
    89ac:	d000      	beq.n	89b0 <hif_handle_isr+0x114>
    89ae:	e09c      	b.n	8aea <hif_handle_isr+0x24e>
	while (gstrHifCxt.u8Interrupt) {
    89b0:	4643      	mov	r3, r8
    89b2:	78db      	ldrb	r3, [r3, #3]
    89b4:	2b00      	cmp	r3, #0
    89b6:	d100      	bne.n	89ba <hif_handle_isr+0x11e>
    89b8:	e158      	b.n	8c6c <hif_handle_isr+0x3d0>
		gstrHifCxt.u8Interrupt--;
    89ba:	464b      	mov	r3, r9
    89bc:	78db      	ldrb	r3, [r3, #3]
    89be:	3b01      	subs	r3, #1
    89c0:	b2db      	uxtb	r3, r3
    89c2:	464a      	mov	r2, r9
    89c4:	70d3      	strb	r3, [r2, #3]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
    89c6:	4e93      	ldr	r6, [pc, #588]	; (8c14 <hif_handle_isr+0x378>)
    89c8:	e0d7      	b.n	8b7a <hif_handle_isr+0x2de>
						M2M_ERR("WIFI callback is not registered\n");
    89ca:	22f3      	movs	r2, #243	; 0xf3
    89cc:	0052      	lsls	r2, r2, #1
    89ce:	4988      	ldr	r1, [pc, #544]	; (8bf0 <hif_handle_isr+0x354>)
    89d0:	4888      	ldr	r0, [pc, #544]	; (8bf4 <hif_handle_isr+0x358>)
    89d2:	4b89      	ldr	r3, [pc, #548]	; (8bf8 <hif_handle_isr+0x35c>)
    89d4:	4798      	blx	r3
    89d6:	4890      	ldr	r0, [pc, #576]	; (8c18 <hif_handle_isr+0x37c>)
    89d8:	4b89      	ldr	r3, [pc, #548]	; (8c00 <hif_handle_isr+0x364>)
    89da:	4798      	blx	r3
    89dc:	200d      	movs	r0, #13
    89de:	4b89      	ldr	r3, [pc, #548]	; (8c04 <hif_handle_isr+0x368>)
    89e0:	4798      	blx	r3
    89e2:	e7e0      	b.n	89a6 <hif_handle_isr+0x10a>
					if(gstrHifCxt.pfIpCb)
    89e4:	4b7f      	ldr	r3, [pc, #508]	; (8be4 <hif_handle_isr+0x348>)
    89e6:	691b      	ldr	r3, [r3, #16]
    89e8:	2b00      	cmp	r3, #0
    89ea:	d00b      	beq.n	8a04 <hif_handle_isr+0x168>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    89ec:	4b7d      	ldr	r3, [pc, #500]	; (8be4 <hif_handle_isr+0x348>)
    89ee:	691b      	ldr	r3, [r3, #16]
    89f0:	aa04      	add	r2, sp, #16
    89f2:	7850      	ldrb	r0, [r2, #1]
    89f4:	b2c0      	uxtb	r0, r0
    89f6:	8851      	ldrh	r1, [r2, #2]
    89f8:	9a05      	ldr	r2, [sp, #20]
    89fa:	3208      	adds	r2, #8
    89fc:	3908      	subs	r1, #8
    89fe:	b289      	uxth	r1, r1
    8a00:	4798      	blx	r3
    8a02:	e7d0      	b.n	89a6 <hif_handle_isr+0x10a>
						M2M_ERR("Scoket callback is not registered\n");
    8a04:	22f7      	movs	r2, #247	; 0xf7
    8a06:	0052      	lsls	r2, r2, #1
    8a08:	4979      	ldr	r1, [pc, #484]	; (8bf0 <hif_handle_isr+0x354>)
    8a0a:	487a      	ldr	r0, [pc, #488]	; (8bf4 <hif_handle_isr+0x358>)
    8a0c:	4b7a      	ldr	r3, [pc, #488]	; (8bf8 <hif_handle_isr+0x35c>)
    8a0e:	4798      	blx	r3
    8a10:	4882      	ldr	r0, [pc, #520]	; (8c1c <hif_handle_isr+0x380>)
    8a12:	4b7b      	ldr	r3, [pc, #492]	; (8c00 <hif_handle_isr+0x364>)
    8a14:	4798      	blx	r3
    8a16:	200d      	movs	r0, #13
    8a18:	4b7a      	ldr	r3, [pc, #488]	; (8c04 <hif_handle_isr+0x368>)
    8a1a:	4798      	blx	r3
    8a1c:	e7c3      	b.n	89a6 <hif_handle_isr+0x10a>
					if(gstrHifCxt.pfOtaCb)
    8a1e:	4b71      	ldr	r3, [pc, #452]	; (8be4 <hif_handle_isr+0x348>)
    8a20:	695b      	ldr	r3, [r3, #20]
    8a22:	2b00      	cmp	r3, #0
    8a24:	d00b      	beq.n	8a3e <hif_handle_isr+0x1a2>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    8a26:	4b6f      	ldr	r3, [pc, #444]	; (8be4 <hif_handle_isr+0x348>)
    8a28:	695b      	ldr	r3, [r3, #20]
    8a2a:	aa04      	add	r2, sp, #16
    8a2c:	7850      	ldrb	r0, [r2, #1]
    8a2e:	b2c0      	uxtb	r0, r0
    8a30:	8851      	ldrh	r1, [r2, #2]
    8a32:	9a05      	ldr	r2, [sp, #20]
    8a34:	3208      	adds	r2, #8
    8a36:	3908      	subs	r1, #8
    8a38:	b289      	uxth	r1, r1
    8a3a:	4798      	blx	r3
    8a3c:	e7b3      	b.n	89a6 <hif_handle_isr+0x10a>
						M2M_ERR("Ota callback is not registered\n");
    8a3e:	22fb      	movs	r2, #251	; 0xfb
    8a40:	0052      	lsls	r2, r2, #1
    8a42:	496b      	ldr	r1, [pc, #428]	; (8bf0 <hif_handle_isr+0x354>)
    8a44:	486b      	ldr	r0, [pc, #428]	; (8bf4 <hif_handle_isr+0x358>)
    8a46:	4b6c      	ldr	r3, [pc, #432]	; (8bf8 <hif_handle_isr+0x35c>)
    8a48:	4798      	blx	r3
    8a4a:	4875      	ldr	r0, [pc, #468]	; (8c20 <hif_handle_isr+0x384>)
    8a4c:	4b6c      	ldr	r3, [pc, #432]	; (8c00 <hif_handle_isr+0x364>)
    8a4e:	4798      	blx	r3
    8a50:	200d      	movs	r0, #13
    8a52:	4b6c      	ldr	r3, [pc, #432]	; (8c04 <hif_handle_isr+0x368>)
    8a54:	4798      	blx	r3
    8a56:	e7a6      	b.n	89a6 <hif_handle_isr+0x10a>
					if(gstrHifCxt.pfCryptoCb)
    8a58:	4b62      	ldr	r3, [pc, #392]	; (8be4 <hif_handle_isr+0x348>)
    8a5a:	6a1b      	ldr	r3, [r3, #32]
    8a5c:	2b00      	cmp	r3, #0
    8a5e:	d00b      	beq.n	8a78 <hif_handle_isr+0x1dc>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    8a60:	4b60      	ldr	r3, [pc, #384]	; (8be4 <hif_handle_isr+0x348>)
    8a62:	6a1b      	ldr	r3, [r3, #32]
    8a64:	aa04      	add	r2, sp, #16
    8a66:	7850      	ldrb	r0, [r2, #1]
    8a68:	b2c0      	uxtb	r0, r0
    8a6a:	8851      	ldrh	r1, [r2, #2]
    8a6c:	9a05      	ldr	r2, [sp, #20]
    8a6e:	3208      	adds	r2, #8
    8a70:	3908      	subs	r1, #8
    8a72:	b289      	uxth	r1, r1
    8a74:	4798      	blx	r3
    8a76:	e796      	b.n	89a6 <hif_handle_isr+0x10a>
						M2M_ERR("Crypto callback is not registered\n");
    8a78:	4a6a      	ldr	r2, [pc, #424]	; (8c24 <hif_handle_isr+0x388>)
    8a7a:	495d      	ldr	r1, [pc, #372]	; (8bf0 <hif_handle_isr+0x354>)
    8a7c:	485d      	ldr	r0, [pc, #372]	; (8bf4 <hif_handle_isr+0x358>)
    8a7e:	4b5e      	ldr	r3, [pc, #376]	; (8bf8 <hif_handle_isr+0x35c>)
    8a80:	4798      	blx	r3
    8a82:	4869      	ldr	r0, [pc, #420]	; (8c28 <hif_handle_isr+0x38c>)
    8a84:	4b5e      	ldr	r3, [pc, #376]	; (8c00 <hif_handle_isr+0x364>)
    8a86:	4798      	blx	r3
    8a88:	200d      	movs	r0, #13
    8a8a:	4b5e      	ldr	r3, [pc, #376]	; (8c04 <hif_handle_isr+0x368>)
    8a8c:	4798      	blx	r3
    8a8e:	e78a      	b.n	89a6 <hif_handle_isr+0x10a>
					if(gstrHifCxt.pfSigmaCb)
    8a90:	4b54      	ldr	r3, [pc, #336]	; (8be4 <hif_handle_isr+0x348>)
    8a92:	699b      	ldr	r3, [r3, #24]
    8a94:	2b00      	cmp	r3, #0
    8a96:	d00b      	beq.n	8ab0 <hif_handle_isr+0x214>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    8a98:	4b52      	ldr	r3, [pc, #328]	; (8be4 <hif_handle_isr+0x348>)
    8a9a:	699b      	ldr	r3, [r3, #24]
    8a9c:	aa04      	add	r2, sp, #16
    8a9e:	7850      	ldrb	r0, [r2, #1]
    8aa0:	b2c0      	uxtb	r0, r0
    8aa2:	8851      	ldrh	r1, [r2, #2]
    8aa4:	9a05      	ldr	r2, [sp, #20]
    8aa6:	3208      	adds	r2, #8
    8aa8:	3908      	subs	r1, #8
    8aaa:	b289      	uxth	r1, r1
    8aac:	4798      	blx	r3
    8aae:	e77a      	b.n	89a6 <hif_handle_isr+0x10a>
						M2M_ERR("Sigma callback is not registered\n");
    8ab0:	4a5e      	ldr	r2, [pc, #376]	; (8c2c <hif_handle_isr+0x390>)
    8ab2:	494f      	ldr	r1, [pc, #316]	; (8bf0 <hif_handle_isr+0x354>)
    8ab4:	484f      	ldr	r0, [pc, #316]	; (8bf4 <hif_handle_isr+0x358>)
    8ab6:	4b50      	ldr	r3, [pc, #320]	; (8bf8 <hif_handle_isr+0x35c>)
    8ab8:	4798      	blx	r3
    8aba:	485d      	ldr	r0, [pc, #372]	; (8c30 <hif_handle_isr+0x394>)
    8abc:	4b50      	ldr	r3, [pc, #320]	; (8c00 <hif_handle_isr+0x364>)
    8abe:	4798      	blx	r3
    8ac0:	200d      	movs	r0, #13
    8ac2:	4b50      	ldr	r3, [pc, #320]	; (8c04 <hif_handle_isr+0x368>)
    8ac4:	4798      	blx	r3
    8ac6:	e76e      	b.n	89a6 <hif_handle_isr+0x10a>
				    if(gstrHifCxt.pfSslCb)
    8ac8:	4b46      	ldr	r3, [pc, #280]	; (8be4 <hif_handle_isr+0x348>)
    8aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8acc:	2b00      	cmp	r3, #0
    8ace:	d100      	bne.n	8ad2 <hif_handle_isr+0x236>
    8ad0:	e769      	b.n	89a6 <hif_handle_isr+0x10a>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    8ad2:	4b44      	ldr	r3, [pc, #272]	; (8be4 <hif_handle_isr+0x348>)
    8ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8ad6:	aa04      	add	r2, sp, #16
    8ad8:	7850      	ldrb	r0, [r2, #1]
    8ada:	b2c0      	uxtb	r0, r0
    8adc:	8851      	ldrh	r1, [r2, #2]
    8ade:	9a05      	ldr	r2, [sp, #20]
    8ae0:	3208      	adds	r2, #8
    8ae2:	3908      	subs	r1, #8
    8ae4:	b289      	uxth	r1, r1
    8ae6:	4798      	blx	r3
    8ae8:	e75d      	b.n	89a6 <hif_handle_isr+0x10a>
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
    8aea:	4a52      	ldr	r2, [pc, #328]	; (8c34 <hif_handle_isr+0x398>)
    8aec:	4940      	ldr	r1, [pc, #256]	; (8bf0 <hif_handle_isr+0x354>)
    8aee:	4841      	ldr	r0, [pc, #260]	; (8bf4 <hif_handle_isr+0x358>)
    8af0:	4c41      	ldr	r4, [pc, #260]	; (8bf8 <hif_handle_isr+0x35c>)
    8af2:	47a0      	blx	r4
    8af4:	ab04      	add	r3, sp, #16
    8af6:	7819      	ldrb	r1, [r3, #0]
    8af8:	b2c9      	uxtb	r1, r1
    8afa:	785a      	ldrb	r2, [r3, #1]
    8afc:	b2d2      	uxtb	r2, r2
    8afe:	484e      	ldr	r0, [pc, #312]	; (8c38 <hif_handle_isr+0x39c>)
    8b00:	47a0      	blx	r4
    8b02:	200d      	movs	r0, #13
    8b04:	4b3f      	ldr	r3, [pc, #252]	; (8c04 <hif_handle_isr+0x368>)
    8b06:	4798      	blx	r3
					ret = hif_set_rx_done();
    8b08:	4b4c      	ldr	r3, [pc, #304]	; (8c3c <hif_handle_isr+0x3a0>)
    8b0a:	4798      	blx	r3
    8b0c:	1e04      	subs	r4, r0, #0
					if(ret != M2M_SUCCESS) goto ERR1;
    8b0e:	d129      	bne.n	8b64 <hif_handle_isr+0x2c8>
    8b10:	e74e      	b.n	89b0 <hif_handle_isr+0x114>
				M2M_ERR("(hif) Wrong Size\n");
    8b12:	2287      	movs	r2, #135	; 0x87
    8b14:	0092      	lsls	r2, r2, #2
    8b16:	4936      	ldr	r1, [pc, #216]	; (8bf0 <hif_handle_isr+0x354>)
    8b18:	4836      	ldr	r0, [pc, #216]	; (8bf4 <hif_handle_isr+0x358>)
    8b1a:	4b37      	ldr	r3, [pc, #220]	; (8bf8 <hif_handle_isr+0x35c>)
    8b1c:	4798      	blx	r3
    8b1e:	4848      	ldr	r0, [pc, #288]	; (8c40 <hif_handle_isr+0x3a4>)
    8b20:	4b37      	ldr	r3, [pc, #220]	; (8c00 <hif_handle_isr+0x364>)
    8b22:	4798      	blx	r3
    8b24:	200d      	movs	r0, #13
    8b26:	4b37      	ldr	r3, [pc, #220]	; (8c04 <hif_handle_isr+0x368>)
    8b28:	4798      	blx	r3
				ret = M2M_ERR_RCV;
    8b2a:	2402      	movs	r4, #2
    8b2c:	4264      	negs	r4, r4
    8b2e:	e019      	b.n	8b64 <hif_handle_isr+0x2c8>
			M2M_ERR("(hif) False interrupt %lx",reg);
    8b30:	2289      	movs	r2, #137	; 0x89
    8b32:	0092      	lsls	r2, r2, #2
    8b34:	492e      	ldr	r1, [pc, #184]	; (8bf0 <hif_handle_isr+0x354>)
    8b36:	482f      	ldr	r0, [pc, #188]	; (8bf4 <hif_handle_isr+0x358>)
    8b38:	4c2f      	ldr	r4, [pc, #188]	; (8bf8 <hif_handle_isr+0x35c>)
    8b3a:	47a0      	blx	r4
    8b3c:	9903      	ldr	r1, [sp, #12]
    8b3e:	4841      	ldr	r0, [pc, #260]	; (8c44 <hif_handle_isr+0x3a8>)
    8b40:	47a0      	blx	r4
    8b42:	200d      	movs	r0, #13
    8b44:	4b2f      	ldr	r3, [pc, #188]	; (8c04 <hif_handle_isr+0x368>)
    8b46:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    8b48:	240c      	movs	r4, #12
    8b4a:	4264      	negs	r4, r4
    8b4c:	e00a      	b.n	8b64 <hif_handle_isr+0x2c8>
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
    8b4e:	4a3e      	ldr	r2, [pc, #248]	; (8c48 <hif_handle_isr+0x3ac>)
    8b50:	4927      	ldr	r1, [pc, #156]	; (8bf0 <hif_handle_isr+0x354>)
    8b52:	4828      	ldr	r0, [pc, #160]	; (8bf4 <hif_handle_isr+0x358>)
    8b54:	4b28      	ldr	r3, [pc, #160]	; (8bf8 <hif_handle_isr+0x35c>)
    8b56:	4798      	blx	r3
    8b58:	483c      	ldr	r0, [pc, #240]	; (8c4c <hif_handle_isr+0x3b0>)
    8b5a:	4b29      	ldr	r3, [pc, #164]	; (8c00 <hif_handle_isr+0x364>)
    8b5c:	4798      	blx	r3
    8b5e:	200d      	movs	r0, #13
    8b60:	4b28      	ldr	r3, [pc, #160]	; (8c04 <hif_handle_isr+0x368>)
    8b62:	4798      	blx	r3
			if(ret == M2M_SUCCESS) {
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
    8b64:	4a3a      	ldr	r2, [pc, #232]	; (8c50 <hif_handle_isr+0x3b4>)
    8b66:	493b      	ldr	r1, [pc, #236]	; (8c54 <hif_handle_isr+0x3b8>)
    8b68:	4822      	ldr	r0, [pc, #136]	; (8bf4 <hif_handle_isr+0x358>)
    8b6a:	4f23      	ldr	r7, [pc, #140]	; (8bf8 <hif_handle_isr+0x35c>)
    8b6c:	47b8      	blx	r7
    8b6e:	0021      	movs	r1, r4
    8b70:	4839      	ldr	r0, [pc, #228]	; (8c58 <hif_handle_isr+0x3bc>)
    8b72:	47b8      	blx	r7
    8b74:	200d      	movs	r0, #13
    8b76:	4b23      	ldr	r3, [pc, #140]	; (8c04 <hif_handle_isr+0x368>)
    8b78:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
    8b7a:	a903      	add	r1, sp, #12
    8b7c:	4837      	ldr	r0, [pc, #220]	; (8c5c <hif_handle_isr+0x3c0>)
    8b7e:	47b0      	blx	r6
    8b80:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS == ret)
    8b82:	d1e4      	bne.n	8b4e <hif_handle_isr+0x2b2>
		if(reg & 0x1)	/* New interrupt has been received */
    8b84:	9b03      	ldr	r3, [sp, #12]
    8b86:	07db      	lsls	r3, r3, #31
    8b88:	d5d2      	bpl.n	8b30 <hif_handle_isr+0x294>
			nm_bsp_interrupt_ctrl(0);
    8b8a:	2000      	movs	r0, #0
    8b8c:	4b1f      	ldr	r3, [pc, #124]	; (8c0c <hif_handle_isr+0x370>)
    8b8e:	4798      	blx	r3
			reg &= ~NBIT0;
    8b90:	2301      	movs	r3, #1
    8b92:	9903      	ldr	r1, [sp, #12]
    8b94:	4399      	bics	r1, r3
    8b96:	9103      	str	r1, [sp, #12]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    8b98:	4830      	ldr	r0, [pc, #192]	; (8c5c <hif_handle_isr+0x3c0>)
    8b9a:	4b31      	ldr	r3, [pc, #196]	; (8c60 <hif_handle_isr+0x3c4>)
    8b9c:	4798      	blx	r3
    8b9e:	1e04      	subs	r4, r0, #0
			if(ret != M2M_SUCCESS)goto ERR1;
    8ba0:	d1e0      	bne.n	8b64 <hif_handle_isr+0x2c8>
			gstrHifCxt.u8HifRXDone = 1;
    8ba2:	2201      	movs	r2, #1
    8ba4:	4b0f      	ldr	r3, [pc, #60]	; (8be4 <hif_handle_isr+0x348>)
    8ba6:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
    8ba8:	9b03      	ldr	r3, [sp, #12]
    8baa:	049d      	lsls	r5, r3, #18
    8bac:	0d2d      	lsrs	r5, r5, #20
			if (size > 0) {
    8bae:	d0b0      	beq.n	8b12 <hif_handle_isr+0x276>
				uint32 address = 0;
    8bb0:	2300      	movs	r3, #0
    8bb2:	9305      	str	r3, [sp, #20]
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
    8bb4:	a905      	add	r1, sp, #20
    8bb6:	482b      	ldr	r0, [pc, #172]	; (8c64 <hif_handle_isr+0x3c8>)
    8bb8:	4b16      	ldr	r3, [pc, #88]	; (8c14 <hif_handle_isr+0x378>)
    8bba:	4798      	blx	r3
    8bbc:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret)
    8bbe:	d100      	bne.n	8bc2 <hif_handle_isr+0x326>
    8bc0:	e675      	b.n	88ae <hif_handle_isr+0x12>
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
    8bc2:	22c8      	movs	r2, #200	; 0xc8
    8bc4:	32ff      	adds	r2, #255	; 0xff
    8bc6:	490a      	ldr	r1, [pc, #40]	; (8bf0 <hif_handle_isr+0x354>)
    8bc8:	480a      	ldr	r0, [pc, #40]	; (8bf4 <hif_handle_isr+0x358>)
    8bca:	4b0b      	ldr	r3, [pc, #44]	; (8bf8 <hif_handle_isr+0x35c>)
    8bcc:	4798      	blx	r3
    8bce:	4826      	ldr	r0, [pc, #152]	; (8c68 <hif_handle_isr+0x3cc>)
    8bd0:	4b0b      	ldr	r3, [pc, #44]	; (8c00 <hif_handle_isr+0x364>)
    8bd2:	4798      	blx	r3
    8bd4:	200d      	movs	r0, #13
    8bd6:	4b0b      	ldr	r3, [pc, #44]	; (8c04 <hif_handle_isr+0x368>)
    8bd8:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
    8bda:	2001      	movs	r0, #1
    8bdc:	4b0b      	ldr	r3, [pc, #44]	; (8c0c <hif_handle_isr+0x370>)
    8bde:	4798      	blx	r3
    8be0:	e7c0      	b.n	8b64 <hif_handle_isr+0x2c8>
    8be2:	46c0      	nop			; (mov r8, r8)
    8be4:	200004a0 	.word	0x200004a0
    8be8:	000099d5 	.word	0x000099d5
    8bec:	0000020f 	.word	0x0000020f
    8bf0:	00015340 	.word	0x00015340
    8bf4:	000152ec 	.word	0x000152ec
    8bf8:	00013d61 	.word	0x00013d61
    8bfc:	0001549c 	.word	0x0001549c
    8c00:	00013e7d 	.word	0x00013e7d
    8c04:	00013d95 	.word	0x00013d95
    8c08:	00015398 	.word	0x00015398
    8c0c:	00008241 	.word	0x00008241
    8c10:	000153b0 	.word	0x000153b0
    8c14:	000099bd 	.word	0x000099bd
    8c18:	000153f0 	.word	0x000153f0
    8c1c:	00015410 	.word	0x00015410
    8c20:	00015434 	.word	0x00015434
    8c24:	000001ff 	.word	0x000001ff
    8c28:	00015454 	.word	0x00015454
    8c2c:	00000206 	.word	0x00000206
    8c30:	00015478 	.word	0x00015478
    8c34:	00000215 	.word	0x00000215
    8c38:	000154b4 	.word	0x000154b4
    8c3c:	00008575 	.word	0x00008575
    8c40:	000154e0 	.word	0x000154e0
    8c44:	000154f4 	.word	0x000154f4
    8c48:	0000022d 	.word	0x0000022d
    8c4c:	00015510 	.word	0x00015510
    8c50:	0000024a 	.word	0x0000024a
    8c54:	00015348 	.word	0x00015348
    8c58:	00015534 	.word	0x00015534
    8c5c:	00001070 	.word	0x00001070
    8c60:	000099c9 	.word	0x000099c9
    8c64:	00001084 	.word	0x00001084
    8c68:	00015374 	.word	0x00015374
			}
		}
	}

	return ret;
}
    8c6c:	2000      	movs	r0, #0
    8c6e:	b007      	add	sp, #28
    8c70:	bc0c      	pop	{r2, r3}
    8c72:	4690      	mov	r8, r2
    8c74:	4699      	mov	r9, r3
    8c76:	bdf0      	pop	{r4, r5, r6, r7, pc}

00008c78 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
    8c78:	b570      	push	{r4, r5, r6, lr}
    8c7a:	0014      	movs	r4, r2
    8c7c:	001d      	movs	r5, r3
	sint8 ret = M2M_SUCCESS;
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
    8c7e:	2800      	cmp	r0, #0
    8c80:	d003      	beq.n	8c8a <hif_receive+0x12>
    8c82:	2900      	cmp	r1, #0
    8c84:	d001      	beq.n	8c8a <hif_receive+0x12>
    8c86:	2a00      	cmp	r2, #0
    8c88:	d112      	bne.n	8cb0 <hif_receive+0x38>
	{
		if(isDone)
    8c8a:	2d00      	cmp	r5, #0
    8c8c:	d002      	beq.n	8c94 <hif_receive+0x1c>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
    8c8e:	4b27      	ldr	r3, [pc, #156]	; (8d2c <hif_receive+0xb4>)
    8c90:	4798      	blx	r3
		ret = hif_set_rx_done();
	}

ERR1:
	return ret;
}
    8c92:	bd70      	pop	{r4, r5, r6, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
    8c94:	4a26      	ldr	r2, [pc, #152]	; (8d30 <hif_receive+0xb8>)
    8c96:	4927      	ldr	r1, [pc, #156]	; (8d34 <hif_receive+0xbc>)
    8c98:	4827      	ldr	r0, [pc, #156]	; (8d38 <hif_receive+0xc0>)
    8c9a:	4b28      	ldr	r3, [pc, #160]	; (8d3c <hif_receive+0xc4>)
    8c9c:	4798      	blx	r3
    8c9e:	4828      	ldr	r0, [pc, #160]	; (8d40 <hif_receive+0xc8>)
    8ca0:	4b28      	ldr	r3, [pc, #160]	; (8d44 <hif_receive+0xcc>)
    8ca2:	4798      	blx	r3
    8ca4:	200d      	movs	r0, #13
    8ca6:	4b28      	ldr	r3, [pc, #160]	; (8d48 <hif_receive+0xd0>)
    8ca8:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    8caa:	200c      	movs	r0, #12
    8cac:	4240      	negs	r0, r0
    8cae:	e7f0      	b.n	8c92 <hif_receive+0x1a>
	if(u16Sz > gstrHifCxt.u32RxSize)
    8cb0:	4b26      	ldr	r3, [pc, #152]	; (8d4c <hif_receive+0xd4>)
    8cb2:	689b      	ldr	r3, [r3, #8]
    8cb4:	429a      	cmp	r2, r3
    8cb6:	d81a      	bhi.n	8cee <hif_receive+0x76>
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
    8cb8:	4b24      	ldr	r3, [pc, #144]	; (8d4c <hif_receive+0xd4>)
    8cba:	685b      	ldr	r3, [r3, #4]
    8cbc:	4298      	cmp	r0, r3
    8cbe:	d326      	bcc.n	8d0e <hif_receive+0x96>
    8cc0:	1886      	adds	r6, r0, r2
    8cc2:	4a22      	ldr	r2, [pc, #136]	; (8d4c <hif_receive+0xd4>)
    8cc4:	6853      	ldr	r3, [r2, #4]
    8cc6:	6892      	ldr	r2, [r2, #8]
    8cc8:	189b      	adds	r3, r3, r2
    8cca:	429e      	cmp	r6, r3
    8ccc:	d81f      	bhi.n	8d0e <hif_receive+0x96>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
    8cce:	0022      	movs	r2, r4
    8cd0:	4b1f      	ldr	r3, [pc, #124]	; (8d50 <hif_receive+0xd8>)
    8cd2:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    8cd4:	2800      	cmp	r0, #0
    8cd6:	d1dc      	bne.n	8c92 <hif_receive+0x1a>
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
    8cd8:	4a1c      	ldr	r2, [pc, #112]	; (8d4c <hif_receive+0xd4>)
    8cda:	6853      	ldr	r3, [r2, #4]
    8cdc:	6892      	ldr	r2, [r2, #8]
    8cde:	189b      	adds	r3, r3, r2
    8ce0:	429e      	cmp	r6, r3
    8ce2:	d001      	beq.n	8ce8 <hif_receive+0x70>
    8ce4:	2d00      	cmp	r5, #0
    8ce6:	d0d4      	beq.n	8c92 <hif_receive+0x1a>
		ret = hif_set_rx_done();
    8ce8:	4b10      	ldr	r3, [pc, #64]	; (8d2c <hif_receive+0xb4>)
    8cea:	4798      	blx	r3
    8cec:	e7d1      	b.n	8c92 <hif_receive+0x1a>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
    8cee:	4a19      	ldr	r2, [pc, #100]	; (8d54 <hif_receive+0xdc>)
    8cf0:	4910      	ldr	r1, [pc, #64]	; (8d34 <hif_receive+0xbc>)
    8cf2:	4811      	ldr	r0, [pc, #68]	; (8d38 <hif_receive+0xc0>)
    8cf4:	4d11      	ldr	r5, [pc, #68]	; (8d3c <hif_receive+0xc4>)
    8cf6:	47a8      	blx	r5
    8cf8:	4b14      	ldr	r3, [pc, #80]	; (8d4c <hif_receive+0xd4>)
    8cfa:	689a      	ldr	r2, [r3, #8]
    8cfc:	0021      	movs	r1, r4
    8cfe:	4816      	ldr	r0, [pc, #88]	; (8d58 <hif_receive+0xe0>)
    8d00:	47a8      	blx	r5
    8d02:	200d      	movs	r0, #13
    8d04:	4b10      	ldr	r3, [pc, #64]	; (8d48 <hif_receive+0xd0>)
    8d06:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    8d08:	200c      	movs	r0, #12
    8d0a:	4240      	negs	r0, r0
		goto ERR1;
    8d0c:	e7c1      	b.n	8c92 <hif_receive+0x1a>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
    8d0e:	4a13      	ldr	r2, [pc, #76]	; (8d5c <hif_receive+0xe4>)
    8d10:	4908      	ldr	r1, [pc, #32]	; (8d34 <hif_receive+0xbc>)
    8d12:	4809      	ldr	r0, [pc, #36]	; (8d38 <hif_receive+0xc0>)
    8d14:	4b09      	ldr	r3, [pc, #36]	; (8d3c <hif_receive+0xc4>)
    8d16:	4798      	blx	r3
    8d18:	4811      	ldr	r0, [pc, #68]	; (8d60 <hif_receive+0xe8>)
    8d1a:	4b0a      	ldr	r3, [pc, #40]	; (8d44 <hif_receive+0xcc>)
    8d1c:	4798      	blx	r3
    8d1e:	200d      	movs	r0, #13
    8d20:	4b09      	ldr	r3, [pc, #36]	; (8d48 <hif_receive+0xd0>)
    8d22:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    8d24:	200c      	movs	r0, #12
    8d26:	4240      	negs	r0, r0
		goto ERR1;
    8d28:	e7b3      	b.n	8c92 <hif_receive+0x1a>
    8d2a:	46c0      	nop			; (mov r8, r8)
    8d2c:	00008575 	.word	0x00008575
    8d30:	0000026b 	.word	0x0000026b
    8d34:	00015358 	.word	0x00015358
    8d38:	000152ec 	.word	0x000152ec
    8d3c:	00013d61 	.word	0x00013d61
    8d40:	00015564 	.word	0x00015564
    8d44:	00013e7d 	.word	0x00013e7d
    8d48:	00013d95 	.word	0x00013d95
    8d4c:	200004a0 	.word	0x200004a0
    8d50:	000099d5 	.word	0x000099d5
    8d54:	00000273 	.word	0x00000273
    8d58:	00015584 	.word	0x00015584
    8d5c:	00000279 	.word	0x00000279
    8d60:	000155cc 	.word	0x000155cc

00008d64 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
    8d64:	b570      	push	{r4, r5, r6, lr}
    8d66:	0004      	movs	r4, r0
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
    8d68:	2807      	cmp	r0, #7
    8d6a:	d81f      	bhi.n	8dac <hif_register_cb+0x48>
    8d6c:	0083      	lsls	r3, r0, #2
    8d6e:	4a16      	ldr	r2, [pc, #88]	; (8dc8 <hif_register_cb+0x64>)
    8d70:	58d3      	ldr	r3, [r2, r3]
    8d72:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
    8d74:	4b15      	ldr	r3, [pc, #84]	; (8dcc <hif_register_cb+0x68>)
    8d76:	6119      	str	r1, [r3, #16]
	sint8 ret = M2M_SUCCESS;
    8d78:	2000      	movs	r0, #0
			M2M_ERR("GRp ? %d\n",u8Grp);
			ret = M2M_ERR_FAIL;
			break;
	}
	return ret;
}
    8d7a:	bd70      	pop	{r4, r5, r6, pc}
			gstrHifCxt.pfWifiCb = fn;
    8d7c:	4b13      	ldr	r3, [pc, #76]	; (8dcc <hif_register_cb+0x68>)
    8d7e:	60d9      	str	r1, [r3, #12]
	sint8 ret = M2M_SUCCESS;
    8d80:	2000      	movs	r0, #0
			break;
    8d82:	e7fa      	b.n	8d7a <hif_register_cb+0x16>
			gstrHifCxt.pfOtaCb = fn;
    8d84:	4b11      	ldr	r3, [pc, #68]	; (8dcc <hif_register_cb+0x68>)
    8d86:	6159      	str	r1, [r3, #20]
	sint8 ret = M2M_SUCCESS;
    8d88:	2000      	movs	r0, #0
			break;
    8d8a:	e7f6      	b.n	8d7a <hif_register_cb+0x16>
			gstrHifCxt.pfHifCb = fn;
    8d8c:	4b0f      	ldr	r3, [pc, #60]	; (8dcc <hif_register_cb+0x68>)
    8d8e:	61d9      	str	r1, [r3, #28]
	sint8 ret = M2M_SUCCESS;
    8d90:	2000      	movs	r0, #0
			break;
    8d92:	e7f2      	b.n	8d7a <hif_register_cb+0x16>
			gstrHifCxt.pfCryptoCb = fn;
    8d94:	4b0d      	ldr	r3, [pc, #52]	; (8dcc <hif_register_cb+0x68>)
    8d96:	6219      	str	r1, [r3, #32]
	sint8 ret = M2M_SUCCESS;
    8d98:	2000      	movs	r0, #0
			break;
    8d9a:	e7ee      	b.n	8d7a <hif_register_cb+0x16>
			gstrHifCxt.pfSigmaCb = fn;
    8d9c:	4b0b      	ldr	r3, [pc, #44]	; (8dcc <hif_register_cb+0x68>)
    8d9e:	6199      	str	r1, [r3, #24]
	sint8 ret = M2M_SUCCESS;
    8da0:	2000      	movs	r0, #0
			break;
    8da2:	e7ea      	b.n	8d7a <hif_register_cb+0x16>
			gstrHifCxt.pfSslCb = fn;
    8da4:	4b09      	ldr	r3, [pc, #36]	; (8dcc <hif_register_cb+0x68>)
    8da6:	6259      	str	r1, [r3, #36]	; 0x24
	sint8 ret = M2M_SUCCESS;
    8da8:	2000      	movs	r0, #0
			break;
    8daa:	e7e6      	b.n	8d7a <hif_register_cb+0x16>
			M2M_ERR("GRp ? %d\n",u8Grp);
    8dac:	4a08      	ldr	r2, [pc, #32]	; (8dd0 <hif_register_cb+0x6c>)
    8dae:	4909      	ldr	r1, [pc, #36]	; (8dd4 <hif_register_cb+0x70>)
    8db0:	4809      	ldr	r0, [pc, #36]	; (8dd8 <hif_register_cb+0x74>)
    8db2:	4d0a      	ldr	r5, [pc, #40]	; (8ddc <hif_register_cb+0x78>)
    8db4:	47a8      	blx	r5
    8db6:	0021      	movs	r1, r4
    8db8:	4809      	ldr	r0, [pc, #36]	; (8de0 <hif_register_cb+0x7c>)
    8dba:	47a8      	blx	r5
    8dbc:	200d      	movs	r0, #13
    8dbe:	4b09      	ldr	r3, [pc, #36]	; (8de4 <hif_register_cb+0x80>)
    8dc0:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    8dc2:	200c      	movs	r0, #12
    8dc4:	4240      	negs	r0, r0
			break;
    8dc6:	e7d8      	b.n	8d7a <hif_register_cb+0x16>
    8dc8:	00015314 	.word	0x00015314
    8dcc:	200004a0 	.word	0x200004a0
    8dd0:	000002b1 	.word	0x000002b1
    8dd4:	00015364 	.word	0x00015364
    8dd8:	000152ec 	.word	0x000152ec
    8ddc:	00013d61 	.word	0x00013d61
    8de0:	00015610 	.word	0x00015610
    8de4:	00013d95 	.word	0x00013d95

00008de8 <hif_init>:
{
    8de8:	b510      	push	{r4, lr}
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
    8dea:	2228      	movs	r2, #40	; 0x28
    8dec:	2100      	movs	r1, #0
    8dee:	4806      	ldr	r0, [pc, #24]	; (8e08 <hif_init+0x20>)
    8df0:	4b06      	ldr	r3, [pc, #24]	; (8e0c <hif_init+0x24>)
    8df2:	4798      	blx	r3
	nm_bsp_register_isr(isr);
    8df4:	4806      	ldr	r0, [pc, #24]	; (8e10 <hif_init+0x28>)
    8df6:	4b07      	ldr	r3, [pc, #28]	; (8e14 <hif_init+0x2c>)
    8df8:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
    8dfa:	4907      	ldr	r1, [pc, #28]	; (8e18 <hif_init+0x30>)
    8dfc:	2003      	movs	r0, #3
    8dfe:	4b07      	ldr	r3, [pc, #28]	; (8e1c <hif_init+0x34>)
    8e00:	4798      	blx	r3
}
    8e02:	2000      	movs	r0, #0
    8e04:	bd10      	pop	{r4, pc}
    8e06:	46c0      	nop			; (mov r8, r8)
    8e08:	200004a0 	.word	0x200004a0
    8e0c:	00008535 	.word	0x00008535
    8e10:	00008561 	.word	0x00008561
    8e14:	000081e9 	.word	0x000081e9
    8e18:	00008571 	.word	0x00008571
    8e1c:	00008d65 	.word	0x00008d65

00008e20 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
    8e20:	b530      	push	{r4, r5, lr}
    8e22:	b09f      	sub	sp, #124	; 0x7c
    8e24:	0004      	movs	r4, r0
    8e26:	0015      	movs	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
    8e28:	282c      	cmp	r0, #44	; 0x2c
    8e2a:	d02f      	beq.n	8e8c <m2m_wifi_cb+0x6c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
    8e2c:	281b      	cmp	r0, #27
    8e2e:	d03d      	beq.n	8eac <m2m_wifi_cb+0x8c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
    8e30:	2806      	cmp	r0, #6
    8e32:	d04b      	beq.n	8ecc <m2m_wifi_cb+0xac>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
    8e34:	280e      	cmp	r0, #14
    8e36:	d027      	beq.n	8e88 <m2m_wifi_cb+0x68>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
    8e38:	2832      	cmp	r0, #50	; 0x32
    8e3a:	d057      	beq.n	8eec <m2m_wifi_cb+0xcc>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
    8e3c:	282f      	cmp	r0, #47	; 0x2f
    8e3e:	d065      	beq.n	8f0c <m2m_wifi_cb+0xec>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
    8e40:	2834      	cmp	r0, #52	; 0x34
    8e42:	d100      	bne.n	8e46 <m2m_wifi_cb+0x26>
    8e44:	e077      	b.n	8f36 <m2m_wifi_cb+0x116>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
    8e46:	2811      	cmp	r0, #17
    8e48:	d100      	bne.n	8e4c <m2m_wifi_cb+0x2c>
    8e4a:	e096      	b.n	8f7a <m2m_wifi_cb+0x15a>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
    8e4c:	2813      	cmp	r0, #19
    8e4e:	d100      	bne.n	8e52 <m2m_wifi_cb+0x32>
    8e50:	e0ac      	b.n	8fac <m2m_wifi_cb+0x18c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
    8e52:	2804      	cmp	r0, #4
    8e54:	d100      	bne.n	8e58 <m2m_wifi_cb+0x38>
    8e56:	e0bb      	b.n	8fd0 <m2m_wifi_cb+0x1b0>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
    8e58:	2865      	cmp	r0, #101	; 0x65
    8e5a:	d100      	bne.n	8e5e <m2m_wifi_cb+0x3e>
    8e5c:	e0ca      	b.n	8ff4 <m2m_wifi_cb+0x1d4>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
    8e5e:	2809      	cmp	r0, #9
    8e60:	d100      	bne.n	8e64 <m2m_wifi_cb+0x44>
    8e62:	e0d9      	b.n	9018 <m2m_wifi_cb+0x1f8>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
    8e64:	282a      	cmp	r0, #42	; 0x2a
    8e66:	d100      	bne.n	8e6a <m2m_wifi_cb+0x4a>
    8e68:	e0e8      	b.n	903c <m2m_wifi_cb+0x21c>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
    8e6a:	2820      	cmp	r0, #32
    8e6c:	d100      	bne.n	8e70 <m2m_wifi_cb+0x50>
    8e6e:	e0f7      	b.n	9060 <m2m_wifi_cb+0x240>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
    8e70:	2292      	movs	r2, #146	; 0x92
    8e72:	0052      	lsls	r2, r2, #1
    8e74:	4989      	ldr	r1, [pc, #548]	; (909c <m2m_wifi_cb+0x27c>)
    8e76:	488a      	ldr	r0, [pc, #552]	; (90a0 <m2m_wifi_cb+0x280>)
    8e78:	4d8a      	ldr	r5, [pc, #552]	; (90a4 <m2m_wifi_cb+0x284>)
    8e7a:	47a8      	blx	r5
    8e7c:	0021      	movs	r1, r4
    8e7e:	488a      	ldr	r0, [pc, #552]	; (90a8 <m2m_wifi_cb+0x288>)
    8e80:	47a8      	blx	r5
    8e82:	200d      	movs	r0, #13
    8e84:	4b89      	ldr	r3, [pc, #548]	; (90ac <m2m_wifi_cb+0x28c>)
    8e86:	4798      	blx	r3
	}
}
    8e88:	b01f      	add	sp, #124	; 0x7c
    8e8a:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
    8e8c:	2300      	movs	r3, #0
    8e8e:	2204      	movs	r2, #4
    8e90:	a903      	add	r1, sp, #12
    8e92:	0028      	movs	r0, r5
    8e94:	4c86      	ldr	r4, [pc, #536]	; (90b0 <m2m_wifi_cb+0x290>)
    8e96:	47a0      	blx	r4
    8e98:	2800      	cmp	r0, #0
    8e9a:	d1f5      	bne.n	8e88 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    8e9c:	4b85      	ldr	r3, [pc, #532]	; (90b4 <m2m_wifi_cb+0x294>)
    8e9e:	681b      	ldr	r3, [r3, #0]
    8ea0:	2b00      	cmp	r3, #0
    8ea2:	d0f1      	beq.n	8e88 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
    8ea4:	a903      	add	r1, sp, #12
    8ea6:	302c      	adds	r0, #44	; 0x2c
    8ea8:	4798      	blx	r3
    8eaa:	e7ed      	b.n	8e88 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
    8eac:	2300      	movs	r3, #0
    8eae:	2208      	movs	r2, #8
    8eb0:	a903      	add	r1, sp, #12
    8eb2:	0028      	movs	r0, r5
    8eb4:	4c7e      	ldr	r4, [pc, #504]	; (90b0 <m2m_wifi_cb+0x290>)
    8eb6:	47a0      	blx	r4
    8eb8:	2800      	cmp	r0, #0
    8eba:	d1e5      	bne.n	8e88 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    8ebc:	4b7d      	ldr	r3, [pc, #500]	; (90b4 <m2m_wifi_cb+0x294>)
    8ebe:	681b      	ldr	r3, [r3, #0]
    8ec0:	2b00      	cmp	r3, #0
    8ec2:	d0e1      	beq.n	8e88 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
    8ec4:	a903      	add	r1, sp, #12
    8ec6:	301b      	adds	r0, #27
    8ec8:	4798      	blx	r3
    8eca:	e7dd      	b.n	8e88 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
    8ecc:	2301      	movs	r3, #1
    8ece:	2230      	movs	r2, #48	; 0x30
    8ed0:	a903      	add	r1, sp, #12
    8ed2:	0028      	movs	r0, r5
    8ed4:	4c76      	ldr	r4, [pc, #472]	; (90b0 <m2m_wifi_cb+0x290>)
    8ed6:	47a0      	blx	r4
    8ed8:	2800      	cmp	r0, #0
    8eda:	d1d5      	bne.n	8e88 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    8edc:	4b75      	ldr	r3, [pc, #468]	; (90b4 <m2m_wifi_cb+0x294>)
    8ede:	681b      	ldr	r3, [r3, #0]
    8ee0:	2b00      	cmp	r3, #0
    8ee2:	d0d1      	beq.n	8e88 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
    8ee4:	a903      	add	r1, sp, #12
    8ee6:	3006      	adds	r0, #6
    8ee8:	4798      	blx	r3
    8eea:	e7cd      	b.n	8e88 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
    8eec:	2300      	movs	r3, #0
    8eee:	2214      	movs	r2, #20
    8ef0:	a903      	add	r1, sp, #12
    8ef2:	0028      	movs	r0, r5
    8ef4:	4c6e      	ldr	r4, [pc, #440]	; (90b0 <m2m_wifi_cb+0x290>)
    8ef6:	47a0      	blx	r4
    8ef8:	2800      	cmp	r0, #0
    8efa:	d1c5      	bne.n	8e88 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    8efc:	4b6d      	ldr	r3, [pc, #436]	; (90b4 <m2m_wifi_cb+0x294>)
    8efe:	681b      	ldr	r3, [r3, #0]
    8f00:	2b00      	cmp	r3, #0
    8f02:	d0c1      	beq.n	8e88 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
    8f04:	a903      	add	r1, sp, #12
    8f06:	3032      	adds	r0, #50	; 0x32
    8f08:	4798      	blx	r3
    8f0a:	e7bd      	b.n	8e88 <m2m_wifi_cb+0x68>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
    8f0c:	2264      	movs	r2, #100	; 0x64
    8f0e:	2100      	movs	r1, #0
    8f10:	a803      	add	r0, sp, #12
    8f12:	4b69      	ldr	r3, [pc, #420]	; (90b8 <m2m_wifi_cb+0x298>)
    8f14:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
    8f16:	2300      	movs	r3, #0
    8f18:	2264      	movs	r2, #100	; 0x64
    8f1a:	a903      	add	r1, sp, #12
    8f1c:	0028      	movs	r0, r5
    8f1e:	4c64      	ldr	r4, [pc, #400]	; (90b0 <m2m_wifi_cb+0x290>)
    8f20:	47a0      	blx	r4
    8f22:	2800      	cmp	r0, #0
    8f24:	d1b0      	bne.n	8e88 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    8f26:	4b63      	ldr	r3, [pc, #396]	; (90b4 <m2m_wifi_cb+0x294>)
    8f28:	681b      	ldr	r3, [r3, #0]
    8f2a:	2b00      	cmp	r3, #0
    8f2c:	d0ac      	beq.n	8e88 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
    8f2e:	a903      	add	r1, sp, #12
    8f30:	302f      	adds	r0, #47	; 0x2f
    8f32:	4798      	blx	r3
    8f34:	e7a8      	b.n	8e88 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
    8f36:	2300      	movs	r3, #0
    8f38:	2204      	movs	r2, #4
    8f3a:	a903      	add	r1, sp, #12
    8f3c:	0028      	movs	r0, r5
    8f3e:	4c5c      	ldr	r4, [pc, #368]	; (90b0 <m2m_wifi_cb+0x290>)
    8f40:	47a0      	blx	r4
    8f42:	2800      	cmp	r0, #0
    8f44:	d1a0      	bne.n	8e88 <m2m_wifi_cb+0x68>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
    8f46:	485d      	ldr	r0, [pc, #372]	; (90bc <m2m_wifi_cb+0x29c>)
    8f48:	4d56      	ldr	r5, [pc, #344]	; (90a4 <m2m_wifi_cb+0x284>)
    8f4a:	47a8      	blx	r5
    8f4c:	9c03      	ldr	r4, [sp, #12]
    8f4e:	0a23      	lsrs	r3, r4, #8
    8f50:	20ff      	movs	r0, #255	; 0xff
    8f52:	4003      	ands	r3, r0
    8f54:	0c22      	lsrs	r2, r4, #16
    8f56:	4002      	ands	r2, r0
    8f58:	0e21      	lsrs	r1, r4, #24
    8f5a:	4020      	ands	r0, r4
    8f5c:	9000      	str	r0, [sp, #0]
    8f5e:	4858      	ldr	r0, [pc, #352]	; (90c0 <m2m_wifi_cb+0x2a0>)
    8f60:	47a8      	blx	r5
    8f62:	200d      	movs	r0, #13
    8f64:	4b51      	ldr	r3, [pc, #324]	; (90ac <m2m_wifi_cb+0x28c>)
    8f66:	4798      	blx	r3
			if (gpfAppWifiCb)
    8f68:	4b52      	ldr	r3, [pc, #328]	; (90b4 <m2m_wifi_cb+0x294>)
    8f6a:	681b      	ldr	r3, [r3, #0]
    8f6c:	2b00      	cmp	r3, #0
    8f6e:	d100      	bne.n	8f72 <m2m_wifi_cb+0x152>
    8f70:	e78a      	b.n	8e88 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
    8f72:	2100      	movs	r1, #0
    8f74:	2034      	movs	r0, #52	; 0x34
    8f76:	4798      	blx	r3
    8f78:	e786      	b.n	8e88 <m2m_wifi_cb+0x68>
		gu8scanInProgress = 0;
    8f7a:	2200      	movs	r2, #0
    8f7c:	4b51      	ldr	r3, [pc, #324]	; (90c4 <m2m_wifi_cb+0x2a4>)
    8f7e:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
    8f80:	2300      	movs	r3, #0
    8f82:	3204      	adds	r2, #4
    8f84:	a903      	add	r1, sp, #12
    8f86:	0028      	movs	r0, r5
    8f88:	4c49      	ldr	r4, [pc, #292]	; (90b0 <m2m_wifi_cb+0x290>)
    8f8a:	47a0      	blx	r4
    8f8c:	2800      	cmp	r0, #0
    8f8e:	d000      	beq.n	8f92 <m2m_wifi_cb+0x172>
    8f90:	e77a      	b.n	8e88 <m2m_wifi_cb+0x68>
			gu8ChNum = strState.u8NumofCh;
    8f92:	ab03      	add	r3, sp, #12
    8f94:	781a      	ldrb	r2, [r3, #0]
    8f96:	4b4c      	ldr	r3, [pc, #304]	; (90c8 <m2m_wifi_cb+0x2a8>)
    8f98:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
    8f9a:	4b46      	ldr	r3, [pc, #280]	; (90b4 <m2m_wifi_cb+0x294>)
    8f9c:	681b      	ldr	r3, [r3, #0]
    8f9e:	2b00      	cmp	r3, #0
    8fa0:	d100      	bne.n	8fa4 <m2m_wifi_cb+0x184>
    8fa2:	e771      	b.n	8e88 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
    8fa4:	a903      	add	r1, sp, #12
    8fa6:	3011      	adds	r0, #17
    8fa8:	4798      	blx	r3
    8faa:	e76d      	b.n	8e88 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
    8fac:	2300      	movs	r3, #0
    8fae:	222c      	movs	r2, #44	; 0x2c
    8fb0:	a903      	add	r1, sp, #12
    8fb2:	0028      	movs	r0, r5
    8fb4:	4c3e      	ldr	r4, [pc, #248]	; (90b0 <m2m_wifi_cb+0x290>)
    8fb6:	47a0      	blx	r4
    8fb8:	2800      	cmp	r0, #0
    8fba:	d000      	beq.n	8fbe <m2m_wifi_cb+0x19e>
    8fbc:	e764      	b.n	8e88 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    8fbe:	4b3d      	ldr	r3, [pc, #244]	; (90b4 <m2m_wifi_cb+0x294>)
    8fc0:	681b      	ldr	r3, [r3, #0]
    8fc2:	2b00      	cmp	r3, #0
    8fc4:	d100      	bne.n	8fc8 <m2m_wifi_cb+0x1a8>
    8fc6:	e75f      	b.n	8e88 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    8fc8:	a903      	add	r1, sp, #12
    8fca:	3013      	adds	r0, #19
    8fcc:	4798      	blx	r3
    8fce:	e75b      	b.n	8e88 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    8fd0:	2300      	movs	r3, #0
    8fd2:	2204      	movs	r2, #4
    8fd4:	a91c      	add	r1, sp, #112	; 0x70
    8fd6:	0028      	movs	r0, r5
    8fd8:	4c35      	ldr	r4, [pc, #212]	; (90b0 <m2m_wifi_cb+0x290>)
    8fda:	47a0      	blx	r4
    8fdc:	2800      	cmp	r0, #0
    8fde:	d000      	beq.n	8fe2 <m2m_wifi_cb+0x1c2>
    8fe0:	e752      	b.n	8e88 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    8fe2:	4b34      	ldr	r3, [pc, #208]	; (90b4 <m2m_wifi_cb+0x294>)
    8fe4:	681b      	ldr	r3, [r3, #0]
    8fe6:	2b00      	cmp	r3, #0
    8fe8:	d100      	bne.n	8fec <m2m_wifi_cb+0x1cc>
    8fea:	e74d      	b.n	8e88 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    8fec:	a91c      	add	r1, sp, #112	; 0x70
    8fee:	3004      	adds	r0, #4
    8ff0:	4798      	blx	r3
    8ff2:	e749      	b.n	8e88 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    8ff4:	2300      	movs	r3, #0
    8ff6:	2204      	movs	r2, #4
    8ff8:	a91c      	add	r1, sp, #112	; 0x70
    8ffa:	0028      	movs	r0, r5
    8ffc:	4c2c      	ldr	r4, [pc, #176]	; (90b0 <m2m_wifi_cb+0x290>)
    8ffe:	47a0      	blx	r4
    9000:	2800      	cmp	r0, #0
    9002:	d000      	beq.n	9006 <m2m_wifi_cb+0x1e6>
    9004:	e740      	b.n	8e88 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    9006:	4b2b      	ldr	r3, [pc, #172]	; (90b4 <m2m_wifi_cb+0x294>)
    9008:	681b      	ldr	r3, [r3, #0]
    900a:	2b00      	cmp	r3, #0
    900c:	d100      	bne.n	9010 <m2m_wifi_cb+0x1f0>
    900e:	e73b      	b.n	8e88 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    9010:	a91c      	add	r1, sp, #112	; 0x70
    9012:	3065      	adds	r0, #101	; 0x65
    9014:	4798      	blx	r3
    9016:	e737      	b.n	8e88 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    9018:	2301      	movs	r3, #1
    901a:	2264      	movs	r2, #100	; 0x64
    901c:	a903      	add	r1, sp, #12
    901e:	0028      	movs	r0, r5
    9020:	4c23      	ldr	r4, [pc, #140]	; (90b0 <m2m_wifi_cb+0x290>)
    9022:	47a0      	blx	r4
    9024:	2800      	cmp	r0, #0
    9026:	d000      	beq.n	902a <m2m_wifi_cb+0x20a>
    9028:	e72e      	b.n	8e88 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    902a:	4b22      	ldr	r3, [pc, #136]	; (90b4 <m2m_wifi_cb+0x294>)
    902c:	681b      	ldr	r3, [r3, #0]
    902e:	2b00      	cmp	r3, #0
    9030:	d100      	bne.n	9034 <m2m_wifi_cb+0x214>
    9032:	e729      	b.n	8e88 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    9034:	a903      	add	r1, sp, #12
    9036:	3009      	adds	r0, #9
    9038:	4798      	blx	r3
    903a:	e725      	b.n	8e88 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    903c:	2301      	movs	r3, #1
    903e:	2204      	movs	r2, #4
    9040:	a903      	add	r1, sp, #12
    9042:	0028      	movs	r0, r5
    9044:	4c1a      	ldr	r4, [pc, #104]	; (90b0 <m2m_wifi_cb+0x290>)
    9046:	47a0      	blx	r4
    9048:	2800      	cmp	r0, #0
    904a:	d000      	beq.n	904e <m2m_wifi_cb+0x22e>
    904c:	e71c      	b.n	8e88 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    904e:	4b19      	ldr	r3, [pc, #100]	; (90b4 <m2m_wifi_cb+0x294>)
    9050:	681b      	ldr	r3, [r3, #0]
    9052:	2b00      	cmp	r3, #0
    9054:	d100      	bne.n	9058 <m2m_wifi_cb+0x238>
    9056:	e717      	b.n	8e88 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    9058:	a903      	add	r1, sp, #12
    905a:	302a      	adds	r0, #42	; 0x2a
    905c:	4798      	blx	r3
    905e:	e713      	b.n	8e88 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    9060:	2300      	movs	r3, #0
    9062:	2208      	movs	r2, #8
    9064:	a903      	add	r1, sp, #12
    9066:	0028      	movs	r0, r5
    9068:	4c11      	ldr	r4, [pc, #68]	; (90b0 <m2m_wifi_cb+0x290>)
    906a:	47a0      	blx	r4
    906c:	2800      	cmp	r0, #0
    906e:	d000      	beq.n	9072 <m2m_wifi_cb+0x252>
    9070:	e70a      	b.n	8e88 <m2m_wifi_cb+0x68>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    9072:	ab03      	add	r3, sp, #12
    9074:	889a      	ldrh	r2, [r3, #4]
    9076:	0028      	movs	r0, r5
    9078:	3008      	adds	r0, #8
    907a:	2301      	movs	r3, #1
    907c:	9903      	ldr	r1, [sp, #12]
    907e:	4c0c      	ldr	r4, [pc, #48]	; (90b0 <m2m_wifi_cb+0x290>)
    9080:	47a0      	blx	r4
    9082:	2800      	cmp	r0, #0
    9084:	d000      	beq.n	9088 <m2m_wifi_cb+0x268>
    9086:	e6ff      	b.n	8e88 <m2m_wifi_cb+0x68>
				if(gpfAppWifiCb)
    9088:	4b0a      	ldr	r3, [pc, #40]	; (90b4 <m2m_wifi_cb+0x294>)
    908a:	681b      	ldr	r3, [r3, #0]
    908c:	2b00      	cmp	r3, #0
    908e:	d100      	bne.n	9092 <m2m_wifi_cb+0x272>
    9090:	e6fa      	b.n	8e88 <m2m_wifi_cb+0x68>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    9092:	a903      	add	r1, sp, #12
    9094:	3020      	adds	r0, #32
    9096:	4798      	blx	r3
    9098:	e6f6      	b.n	8e88 <m2m_wifi_cb+0x68>
    909a:	46c0      	nop			; (mov r8, r8)
    909c:	00015654 	.word	0x00015654
    90a0:	000152ec 	.word	0x000152ec
    90a4:	00013d61 	.word	0x00013d61
    90a8:	000156a4 	.word	0x000156a4
    90ac:	00013d95 	.word	0x00013d95
    90b0:	00008c79 	.word	0x00008c79
    90b4:	20000214 	.word	0x20000214
    90b8:	00008535 	.word	0x00008535
    90bc:	0001561c 	.word	0x0001561c
    90c0:	00015684 	.word	0x00015684
    90c4:	20000219 	.word	0x20000219
    90c8:	20000218 	.word	0x20000218

000090cc <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    90cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    90ce:	b08f      	sub	sp, #60	; 0x3c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    90d0:	2201      	movs	r2, #1
    90d2:	230f      	movs	r3, #15
    90d4:	446b      	add	r3, sp
    90d6:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) {
    90d8:	2800      	cmp	r0, #0
    90da:	d061      	beq.n	91a0 <m2m_wifi_init+0xd4>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    90dc:	6802      	ldr	r2, [r0, #0]
    90de:	4b32      	ldr	r3, [pc, #200]	; (91a8 <m2m_wifi_init+0xdc>)
    90e0:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
    90e2:	2200      	movs	r2, #0
    90e4:	4b31      	ldr	r3, [pc, #196]	; (91ac <m2m_wifi_init+0xe0>)
    90e6:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    90e8:	200f      	movs	r0, #15
    90ea:	4468      	add	r0, sp
    90ec:	4b30      	ldr	r3, [pc, #192]	; (91b0 <m2m_wifi_init+0xe4>)
    90ee:	4798      	blx	r3
    90f0:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    90f2:	d002      	beq.n	90fa <m2m_wifi_init+0x2e>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
    90f4:	0020      	movs	r0, r4
    90f6:	b00f      	add	sp, #60	; 0x3c
    90f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ret = hif_init(NULL);
    90fa:	2000      	movs	r0, #0
    90fc:	4b2d      	ldr	r3, [pc, #180]	; (91b4 <m2m_wifi_init+0xe8>)
    90fe:	4798      	blx	r3
    9100:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    9102:	d149      	bne.n	9198 <m2m_wifi_init+0xcc>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    9104:	492c      	ldr	r1, [pc, #176]	; (91b8 <m2m_wifi_init+0xec>)
    9106:	2001      	movs	r0, #1
    9108:	4b2c      	ldr	r3, [pc, #176]	; (91bc <m2m_wifi_init+0xf0>)
    910a:	4798      	blx	r3
	ret = nm_get_firmware_full_info(&strtmp);
    910c:	ae04      	add	r6, sp, #16
    910e:	0030      	movs	r0, r6
    9110:	4b2b      	ldr	r3, [pc, #172]	; (91c0 <m2m_wifi_init+0xf4>)
    9112:	4798      	blx	r3
    9114:	0004      	movs	r4, r0
	M2M_INFO("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
    9116:	482b      	ldr	r0, [pc, #172]	; (91c4 <m2m_wifi_init+0xf8>)
    9118:	4d2b      	ldr	r5, [pc, #172]	; (91c8 <m2m_wifi_init+0xfc>)
    911a:	47a8      	blx	r5
    911c:	79b3      	ldrb	r3, [r6, #6]
    911e:	7972      	ldrb	r2, [r6, #5]
    9120:	7931      	ldrb	r1, [r6, #4]
    9122:	8c30      	ldrh	r0, [r6, #32]
    9124:	9000      	str	r0, [sp, #0]
    9126:	4829      	ldr	r0, [pc, #164]	; (91cc <m2m_wifi_init+0x100>)
    9128:	47a8      	blx	r5
    912a:	200d      	movs	r0, #13
    912c:	4f28      	ldr	r7, [pc, #160]	; (91d0 <m2m_wifi_init+0x104>)
    912e:	47b8      	blx	r7
	M2M_INFO("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
    9130:	4824      	ldr	r0, [pc, #144]	; (91c4 <m2m_wifi_init+0xf8>)
    9132:	47a8      	blx	r5
    9134:	2226      	movs	r2, #38	; 0x26
    9136:	446a      	add	r2, sp
    9138:	211a      	movs	r1, #26
    913a:	4469      	add	r1, sp
    913c:	4825      	ldr	r0, [pc, #148]	; (91d4 <m2m_wifi_init+0x108>)
    913e:	47a8      	blx	r5
    9140:	200d      	movs	r0, #13
    9142:	47b8      	blx	r7
	M2M_INFO("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    9144:	481f      	ldr	r0, [pc, #124]	; (91c4 <m2m_wifi_init+0xf8>)
    9146:	47a8      	blx	r5
    9148:	7a73      	ldrb	r3, [r6, #9]
    914a:	7a32      	ldrb	r2, [r6, #8]
    914c:	79f1      	ldrb	r1, [r6, #7]
    914e:	4822      	ldr	r0, [pc, #136]	; (91d8 <m2m_wifi_init+0x10c>)
    9150:	47a8      	blx	r5
    9152:	200d      	movs	r0, #13
    9154:	47b8      	blx	r7
	M2M_INFO("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    9156:	481b      	ldr	r0, [pc, #108]	; (91c4 <m2m_wifi_init+0xf8>)
    9158:	47a8      	blx	r5
    915a:	2302      	movs	r3, #2
    915c:	2205      	movs	r2, #5
    915e:	2113      	movs	r1, #19
    9160:	481e      	ldr	r0, [pc, #120]	; (91dc <m2m_wifi_init+0x110>)
    9162:	47a8      	blx	r5
    9164:	200d      	movs	r0, #13
    9166:	47b8      	blx	r7
	M2M_INFO("Driver built at %s\t%s\n",__DATE__,__TIME__);
    9168:	4816      	ldr	r0, [pc, #88]	; (91c4 <m2m_wifi_init+0xf8>)
    916a:	47a8      	blx	r5
    916c:	4a1c      	ldr	r2, [pc, #112]	; (91e0 <m2m_wifi_init+0x114>)
    916e:	491d      	ldr	r1, [pc, #116]	; (91e4 <m2m_wifi_init+0x118>)
    9170:	481d      	ldr	r0, [pc, #116]	; (91e8 <m2m_wifi_init+0x11c>)
    9172:	47a8      	blx	r5
    9174:	200d      	movs	r0, #13
    9176:	47b8      	blx	r7
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    9178:	0023      	movs	r3, r4
    917a:	330d      	adds	r3, #13
    917c:	d1ba      	bne.n	90f4 <m2m_wifi_init+0x28>
		M2M_ERR("Mismatch Firmawre Version\n");
    917e:	22e8      	movs	r2, #232	; 0xe8
    9180:	32ff      	adds	r2, #255	; 0xff
    9182:	491a      	ldr	r1, [pc, #104]	; (91ec <m2m_wifi_init+0x120>)
    9184:	481a      	ldr	r0, [pc, #104]	; (91f0 <m2m_wifi_init+0x124>)
    9186:	4b10      	ldr	r3, [pc, #64]	; (91c8 <m2m_wifi_init+0xfc>)
    9188:	4798      	blx	r3
    918a:	481a      	ldr	r0, [pc, #104]	; (91f4 <m2m_wifi_init+0x128>)
    918c:	4b1a      	ldr	r3, [pc, #104]	; (91f8 <m2m_wifi_init+0x12c>)
    918e:	4798      	blx	r3
    9190:	200d      	movs	r0, #13
    9192:	4b0f      	ldr	r3, [pc, #60]	; (91d0 <m2m_wifi_init+0x104>)
    9194:	4798      	blx	r3
    9196:	e7ad      	b.n	90f4 <m2m_wifi_init+0x28>
	nm_drv_deinit(NULL);
    9198:	2000      	movs	r0, #0
    919a:	4b18      	ldr	r3, [pc, #96]	; (91fc <m2m_wifi_init+0x130>)
    919c:	4798      	blx	r3
    919e:	e7a9      	b.n	90f4 <m2m_wifi_init+0x28>
		ret = M2M_ERR_FAIL;
    91a0:	240c      	movs	r4, #12
    91a2:	4264      	negs	r4, r4
    91a4:	e7a6      	b.n	90f4 <m2m_wifi_init+0x28>
    91a6:	46c0      	nop			; (mov r8, r8)
    91a8:	20000214 	.word	0x20000214
    91ac:	20000219 	.word	0x20000219
    91b0:	00009b89 	.word	0x00009b89
    91b4:	00008de9 	.word	0x00008de9
    91b8:	00008e21 	.word	0x00008e21
    91bc:	00008d65 	.word	0x00008d65
    91c0:	00009aa5 	.word	0x00009aa5
    91c4:	0001561c 	.word	0x0001561c
    91c8:	00013d61 	.word	0x00013d61
    91cc:	00015760 	.word	0x00015760
    91d0:	00013d95 	.word	0x00013d95
    91d4:	00015788 	.word	0x00015788
    91d8:	000157a4 	.word	0x000157a4
    91dc:	000157c8 	.word	0x000157c8
    91e0:	000157e0 	.word	0x000157e0
    91e4:	000157ec 	.word	0x000157ec
    91e8:	000157f8 	.word	0x000157f8
    91ec:	00015660 	.word	0x00015660
    91f0:	000152ec 	.word	0x000152ec
    91f4:	00015810 	.word	0x00015810
    91f8:	00013e7d 	.word	0x00013e7d
    91fc:	00009c5d 	.word	0x00009c5d

00009200 <m2m_wifi_deinit>:

sint8  m2m_wifi_deinit(void * arg)
{
    9200:	b510      	push	{r4, lr}

	hif_deinit(NULL);
    9202:	2000      	movs	r0, #0
    9204:	4b03      	ldr	r3, [pc, #12]	; (9214 <m2m_wifi_deinit+0x14>)
    9206:	4798      	blx	r3

	nm_drv_deinit(NULL);
    9208:	2000      	movs	r0, #0
    920a:	4b03      	ldr	r3, [pc, #12]	; (9218 <m2m_wifi_deinit+0x18>)
    920c:	4798      	blx	r3

	return M2M_SUCCESS;
}
    920e:	2000      	movs	r0, #0
    9210:	bd10      	pop	{r4, pc}
    9212:	46c0      	nop			; (mov r8, r8)
    9214:	00008649 	.word	0x00008649
    9218:	00009c5d 	.word	0x00009c5d

0000921c <m2m_wifi_handle_events>:


sint8 m2m_wifi_handle_events(void * arg)
{
    921c:	b510      	push	{r4, lr}
	return hif_handle_isr();
    921e:	4b01      	ldr	r3, [pc, #4]	; (9224 <m2m_wifi_handle_events+0x8>)
    9220:	4798      	blx	r3
}
    9222:	bd10      	pop	{r4, pc}
    9224:	0000889d 	.word	0x0000889d

00009228 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    9228:	b5f0      	push	{r4, r5, r6, r7, lr}
    922a:	46ce      	mov	lr, r9
    922c:	4647      	mov	r7, r8
    922e:	b580      	push	{r7, lr}
    9230:	b0a3      	sub	sp, #140	; 0x8c
    9232:	9005      	str	r0, [sp, #20]
    9234:	000c      	movs	r4, r1
    9236:	0015      	movs	r5, r2
    9238:	001f      	movs	r7, r3
    923a:	ab2a      	add	r3, sp, #168	; 0xa8
    923c:	881b      	ldrh	r3, [r3, #0]
    923e:	4699      	mov	r9, r3
    9240:	ab2b      	add	r3, sp, #172	; 0xac
    9242:	781b      	ldrb	r3, [r3, #0]
    9244:	4698      	mov	r8, r3
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    9246:	2a01      	cmp	r2, #1
    9248:	d003      	beq.n	9252 <m2m_wifi_connect_sc+0x2a>
	{
		if(pvAuthInfo == NULL)
    924a:	2f00      	cmp	r7, #0
    924c:	d040      	beq.n	92d0 <m2m_wifi_connect_sc+0xa8>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    924e:	2a02      	cmp	r2, #2
    9250:	d04c      	beq.n	92ec <m2m_wifi_connect_sc+0xc4>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    9252:	1e63      	subs	r3, r4, #1
    9254:	2b1f      	cmp	r3, #31
    9256:	d900      	bls.n	925a <m2m_wifi_connect_sc+0x32>
    9258:	e078      	b.n	934c <m2m_wifi_connect_sc+0x124>
		M2M_ERR("SSID LEN INVALID\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
    925a:	464b      	mov	r3, r9
    925c:	3b01      	subs	r3, #1
    925e:	b29b      	uxth	r3, r3
    9260:	2b0d      	cmp	r3, #13
    9262:	d903      	bls.n	926c <m2m_wifi_connect_sc+0x44>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    9264:	464b      	mov	r3, r9
    9266:	2bff      	cmp	r3, #255	; 0xff
    9268:	d000      	beq.n	926c <m2m_wifi_connect_sc+0x44>
    926a:	e07d      	b.n	9368 <m2m_wifi_connect_sc+0x140>
			goto ERR1;
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    926c:	ae07      	add	r6, sp, #28
    926e:	0022      	movs	r2, r4
    9270:	9905      	ldr	r1, [sp, #20]
    9272:	205a      	movs	r0, #90	; 0x5a
    9274:	ab02      	add	r3, sp, #8
    9276:	469c      	mov	ip, r3
    9278:	4460      	add	r0, ip
    927a:	4b78      	ldr	r3, [pc, #480]	; (945c <m2m_wifi_connect_sc+0x234>)
    927c:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
    927e:	1934      	adds	r4, r6, r4
    9280:	3446      	adds	r4, #70	; 0x46
    9282:	2300      	movs	r3, #0
    9284:	7023      	strb	r3, [r4, #0]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
    9286:	3344      	adds	r3, #68	; 0x44
    9288:	464a      	mov	r2, r9
    928a:	52f2      	strh	r2, [r6, r3]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
    928c:	4643      	mov	r3, r8
    928e:	1e5a      	subs	r2, r3, #1
    9290:	4193      	sbcs	r3, r2
    9292:	2267      	movs	r2, #103	; 0x67
    9294:	54b3      	strb	r3, [r6, r2]
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
    9296:	2341      	movs	r3, #65	; 0x41
    9298:	54f5      	strb	r5, [r6, r3]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    929a:	2d03      	cmp	r5, #3
    929c:	d100      	bne.n	92a0 <m2m_wifi_connect_sc+0x78>
    929e:	e072      	b.n	9386 <m2m_wifi_connect_sc+0x15e>
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    92a0:	2d02      	cmp	r5, #2
    92a2:	d100      	bne.n	92a6 <m2m_wifi_connect_sc+0x7e>
    92a4:	e0ab      	b.n	93fe <m2m_wifi_connect_sc+0x1d6>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    92a6:	2d04      	cmp	r5, #4
    92a8:	d100      	bne.n	92ac <m2m_wifi_connect_sc+0x84>
    92aa:	e0c3      	b.n	9434 <m2m_wifi_connect_sc+0x20c>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
    92ac:	2d01      	cmp	r5, #1
    92ae:	d000      	beq.n	92b2 <m2m_wifi_connect_sc+0x8a>
    92b0:	e0c6      	b.n	9440 <m2m_wifi_connect_sc+0x218>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    92b2:	2300      	movs	r3, #0
    92b4:	9302      	str	r3, [sp, #8]
    92b6:	9301      	str	r3, [sp, #4]
    92b8:	9300      	str	r3, [sp, #0]
    92ba:	336c      	adds	r3, #108	; 0x6c
    92bc:	aa07      	add	r2, sp, #28
    92be:	2128      	movs	r1, #40	; 0x28
    92c0:	2001      	movs	r0, #1
    92c2:	4c67      	ldr	r4, [pc, #412]	; (9460 <m2m_wifi_connect_sc+0x238>)
    92c4:	47a0      	blx	r4

ERR1:
	return ret;
}
    92c6:	b023      	add	sp, #140	; 0x8c
    92c8:	bc0c      	pop	{r2, r3}
    92ca:	4690      	mov	r8, r2
    92cc:	4699      	mov	r9, r3
    92ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
			M2M_ERR("Key is not valid\n");
    92d0:	4a64      	ldr	r2, [pc, #400]	; (9464 <m2m_wifi_connect_sc+0x23c>)
    92d2:	4965      	ldr	r1, [pc, #404]	; (9468 <m2m_wifi_connect_sc+0x240>)
    92d4:	4865      	ldr	r0, [pc, #404]	; (946c <m2m_wifi_connect_sc+0x244>)
    92d6:	4b66      	ldr	r3, [pc, #408]	; (9470 <m2m_wifi_connect_sc+0x248>)
    92d8:	4798      	blx	r3
    92da:	4866      	ldr	r0, [pc, #408]	; (9474 <m2m_wifi_connect_sc+0x24c>)
    92dc:	4b66      	ldr	r3, [pc, #408]	; (9478 <m2m_wifi_connect_sc+0x250>)
    92de:	4798      	blx	r3
    92e0:	200d      	movs	r0, #13
    92e2:	4b66      	ldr	r3, [pc, #408]	; (947c <m2m_wifi_connect_sc+0x254>)
    92e4:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    92e6:	200c      	movs	r0, #12
    92e8:	4240      	negs	r0, r0
			goto ERR1;
    92ea:	e7ec      	b.n	92c6 <m2m_wifi_connect_sc+0x9e>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    92ec:	0038      	movs	r0, r7
    92ee:	4b64      	ldr	r3, [pc, #400]	; (9480 <m2m_wifi_connect_sc+0x258>)
    92f0:	4798      	blx	r3
    92f2:	2840      	cmp	r0, #64	; 0x40
    92f4:	d1ad      	bne.n	9252 <m2m_wifi_connect_sc+0x2a>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    92f6:	783b      	ldrb	r3, [r7, #0]
    92f8:	001a      	movs	r2, r3
    92fa:	3a30      	subs	r2, #48	; 0x30
    92fc:	2a36      	cmp	r2, #54	; 0x36
    92fe:	d817      	bhi.n	9330 <m2m_wifi_connect_sc+0x108>
    9300:	3a0a      	subs	r2, #10
    9302:	2a06      	cmp	r2, #6
    9304:	d914      	bls.n	9330 <m2m_wifi_connect_sc+0x108>
    9306:	3b47      	subs	r3, #71	; 0x47
    9308:	2b19      	cmp	r3, #25
    930a:	d911      	bls.n	9330 <m2m_wifi_connect_sc+0x108>
    930c:	1c7a      	adds	r2, r7, #1
    930e:	0038      	movs	r0, r7
    9310:	3040      	adds	r0, #64	; 0x40
    9312:	7813      	ldrb	r3, [r2, #0]
    9314:	0019      	movs	r1, r3
    9316:	3930      	subs	r1, #48	; 0x30
    9318:	2936      	cmp	r1, #54	; 0x36
    931a:	d809      	bhi.n	9330 <m2m_wifi_connect_sc+0x108>
    931c:	390a      	subs	r1, #10
    931e:	2906      	cmp	r1, #6
    9320:	d906      	bls.n	9330 <m2m_wifi_connect_sc+0x108>
    9322:	3b47      	subs	r3, #71	; 0x47
    9324:	2b19      	cmp	r3, #25
    9326:	d903      	bls.n	9330 <m2m_wifi_connect_sc+0x108>
    9328:	3201      	adds	r2, #1
			while(i < (M2M_MAX_PSK_LEN-1))
    932a:	4282      	cmp	r2, r0
    932c:	d1f1      	bne.n	9312 <m2m_wifi_connect_sc+0xea>
    932e:	e790      	b.n	9252 <m2m_wifi_connect_sc+0x2a>
					M2M_ERR("Invalid Key\n");
    9330:	4a54      	ldr	r2, [pc, #336]	; (9484 <m2m_wifi_connect_sc+0x25c>)
    9332:	494d      	ldr	r1, [pc, #308]	; (9468 <m2m_wifi_connect_sc+0x240>)
    9334:	484d      	ldr	r0, [pc, #308]	; (946c <m2m_wifi_connect_sc+0x244>)
    9336:	4b4e      	ldr	r3, [pc, #312]	; (9470 <m2m_wifi_connect_sc+0x248>)
    9338:	4798      	blx	r3
    933a:	4853      	ldr	r0, [pc, #332]	; (9488 <m2m_wifi_connect_sc+0x260>)
    933c:	4b4e      	ldr	r3, [pc, #312]	; (9478 <m2m_wifi_connect_sc+0x250>)
    933e:	4798      	blx	r3
    9340:	200d      	movs	r0, #13
    9342:	4b4e      	ldr	r3, [pc, #312]	; (947c <m2m_wifi_connect_sc+0x254>)
    9344:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    9346:	200c      	movs	r0, #12
    9348:	4240      	negs	r0, r0
					goto ERR1;
    934a:	e7bc      	b.n	92c6 <m2m_wifi_connect_sc+0x9e>
		M2M_ERR("SSID LEN INVALID\n");
    934c:	4a4f      	ldr	r2, [pc, #316]	; (948c <m2m_wifi_connect_sc+0x264>)
    934e:	4946      	ldr	r1, [pc, #280]	; (9468 <m2m_wifi_connect_sc+0x240>)
    9350:	4846      	ldr	r0, [pc, #280]	; (946c <m2m_wifi_connect_sc+0x244>)
    9352:	4b47      	ldr	r3, [pc, #284]	; (9470 <m2m_wifi_connect_sc+0x248>)
    9354:	4798      	blx	r3
    9356:	484e      	ldr	r0, [pc, #312]	; (9490 <m2m_wifi_connect_sc+0x268>)
    9358:	4b47      	ldr	r3, [pc, #284]	; (9478 <m2m_wifi_connect_sc+0x250>)
    935a:	4798      	blx	r3
    935c:	200d      	movs	r0, #13
    935e:	4b47      	ldr	r3, [pc, #284]	; (947c <m2m_wifi_connect_sc+0x254>)
    9360:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    9362:	200c      	movs	r0, #12
    9364:	4240      	negs	r0, r0
		goto ERR1;
    9366:	e7ae      	b.n	92c6 <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("CH INVALID\n");
    9368:	228d      	movs	r2, #141	; 0x8d
    936a:	0092      	lsls	r2, r2, #2
    936c:	493e      	ldr	r1, [pc, #248]	; (9468 <m2m_wifi_connect_sc+0x240>)
    936e:	483f      	ldr	r0, [pc, #252]	; (946c <m2m_wifi_connect_sc+0x244>)
    9370:	4b3f      	ldr	r3, [pc, #252]	; (9470 <m2m_wifi_connect_sc+0x248>)
    9372:	4798      	blx	r3
    9374:	4847      	ldr	r0, [pc, #284]	; (9494 <m2m_wifi_connect_sc+0x26c>)
    9376:	4b40      	ldr	r3, [pc, #256]	; (9478 <m2m_wifi_connect_sc+0x250>)
    9378:	4798      	blx	r3
    937a:	200d      	movs	r0, #13
    937c:	4b3f      	ldr	r3, [pc, #252]	; (947c <m2m_wifi_connect_sc+0x254>)
    937e:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    9380:	200c      	movs	r0, #12
    9382:	4240      	negs	r0, r0
			goto ERR1;
    9384:	e79f      	b.n	92c6 <m2m_wifi_connect_sc+0x9e>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    9386:	783b      	ldrb	r3, [r7, #0]
    9388:	3b01      	subs	r3, #1
    938a:	b2db      	uxtb	r3, r3
    938c:	aa07      	add	r2, sp, #28
    938e:	7013      	strb	r3, [r2, #0]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    9390:	2b03      	cmp	r3, #3
    9392:	d817      	bhi.n	93c4 <m2m_wifi_connect_sc+0x19c>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    9394:	787a      	ldrb	r2, [r7, #1]
    9396:	1e51      	subs	r1, r2, #1
    9398:	ab07      	add	r3, sp, #28
    939a:	7059      	strb	r1, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    939c:	2310      	movs	r3, #16
    939e:	0011      	movs	r1, r2
    93a0:	4399      	bics	r1, r3
    93a2:	290b      	cmp	r1, #11
    93a4:	d01d      	beq.n	93e2 <m2m_wifi_connect_sc+0x1ba>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    93a6:	4a3c      	ldr	r2, [pc, #240]	; (9498 <m2m_wifi_connect_sc+0x270>)
    93a8:	492f      	ldr	r1, [pc, #188]	; (9468 <m2m_wifi_connect_sc+0x240>)
    93aa:	4830      	ldr	r0, [pc, #192]	; (946c <m2m_wifi_connect_sc+0x244>)
    93ac:	4c30      	ldr	r4, [pc, #192]	; (9470 <m2m_wifi_connect_sc+0x248>)
    93ae:	47a0      	blx	r4
    93b0:	ab07      	add	r3, sp, #28
    93b2:	7859      	ldrb	r1, [r3, #1]
    93b4:	4839      	ldr	r0, [pc, #228]	; (949c <m2m_wifi_connect_sc+0x274>)
    93b6:	47a0      	blx	r4
    93b8:	200d      	movs	r0, #13
    93ba:	4b30      	ldr	r3, [pc, #192]	; (947c <m2m_wifi_connect_sc+0x254>)
    93bc:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    93be:	200c      	movs	r0, #12
    93c0:	4240      	negs	r0, r0
			goto ERR1;
    93c2:	e780      	b.n	92c6 <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    93c4:	4a36      	ldr	r2, [pc, #216]	; (94a0 <m2m_wifi_connect_sc+0x278>)
    93c6:	4928      	ldr	r1, [pc, #160]	; (9468 <m2m_wifi_connect_sc+0x240>)
    93c8:	4828      	ldr	r0, [pc, #160]	; (946c <m2m_wifi_connect_sc+0x244>)
    93ca:	4c29      	ldr	r4, [pc, #164]	; (9470 <m2m_wifi_connect_sc+0x248>)
    93cc:	47a0      	blx	r4
    93ce:	ab07      	add	r3, sp, #28
    93d0:	7819      	ldrb	r1, [r3, #0]
    93d2:	4834      	ldr	r0, [pc, #208]	; (94a4 <m2m_wifi_connect_sc+0x27c>)
    93d4:	47a0      	blx	r4
    93d6:	200d      	movs	r0, #13
    93d8:	4b28      	ldr	r3, [pc, #160]	; (947c <m2m_wifi_connect_sc+0x254>)
    93da:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    93dc:	200c      	movs	r0, #12
    93de:	4240      	negs	r0, r0
			goto ERR1;
    93e0:	e771      	b.n	92c6 <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    93e2:	1cb9      	adds	r1, r7, #2
    93e4:	2016      	movs	r0, #22
    93e6:	ab02      	add	r3, sp, #8
    93e8:	469c      	mov	ip, r3
    93ea:	4460      	add	r0, ip
    93ec:	4b1b      	ldr	r3, [pc, #108]	; (945c <m2m_wifi_connect_sc+0x234>)
    93ee:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    93f0:	787b      	ldrb	r3, [r7, #1]
    93f2:	aa07      	add	r2, sp, #28
    93f4:	4694      	mov	ip, r2
    93f6:	4463      	add	r3, ip
    93f8:	2200      	movs	r2, #0
    93fa:	709a      	strb	r2, [r3, #2]
    93fc:	e759      	b.n	92b2 <m2m_wifi_connect_sc+0x8a>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    93fe:	0038      	movs	r0, r7
    9400:	4b1f      	ldr	r3, [pc, #124]	; (9480 <m2m_wifi_connect_sc+0x258>)
    9402:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    9404:	1e43      	subs	r3, r0, #1
    9406:	b29b      	uxth	r3, r3
    9408:	2b3f      	cmp	r3, #63	; 0x3f
    940a:	d805      	bhi.n	9418 <m2m_wifi_connect_sc+0x1f0>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    940c:	1c42      	adds	r2, r0, #1
    940e:	0039      	movs	r1, r7
    9410:	a807      	add	r0, sp, #28
    9412:	4b12      	ldr	r3, [pc, #72]	; (945c <m2m_wifi_connect_sc+0x234>)
    9414:	4798      	blx	r3
    9416:	e74c      	b.n	92b2 <m2m_wifi_connect_sc+0x8a>
			M2M_ERR("Incorrect PSK key length\n");
    9418:	4a23      	ldr	r2, [pc, #140]	; (94a8 <m2m_wifi_connect_sc+0x280>)
    941a:	4913      	ldr	r1, [pc, #76]	; (9468 <m2m_wifi_connect_sc+0x240>)
    941c:	4813      	ldr	r0, [pc, #76]	; (946c <m2m_wifi_connect_sc+0x244>)
    941e:	4b14      	ldr	r3, [pc, #80]	; (9470 <m2m_wifi_connect_sc+0x248>)
    9420:	4798      	blx	r3
    9422:	4822      	ldr	r0, [pc, #136]	; (94ac <m2m_wifi_connect_sc+0x284>)
    9424:	4b14      	ldr	r3, [pc, #80]	; (9478 <m2m_wifi_connect_sc+0x250>)
    9426:	4798      	blx	r3
    9428:	200d      	movs	r0, #13
    942a:	4b14      	ldr	r3, [pc, #80]	; (947c <m2m_wifi_connect_sc+0x254>)
    942c:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    942e:	200c      	movs	r0, #12
    9430:	4240      	negs	r0, r0
			goto ERR1;
    9432:	e748      	b.n	92c6 <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    9434:	223e      	movs	r2, #62	; 0x3e
    9436:	0039      	movs	r1, r7
    9438:	a807      	add	r0, sp, #28
    943a:	4b08      	ldr	r3, [pc, #32]	; (945c <m2m_wifi_connect_sc+0x234>)
    943c:	4798      	blx	r3
    943e:	e738      	b.n	92b2 <m2m_wifi_connect_sc+0x8a>
		M2M_ERR("undefined sec type\n");
    9440:	4a1b      	ldr	r2, [pc, #108]	; (94b0 <m2m_wifi_connect_sc+0x288>)
    9442:	4909      	ldr	r1, [pc, #36]	; (9468 <m2m_wifi_connect_sc+0x240>)
    9444:	4809      	ldr	r0, [pc, #36]	; (946c <m2m_wifi_connect_sc+0x244>)
    9446:	4b0a      	ldr	r3, [pc, #40]	; (9470 <m2m_wifi_connect_sc+0x248>)
    9448:	4798      	blx	r3
    944a:	481a      	ldr	r0, [pc, #104]	; (94b4 <m2m_wifi_connect_sc+0x28c>)
    944c:	4b0a      	ldr	r3, [pc, #40]	; (9478 <m2m_wifi_connect_sc+0x250>)
    944e:	4798      	blx	r3
    9450:	200d      	movs	r0, #13
    9452:	4b0a      	ldr	r3, [pc, #40]	; (947c <m2m_wifi_connect_sc+0x254>)
    9454:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    9456:	200c      	movs	r0, #12
    9458:	4240      	negs	r0, r0
		goto ERR1;
    945a:	e734      	b.n	92c6 <m2m_wifi_connect_sc+0x9e>
    945c:	00008521 	.word	0x00008521
    9460:	0000866d 	.word	0x0000866d
    9464:	00000215 	.word	0x00000215
    9468:	00015670 	.word	0x00015670
    946c:	000152ec 	.word	0x000152ec
    9470:	00013d61 	.word	0x00013d61
    9474:	000156b8 	.word	0x000156b8
    9478:	00013e7d 	.word	0x00013e7d
    947c:	00013d95 	.word	0x00013d95
    9480:	00008545 	.word	0x00008545
    9484:	00000221 	.word	0x00000221
    9488:	000156cc 	.word	0x000156cc
    948c:	0000022b 	.word	0x0000022b
    9490:	000156d8 	.word	0x000156d8
    9494:	000156ec 	.word	0x000156ec
    9498:	00000252 	.word	0x00000252
    949c:	00015714 	.word	0x00015714
    94a0:	0000024b 	.word	0x0000024b
    94a4:	000156f8 	.word	0x000156f8
    94a8:	00000261 	.word	0x00000261
    94ac:	00015730 	.word	0x00015730
    94b0:	00000271 	.word	0x00000271
    94b4:	0001574c 	.word	0x0001574c

000094b8 <m2m_wifi_connect>:
{
    94b8:	b530      	push	{r4, r5, lr}
    94ba:	b083      	sub	sp, #12
    94bc:	ac06      	add	r4, sp, #24
    94be:	8824      	ldrh	r4, [r4, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    94c0:	2500      	movs	r5, #0
    94c2:	9501      	str	r5, [sp, #4]
    94c4:	9400      	str	r4, [sp, #0]
    94c6:	4c02      	ldr	r4, [pc, #8]	; (94d0 <m2m_wifi_connect+0x18>)
    94c8:	47a0      	blx	r4
}
    94ca:	b003      	add	sp, #12
    94cc:	bd30      	pop	{r4, r5, pc}
    94ce:	46c0      	nop			; (mov r8, r8)
    94d0:	00009229 	.word	0x00009229

000094d4 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
    94d4:	2000      	movs	r0, #0
    94d6:	4770      	bx	lr

000094d8 <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    94d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    94da:	b083      	sub	sp, #12
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    94dc:	2580      	movs	r5, #128	; 0x80
    94de:	006d      	lsls	r5, r5, #1
    94e0:	4305      	orrs	r5, r0
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    94e2:	24a5      	movs	r4, #165	; 0xa5
    94e4:	0164      	lsls	r4, r4, #5
    94e6:	4f08      	ldr	r7, [pc, #32]	; (9508 <chip_apply_conf+0x30>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    94e8:	4e08      	ldr	r6, [pc, #32]	; (950c <chip_apply_conf+0x34>)
		nm_write_reg(rNMI_GP_REG_1, val32);
    94ea:	0029      	movs	r1, r5
    94ec:	0020      	movs	r0, r4
    94ee:	47b8      	blx	r7
			uint32 reg = 0;
    94f0:	2300      	movs	r3, #0
    94f2:	9301      	str	r3, [sp, #4]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    94f4:	a901      	add	r1, sp, #4
    94f6:	0020      	movs	r0, r4
    94f8:	47b0      	blx	r6
			if(ret == M2M_SUCCESS) {
    94fa:	2800      	cmp	r0, #0
    94fc:	d1f5      	bne.n	94ea <chip_apply_conf+0x12>
				if(reg == val32)
    94fe:	9b01      	ldr	r3, [sp, #4]
    9500:	429d      	cmp	r5, r3
    9502:	d1f2      	bne.n	94ea <chip_apply_conf+0x12>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
    9504:	b003      	add	sp, #12
    9506:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9508:	000099c9 	.word	0x000099c9
    950c:	000099bd 	.word	0x000099bd

00009510 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    9510:	b500      	push	{lr}
    9512:	b083      	sub	sp, #12
	uint32 reg = 0;
    9514:	2300      	movs	r3, #0
    9516:	9301      	str	r3, [sp, #4]
	sint8 ret = M2M_SUCCESS;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    9518:	a901      	add	r1, sp, #4
    951a:	4811      	ldr	r0, [pc, #68]	; (9560 <enable_interrupts+0x50>)
    951c:	4b11      	ldr	r3, [pc, #68]	; (9564 <enable_interrupts+0x54>)
    951e:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    9520:	2800      	cmp	r0, #0
    9522:	d001      	beq.n	9528 <enable_interrupts+0x18>
	reg |= ((uint32) 1 << 16);
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
}
    9524:	b003      	add	sp, #12
    9526:	bd00      	pop	{pc}
	reg |= ((uint32) 1 << 8);
    9528:	2180      	movs	r1, #128	; 0x80
    952a:	0049      	lsls	r1, r1, #1
    952c:	9b01      	ldr	r3, [sp, #4]
    952e:	4319      	orrs	r1, r3
    9530:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    9532:	480b      	ldr	r0, [pc, #44]	; (9560 <enable_interrupts+0x50>)
    9534:	4b0c      	ldr	r3, [pc, #48]	; (9568 <enable_interrupts+0x58>)
    9536:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    9538:	2800      	cmp	r0, #0
    953a:	d1f3      	bne.n	9524 <enable_interrupts+0x14>
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    953c:	a901      	add	r1, sp, #4
    953e:	20d0      	movs	r0, #208	; 0xd0
    9540:	0140      	lsls	r0, r0, #5
    9542:	4b08      	ldr	r3, [pc, #32]	; (9564 <enable_interrupts+0x54>)
    9544:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    9546:	2800      	cmp	r0, #0
    9548:	d1ec      	bne.n	9524 <enable_interrupts+0x14>
	reg |= ((uint32) 1 << 16);
    954a:	2180      	movs	r1, #128	; 0x80
    954c:	0249      	lsls	r1, r1, #9
    954e:	9b01      	ldr	r3, [sp, #4]
    9550:	4319      	orrs	r1, r3
    9552:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    9554:	20d0      	movs	r0, #208	; 0xd0
    9556:	0140      	lsls	r0, r0, #5
    9558:	4b03      	ldr	r3, [pc, #12]	; (9568 <enable_interrupts+0x58>)
    955a:	4798      	blx	r3
    955c:	e7e2      	b.n	9524 <enable_interrupts+0x14>
    955e:	46c0      	nop			; (mov r8, r8)
    9560:	00001408 	.word	0x00001408
    9564:	000099bd 	.word	0x000099bd
    9568:	000099c9 	.word	0x000099c9

0000956c <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    956c:	b510      	push	{r4, lr}
    956e:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
    9570:	4b28      	ldr	r3, [pc, #160]	; (9614 <nmi_get_chipid+0xa8>)
    9572:	681c      	ldr	r4, [r3, #0]
    9574:	2c00      	cmp	r4, #0
    9576:	d004      	beq.n	9582 <nmi_get_chipid+0x16>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
    9578:	4b26      	ldr	r3, [pc, #152]	; (9614 <nmi_get_chipid+0xa8>)
    957a:	681c      	ldr	r4, [r3, #0]
}
    957c:	0020      	movs	r0, r4
    957e:	b002      	add	sp, #8
    9580:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    9582:	0019      	movs	r1, r3
    9584:	2080      	movs	r0, #128	; 0x80
    9586:	0140      	lsls	r0, r0, #5
    9588:	4b23      	ldr	r3, [pc, #140]	; (9618 <nmi_get_chipid+0xac>)
    958a:	4798      	blx	r3
    958c:	2800      	cmp	r0, #0
    958e:	d003      	beq.n	9598 <nmi_get_chipid+0x2c>
			chipid = 0;
    9590:	2200      	movs	r2, #0
    9592:	4b20      	ldr	r3, [pc, #128]	; (9614 <nmi_get_chipid+0xa8>)
    9594:	601a      	str	r2, [r3, #0]
			return 0;
    9596:	e7f1      	b.n	957c <nmi_get_chipid+0x10>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    9598:	a901      	add	r1, sp, #4
    959a:	4820      	ldr	r0, [pc, #128]	; (961c <nmi_get_chipid+0xb0>)
    959c:	4b1e      	ldr	r3, [pc, #120]	; (9618 <nmi_get_chipid+0xac>)
    959e:	4798      	blx	r3
    95a0:	2800      	cmp	r0, #0
    95a2:	d003      	beq.n	95ac <nmi_get_chipid+0x40>
			chipid = 0;
    95a4:	2200      	movs	r2, #0
    95a6:	4b1b      	ldr	r3, [pc, #108]	; (9614 <nmi_get_chipid+0xa8>)
    95a8:	601a      	str	r2, [r3, #0]
			return 0;
    95aa:	e7e7      	b.n	957c <nmi_get_chipid+0x10>
		if (chipid == 0x1002a0)  {
    95ac:	4b19      	ldr	r3, [pc, #100]	; (9614 <nmi_get_chipid+0xa8>)
    95ae:	681b      	ldr	r3, [r3, #0]
    95b0:	4a1b      	ldr	r2, [pc, #108]	; (9620 <nmi_get_chipid+0xb4>)
    95b2:	4293      	cmp	r3, r2
    95b4:	d00e      	beq.n	95d4 <nmi_get_chipid+0x68>
		} else if(chipid == 0x1002b0) {
    95b6:	4a1b      	ldr	r2, [pc, #108]	; (9624 <nmi_get_chipid+0xb8>)
    95b8:	4293      	cmp	r3, r2
    95ba:	d012      	beq.n	95e2 <nmi_get_chipid+0x76>
		}else if(chipid == 0x1000F0) { 
    95bc:	4a1a      	ldr	r2, [pc, #104]	; (9628 <nmi_get_chipid+0xbc>)
    95be:	4293      	cmp	r3, r2
    95c0:	d01c      	beq.n	95fc <nmi_get_chipid+0x90>
		chipid |= 0x050000;
    95c2:	4914      	ldr	r1, [pc, #80]	; (9614 <nmi_get_chipid+0xa8>)
		chipid &= ~(0x0f0000);
    95c4:	4a19      	ldr	r2, [pc, #100]	; (962c <nmi_get_chipid+0xc0>)
    95c6:	680b      	ldr	r3, [r1, #0]
    95c8:	401a      	ands	r2, r3
		chipid |= 0x050000;
    95ca:	23a0      	movs	r3, #160	; 0xa0
    95cc:	02db      	lsls	r3, r3, #11
    95ce:	4313      	orrs	r3, r2
    95d0:	600b      	str	r3, [r1, #0]
    95d2:	e7d1      	b.n	9578 <nmi_get_chipid+0xc>
			if (rfrevid == 0x1) { /* 1002A0 */
    95d4:	9b01      	ldr	r3, [sp, #4]
    95d6:	2b01      	cmp	r3, #1
    95d8:	d0f3      	beq.n	95c2 <nmi_get_chipid+0x56>
				chipid = 0x1002a1;
    95da:	4a15      	ldr	r2, [pc, #84]	; (9630 <nmi_get_chipid+0xc4>)
    95dc:	4b0d      	ldr	r3, [pc, #52]	; (9614 <nmi_get_chipid+0xa8>)
    95de:	601a      	str	r2, [r3, #0]
    95e0:	e7ef      	b.n	95c2 <nmi_get_chipid+0x56>
			if(rfrevid == 3) { /* 1002B0 */
    95e2:	9b01      	ldr	r3, [sp, #4]
    95e4:	2b03      	cmp	r3, #3
    95e6:	d0ec      	beq.n	95c2 <nmi_get_chipid+0x56>
			} else if(rfrevid == 4) { /* 1002B1 */
    95e8:	2b04      	cmp	r3, #4
    95ea:	d003      	beq.n	95f4 <nmi_get_chipid+0x88>
				chipid = 0x1002b2;
    95ec:	4a11      	ldr	r2, [pc, #68]	; (9634 <nmi_get_chipid+0xc8>)
    95ee:	4b09      	ldr	r3, [pc, #36]	; (9614 <nmi_get_chipid+0xa8>)
    95f0:	601a      	str	r2, [r3, #0]
    95f2:	e7e6      	b.n	95c2 <nmi_get_chipid+0x56>
				chipid = 0x1002b1;
    95f4:	4a10      	ldr	r2, [pc, #64]	; (9638 <nmi_get_chipid+0xcc>)
    95f6:	4b07      	ldr	r3, [pc, #28]	; (9614 <nmi_get_chipid+0xa8>)
    95f8:	601a      	str	r2, [r3, #0]
    95fa:	e7e2      	b.n	95c2 <nmi_get_chipid+0x56>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    95fc:	4905      	ldr	r1, [pc, #20]	; (9614 <nmi_get_chipid+0xa8>)
    95fe:	20ec      	movs	r0, #236	; 0xec
    9600:	0380      	lsls	r0, r0, #14
    9602:	4b05      	ldr	r3, [pc, #20]	; (9618 <nmi_get_chipid+0xac>)
    9604:	4798      	blx	r3
    9606:	2800      	cmp	r0, #0
    9608:	d0db      	beq.n	95c2 <nmi_get_chipid+0x56>
			chipid = 0;
    960a:	2200      	movs	r2, #0
    960c:	4b01      	ldr	r3, [pc, #4]	; (9614 <nmi_get_chipid+0xa8>)
    960e:	601a      	str	r2, [r3, #0]
			return 0;
    9610:	e7b4      	b.n	957c <nmi_get_chipid+0x10>
    9612:	46c0      	nop			; (mov r8, r8)
    9614:	2000021c 	.word	0x2000021c
    9618:	000099bd 	.word	0x000099bd
    961c:	000013f4 	.word	0x000013f4
    9620:	001002a0 	.word	0x001002a0
    9624:	001002b0 	.word	0x001002b0
    9628:	001000f0 	.word	0x001000f0
    962c:	fff0ffff 	.word	0xfff0ffff
    9630:	001002a1 	.word	0x001002a1
    9634:	001002b2 	.word	0x001002b2
    9638:	001002b1 	.word	0x001002b1

0000963c <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    963c:	b530      	push	{r4, r5, lr}
    963e:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    9640:	4c16      	ldr	r4, [pc, #88]	; (969c <chip_sleep+0x60>)
		if(ret != M2M_SUCCESS) goto ERR1;
		if((reg & NBIT0) == 0) break;
    9642:	2501      	movs	r5, #1
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    9644:	a901      	add	r1, sp, #4
    9646:	2010      	movs	r0, #16
    9648:	47a0      	blx	r4
		if(ret != M2M_SUCCESS) goto ERR1;
    964a:	2800      	cmp	r0, #0
    964c:	d11c      	bne.n	9688 <chip_sleep+0x4c>
		if((reg & NBIT0) == 0) break;
    964e:	9b01      	ldr	r3, [sp, #4]
    9650:	422b      	tst	r3, r5
    9652:	d1f7      	bne.n	9644 <chip_sleep+0x8>
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    9654:	a901      	add	r1, sp, #4
    9656:	3001      	adds	r0, #1
    9658:	4b10      	ldr	r3, [pc, #64]	; (969c <chip_sleep+0x60>)
    965a:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    965c:	2800      	cmp	r0, #0
    965e:	d113      	bne.n	9688 <chip_sleep+0x4c>
	if(reg & NBIT1)
    9660:	9901      	ldr	r1, [sp, #4]
    9662:	078b      	lsls	r3, r1, #30
    9664:	d507      	bpl.n	9676 <chip_sleep+0x3a>
	{
		reg &=~NBIT1;
    9666:	2302      	movs	r3, #2
    9668:	4399      	bics	r1, r3
    966a:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    966c:	3001      	adds	r0, #1
    966e:	4b0c      	ldr	r3, [pc, #48]	; (96a0 <chip_sleep+0x64>)
    9670:	4798      	blx	r3
		if(ret != M2M_SUCCESS)goto ERR1;
    9672:	2800      	cmp	r0, #0
    9674:	d108      	bne.n	9688 <chip_sleep+0x4c>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    9676:	a901      	add	r1, sp, #4
    9678:	200b      	movs	r0, #11
    967a:	4b08      	ldr	r3, [pc, #32]	; (969c <chip_sleep+0x60>)
    967c:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    967e:	2800      	cmp	r0, #0
    9680:	d102      	bne.n	9688 <chip_sleep+0x4c>
	if(reg & NBIT0)
    9682:	9901      	ldr	r1, [sp, #4]
    9684:	07cb      	lsls	r3, r1, #31
    9686:	d401      	bmi.n	968c <chip_sleep+0x50>
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
}
    9688:	b003      	add	sp, #12
    968a:	bd30      	pop	{r4, r5, pc}
		reg &= ~NBIT0;
    968c:	2301      	movs	r3, #1
    968e:	4399      	bics	r1, r3
    9690:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    9692:	300b      	adds	r0, #11
    9694:	4b02      	ldr	r3, [pc, #8]	; (96a0 <chip_sleep+0x64>)
    9696:	4798      	blx	r3
    9698:	e7f6      	b.n	9688 <chip_sleep+0x4c>
    969a:	46c0      	nop			; (mov r8, r8)
    969c:	000099bd 	.word	0x000099bd
    96a0:	000099c9 	.word	0x000099c9

000096a4 <chip_wake>:
sint8 chip_wake(void)
{
    96a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    96a6:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    96a8:	2300      	movs	r3, #0
    96aa:	9301      	str	r3, [sp, #4]
    96ac:	9300      	str	r3, [sp, #0]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    96ae:	a901      	add	r1, sp, #4
    96b0:	200b      	movs	r0, #11
    96b2:	4b28      	ldr	r3, [pc, #160]	; (9754 <chip_wake+0xb0>)
    96b4:	4798      	blx	r3
    96b6:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    96b8:	d130      	bne.n	971c <chip_wake+0x78>
	
	if(!(reg & NBIT0))
    96ba:	9901      	ldr	r1, [sp, #4]
    96bc:	07cb      	lsls	r3, r1, #31
    96be:	d406      	bmi.n	96ce <chip_wake+0x2a>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    96c0:	2301      	movs	r3, #1
    96c2:	4319      	orrs	r1, r3
    96c4:	200b      	movs	r0, #11
    96c6:	4b24      	ldr	r3, [pc, #144]	; (9758 <chip_wake+0xb4>)
    96c8:	4798      	blx	r3
    96ca:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    96cc:	d126      	bne.n	971c <chip_wake+0x78>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    96ce:	a901      	add	r1, sp, #4
    96d0:	2001      	movs	r0, #1
    96d2:	4b20      	ldr	r3, [pc, #128]	; (9754 <chip_wake+0xb0>)
    96d4:	4798      	blx	r3
    96d6:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    96d8:	d120      	bne.n	971c <chip_wake+0x78>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    96da:	9901      	ldr	r1, [sp, #4]
    96dc:	078b      	lsls	r3, r1, #30
    96de:	d520      	bpl.n	9722 <chip_wake+0x7e>
{
    96e0:	2505      	movs	r5, #5
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    96e2:	4f1c      	ldr	r7, [pc, #112]	; (9754 <chip_wake+0xb0>)
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
			break;
		}
		nm_bsp_sleep(2);
    96e4:	4e1d      	ldr	r6, [pc, #116]	; (975c <chip_wake+0xb8>)
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    96e6:	4669      	mov	r1, sp
    96e8:	200f      	movs	r0, #15
    96ea:	47b8      	blx	r7
    96ec:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) {
    96ee:	d120      	bne.n	9732 <chip_wake+0x8e>
		if(clk_status_reg & NBIT2) {
    96f0:	9b00      	ldr	r3, [sp, #0]
    96f2:	075b      	lsls	r3, r3, #29
    96f4:	d42b      	bmi.n	974e <chip_wake+0xaa>
		nm_bsp_sleep(2);
    96f6:	2002      	movs	r0, #2
    96f8:	47b0      	blx	r6
    96fa:	3d01      	subs	r5, #1
		trials++;
		if(trials > WAKUP_TRAILS_TIMEOUT)
    96fc:	2d00      	cmp	r5, #0
    96fe:	d1f2      	bne.n	96e6 <chip_wake+0x42>
		{
			M2M_ERR("Failed to wakup the chip\n");
    9700:	22af      	movs	r2, #175	; 0xaf
    9702:	0052      	lsls	r2, r2, #1
    9704:	4916      	ldr	r1, [pc, #88]	; (9760 <chip_wake+0xbc>)
    9706:	4817      	ldr	r0, [pc, #92]	; (9764 <chip_wake+0xc0>)
    9708:	4b17      	ldr	r3, [pc, #92]	; (9768 <chip_wake+0xc4>)
    970a:	4798      	blx	r3
    970c:	4817      	ldr	r0, [pc, #92]	; (976c <chip_wake+0xc8>)
    970e:	4b18      	ldr	r3, [pc, #96]	; (9770 <chip_wake+0xcc>)
    9710:	4798      	blx	r3
    9712:	200d      	movs	r0, #13
    9714:	4b17      	ldr	r3, [pc, #92]	; (9774 <chip_wake+0xd0>)
    9716:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    9718:	2404      	movs	r4, #4
    971a:	4264      	negs	r4, r4
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
	
_WAKE_EXIT:
	return ret;
}
    971c:	0020      	movs	r0, r4
    971e:	b003      	add	sp, #12
    9720:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    9722:	2302      	movs	r3, #2
    9724:	4319      	orrs	r1, r3
    9726:	2001      	movs	r0, #1
    9728:	4b0b      	ldr	r3, [pc, #44]	; (9758 <chip_wake+0xb4>)
    972a:	4798      	blx	r3
    972c:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    972e:	d0d7      	beq.n	96e0 <chip_wake+0x3c>
    9730:	e7f4      	b.n	971c <chip_wake+0x78>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    9732:	22aa      	movs	r2, #170	; 0xaa
    9734:	0052      	lsls	r2, r2, #1
    9736:	490a      	ldr	r1, [pc, #40]	; (9760 <chip_wake+0xbc>)
    9738:	480a      	ldr	r0, [pc, #40]	; (9764 <chip_wake+0xc0>)
    973a:	4d0b      	ldr	r5, [pc, #44]	; (9768 <chip_wake+0xc4>)
    973c:	47a8      	blx	r5
    973e:	9a00      	ldr	r2, [sp, #0]
    9740:	0021      	movs	r1, r4
    9742:	480d      	ldr	r0, [pc, #52]	; (9778 <chip_wake+0xd4>)
    9744:	47a8      	blx	r5
    9746:	200d      	movs	r0, #13
    9748:	4b0a      	ldr	r3, [pc, #40]	; (9774 <chip_wake+0xd0>)
    974a:	4798      	blx	r3
			goto _WAKE_EXIT;
    974c:	e7e6      	b.n	971c <chip_wake+0x78>
	nm_bus_reset();
    974e:	4b0b      	ldr	r3, [pc, #44]	; (977c <chip_wake+0xd8>)
    9750:	4798      	blx	r3
    9752:	e7e3      	b.n	971c <chip_wake+0x78>
    9754:	000099bd 	.word	0x000099bd
    9758:	000099c9 	.word	0x000099c9
    975c:	00008129 	.word	0x00008129
    9760:	0001582c 	.word	0x0001582c
    9764:	000152ec 	.word	0x000152ec
    9768:	00013d61 	.word	0x00013d61
    976c:	00015874 	.word	0x00015874
    9770:	00013e7d 	.word	0x00013e7d
    9774:	00013d95 	.word	0x00013d95
    9778:	0001585c 	.word	0x0001585c
    977c:	000099a5 	.word	0x000099a5

00009780 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    9780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9782:	0007      	movs	r7, r0
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    9784:	4d2d      	ldr	r5, [pc, #180]	; (983c <wait_for_bootrom+0xbc>)
    9786:	4c2e      	ldr	r4, [pc, #184]	; (9840 <wait_for_bootrom+0xc0>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    9788:	4e2e      	ldr	r6, [pc, #184]	; (9844 <wait_for_bootrom+0xc4>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    978a:	0028      	movs	r0, r5
    978c:	47a0      	blx	r4
		if (reg & 0x80000000) {
    978e:	2800      	cmp	r0, #0
    9790:	db02      	blt.n	9798 <wait_for_bootrom+0x18>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    9792:	2001      	movs	r0, #1
    9794:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    9796:	e7f8      	b.n	978a <wait_for_bootrom+0xa>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    9798:	482b      	ldr	r0, [pc, #172]	; (9848 <wait_for_bootrom+0xc8>)
    979a:	4b29      	ldr	r3, [pc, #164]	; (9840 <wait_for_bootrom+0xc0>)
    979c:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    979e:	07c3      	lsls	r3, r0, #31
    97a0:	d409      	bmi.n	97b6 <wait_for_bootrom+0x36>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    97a2:	4e28      	ldr	r6, [pc, #160]	; (9844 <wait_for_bootrom+0xc4>)
			reg = nm_read_reg(BOOTROM_REG);
    97a4:	4c29      	ldr	r4, [pc, #164]	; (984c <wait_for_bootrom+0xcc>)
    97a6:	4d26      	ldr	r5, [pc, #152]	; (9840 <wait_for_bootrom+0xc0>)
			nm_bsp_sleep(1);
    97a8:	2001      	movs	r0, #1
    97aa:	47b0      	blx	r6
			reg = nm_read_reg(BOOTROM_REG);
    97ac:	0020      	movs	r0, r4
    97ae:	47a8      	blx	r5
		while(reg != M2M_FINISH_BOOT_ROM)
    97b0:	4b27      	ldr	r3, [pc, #156]	; (9850 <wait_for_bootrom+0xd0>)
    97b2:	4298      	cmp	r0, r3
    97b4:	d1f8      	bne.n	97a8 <wait_for_bootrom+0x28>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    97b6:	2f02      	cmp	r7, #2
    97b8:	d021      	beq.n	97fe <wait_for_bootrom+0x7e>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    97ba:	2f03      	cmp	r7, #3
    97bc:	d029      	beq.n	9812 <wait_for_bootrom+0x92>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    97be:	2f04      	cmp	r7, #4
    97c0:	d030      	beq.n	9824 <wait_for_bootrom+0xa4>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    97c2:	4924      	ldr	r1, [pc, #144]	; (9854 <wait_for_bootrom+0xd4>)
    97c4:	4824      	ldr	r0, [pc, #144]	; (9858 <wait_for_bootrom+0xd8>)
    97c6:	4b25      	ldr	r3, [pc, #148]	; (985c <wait_for_bootrom+0xdc>)
    97c8:	4798      	blx	r3
	uint32 u32GpReg1 = 0;
    97ca:	2400      	movs	r4, #0
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    97cc:	4b24      	ldr	r3, [pc, #144]	; (9860 <wait_for_bootrom+0xe0>)
    97ce:	4798      	blx	r3
    97d0:	0500      	lsls	r0, r0, #20
    97d2:	0d00      	lsrs	r0, r0, #20
    97d4:	4b23      	ldr	r3, [pc, #140]	; (9864 <wait_for_bootrom+0xe4>)
    97d6:	4298      	cmp	r0, r3
    97d8:	d82a      	bhi.n	9830 <wait_for_bootrom+0xb0>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
	} else {
		chip_apply_conf(u32GpReg1);
    97da:	0020      	movs	r0, r4
    97dc:	4b22      	ldr	r3, [pc, #136]	; (9868 <wait_for_bootrom+0xe8>)
    97de:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    97e0:	4822      	ldr	r0, [pc, #136]	; (986c <wait_for_bootrom+0xec>)
    97e2:	4c23      	ldr	r4, [pc, #140]	; (9870 <wait_for_bootrom+0xf0>)
    97e4:	47a0      	blx	r4
    97e6:	491b      	ldr	r1, [pc, #108]	; (9854 <wait_for_bootrom+0xd4>)
    97e8:	4822      	ldr	r0, [pc, #136]	; (9874 <wait_for_bootrom+0xf4>)
    97ea:	47a0      	blx	r4
    97ec:	200d      	movs	r0, #13
    97ee:	4b22      	ldr	r3, [pc, #136]	; (9878 <wait_for_bootrom+0xf8>)
    97f0:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    97f2:	4922      	ldr	r1, [pc, #136]	; (987c <wait_for_bootrom+0xfc>)
    97f4:	4815      	ldr	r0, [pc, #84]	; (984c <wait_for_bootrom+0xcc>)
    97f6:	4b19      	ldr	r3, [pc, #100]	; (985c <wait_for_bootrom+0xdc>)
    97f8:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
    97fa:	2000      	movs	r0, #0
    97fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    97fe:	4920      	ldr	r1, [pc, #128]	; (9880 <wait_for_bootrom+0x100>)
    9800:	4820      	ldr	r0, [pc, #128]	; (9884 <wait_for_bootrom+0x104>)
    9802:	4c16      	ldr	r4, [pc, #88]	; (985c <wait_for_bootrom+0xdc>)
    9804:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
    9806:	2180      	movs	r1, #128	; 0x80
    9808:	0349      	lsls	r1, r1, #13
    980a:	4813      	ldr	r0, [pc, #76]	; (9858 <wait_for_bootrom+0xd8>)
    980c:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    980e:	2400      	movs	r4, #0
    9810:	e7dc      	b.n	97cc <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    9812:	491b      	ldr	r1, [pc, #108]	; (9880 <wait_for_bootrom+0x100>)
    9814:	481b      	ldr	r0, [pc, #108]	; (9884 <wait_for_bootrom+0x104>)
    9816:	4c11      	ldr	r4, [pc, #68]	; (985c <wait_for_bootrom+0xdc>)
    9818:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
    981a:	2100      	movs	r1, #0
    981c:	480e      	ldr	r0, [pc, #56]	; (9858 <wait_for_bootrom+0xd8>)
    981e:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    9820:	2400      	movs	r4, #0
    9822:	e7d3      	b.n	97cc <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    9824:	490b      	ldr	r1, [pc, #44]	; (9854 <wait_for_bootrom+0xd4>)
    9826:	480c      	ldr	r0, [pc, #48]	; (9858 <wait_for_bootrom+0xd8>)
    9828:	4b0c      	ldr	r3, [pc, #48]	; (985c <wait_for_bootrom+0xdc>)
    982a:	4798      	blx	r3
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    982c:	2480      	movs	r4, #128	; 0x80
    982e:	e7cd      	b.n	97cc <wait_for_bootrom+0x4c>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    9830:	2002      	movs	r0, #2
    9832:	4320      	orrs	r0, r4
    9834:	4b0c      	ldr	r3, [pc, #48]	; (9868 <wait_for_bootrom+0xe8>)
    9836:	4798      	blx	r3
    9838:	e7d2      	b.n	97e0 <wait_for_bootrom+0x60>
    983a:	46c0      	nop			; (mov r8, r8)
    983c:	00001014 	.word	0x00001014
    9840:	000099b1 	.word	0x000099b1
    9844:	00008129 	.word	0x00008129
    9848:	000207bc 	.word	0x000207bc
    984c:	000c000c 	.word	0x000c000c
    9850:	10add09e 	.word	0x10add09e
    9854:	13521352 	.word	0x13521352
    9858:	0000108c 	.word	0x0000108c
    985c:	000099c9 	.word	0x000099c9
    9860:	0000956d 	.word	0x0000956d
    9864:	0000039f 	.word	0x0000039f
    9868:	000094d9 	.word	0x000094d9
    986c:	0001561c 	.word	0x0001561c
    9870:	00013d61 	.word	0x00013d61
    9874:	00015890 	.word	0x00015890
    9878:	00013d95 	.word	0x00013d95
    987c:	ef522f61 	.word	0xef522f61
    9880:	3c1cd57d 	.word	0x3c1cd57d
    9884:	000207ac 	.word	0x000207ac

00009888 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    9888:	b570      	push	{r4, r5, r6, lr}
    988a:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
    988c:	4b15      	ldr	r3, [pc, #84]	; (98e4 <wait_for_firmware_start+0x5c>)
    988e:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    9890:	4b15      	ldr	r3, [pc, #84]	; (98e8 <wait_for_firmware_start+0x60>)
    9892:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    9894:	3802      	subs	r0, #2
    9896:	2801      	cmp	r0, #1
    9898:	d911      	bls.n	98be <wait_for_firmware_start+0x36>
{
    989a:	2401      	movs	r4, #1
    989c:	4264      	negs	r4, r4
    989e:	2000      	movs	r0, #0
	}
	
	
	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    98a0:	4e12      	ldr	r6, [pc, #72]	; (98ec <wait_for_firmware_start+0x64>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    98a2:	4d13      	ldr	r5, [pc, #76]	; (98f0 <wait_for_firmware_start+0x68>)
	while (checkValue != reg)
    98a4:	9b00      	ldr	r3, [sp, #0]
    98a6:	4298      	cmp	r0, r3
    98a8:	d00e      	beq.n	98c8 <wait_for_firmware_start+0x40>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    98aa:	2002      	movs	r0, #2
    98ac:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
    98ae:	9801      	ldr	r0, [sp, #4]
    98b0:	47a8      	blx	r5
    98b2:	3c01      	subs	r4, #1
		if(++cnt >= u32Timeout)
    98b4:	2c00      	cmp	r4, #0
    98b6:	d1f5      	bne.n	98a4 <wait_for_firmware_start+0x1c>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    98b8:	2005      	movs	r0, #5
    98ba:	4240      	negs	r0, r0
    98bc:	e009      	b.n	98d2 <wait_for_firmware_start+0x4a>
		regAddress = NMI_REV_REG;
    98be:	4b0d      	ldr	r3, [pc, #52]	; (98f4 <wait_for_firmware_start+0x6c>)
    98c0:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    98c2:	4b0d      	ldr	r3, [pc, #52]	; (98f8 <wait_for_firmware_start+0x70>)
    98c4:	9300      	str	r3, [sp, #0]
    98c6:	e7e8      	b.n	989a <wait_for_firmware_start+0x12>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    98c8:	9a00      	ldr	r2, [sp, #0]
    98ca:	4b07      	ldr	r3, [pc, #28]	; (98e8 <wait_for_firmware_start+0x60>)
	sint8 ret = M2M_SUCCESS;
    98cc:	2000      	movs	r0, #0
	if(M2M_FINISH_INIT_STATE == checkValue)
    98ce:	429a      	cmp	r2, r3
    98d0:	d001      	beq.n	98d6 <wait_for_firmware_start+0x4e>
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
    98d2:	b002      	add	sp, #8
    98d4:	bd70      	pop	{r4, r5, r6, pc}
		nm_write_reg(NMI_STATE_REG, 0);
    98d6:	2100      	movs	r1, #0
    98d8:	4802      	ldr	r0, [pc, #8]	; (98e4 <wait_for_firmware_start+0x5c>)
    98da:	4b08      	ldr	r3, [pc, #32]	; (98fc <wait_for_firmware_start+0x74>)
    98dc:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
    98de:	2000      	movs	r0, #0
    98e0:	e7f7      	b.n	98d2 <wait_for_firmware_start+0x4a>
    98e2:	46c0      	nop			; (mov r8, r8)
    98e4:	0000108c 	.word	0x0000108c
    98e8:	02532636 	.word	0x02532636
    98ec:	00008129 	.word	0x00008129
    98f0:	000099b1 	.word	0x000099b1
    98f4:	000207ac 	.word	0x000207ac
    98f8:	d75dc1c3 	.word	0xd75dc1c3
    98fc:	000099c9 	.word	0x000099c9

00009900 <chip_deinit>:

sint8 chip_deinit(void)
{
    9900:	b510      	push	{r4, lr}
    9902:	b082      	sub	sp, #8
	uint32 reg = 0;
    9904:	2300      	movs	r3, #0
    9906:	9301      	str	r3, [sp, #4]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    9908:	a901      	add	r1, sp, #4
    990a:	20a0      	movs	r0, #160	; 0xa0
    990c:	0140      	lsls	r0, r0, #5
    990e:	4b14      	ldr	r3, [pc, #80]	; (9960 <chip_deinit+0x60>)
    9910:	4798      	blx	r3
    9912:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    9914:	d115      	bne.n	9942 <chip_deinit+0x42>
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}
	reg &= ~(1 << 10);
    9916:	4913      	ldr	r1, [pc, #76]	; (9964 <chip_deinit+0x64>)
    9918:	9b01      	ldr	r3, [sp, #4]
    991a:	4019      	ands	r1, r3
    991c:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    991e:	20a0      	movs	r0, #160	; 0xa0
    9920:	0140      	lsls	r0, r0, #5
    9922:	4b11      	ldr	r3, [pc, #68]	; (9968 <chip_deinit+0x68>)
    9924:	4798      	blx	r3
    9926:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    9928:	d016      	beq.n	9958 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    992a:	4a10      	ldr	r2, [pc, #64]	; (996c <chip_deinit+0x6c>)
    992c:	4910      	ldr	r1, [pc, #64]	; (9970 <chip_deinit+0x70>)
    992e:	4811      	ldr	r0, [pc, #68]	; (9974 <chip_deinit+0x74>)
    9930:	4b11      	ldr	r3, [pc, #68]	; (9978 <chip_deinit+0x78>)
    9932:	4798      	blx	r3
    9934:	4811      	ldr	r0, [pc, #68]	; (997c <chip_deinit+0x7c>)
    9936:	4b12      	ldr	r3, [pc, #72]	; (9980 <chip_deinit+0x80>)
    9938:	4798      	blx	r3
    993a:	200d      	movs	r0, #13
    993c:	4b11      	ldr	r3, [pc, #68]	; (9984 <chip_deinit+0x84>)
    993e:	4798      	blx	r3
		goto ERR1;
    9940:	e00a      	b.n	9958 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    9942:	4a11      	ldr	r2, [pc, #68]	; (9988 <chip_deinit+0x88>)
    9944:	490a      	ldr	r1, [pc, #40]	; (9970 <chip_deinit+0x70>)
    9946:	480b      	ldr	r0, [pc, #44]	; (9974 <chip_deinit+0x74>)
    9948:	4b0b      	ldr	r3, [pc, #44]	; (9978 <chip_deinit+0x78>)
    994a:	4798      	blx	r3
    994c:	480b      	ldr	r0, [pc, #44]	; (997c <chip_deinit+0x7c>)
    994e:	4b0c      	ldr	r3, [pc, #48]	; (9980 <chip_deinit+0x80>)
    9950:	4798      	blx	r3
    9952:	200d      	movs	r0, #13
    9954:	4b0b      	ldr	r3, [pc, #44]	; (9984 <chip_deinit+0x84>)
    9956:	4798      	blx	r3
	}

ERR1:
	return ret;
}
    9958:	0020      	movs	r0, r4
    995a:	b002      	add	sp, #8
    995c:	bd10      	pop	{r4, pc}
    995e:	46c0      	nop			; (mov r8, r8)
    9960:	000099bd 	.word	0x000099bd
    9964:	fffffbff 	.word	0xfffffbff
    9968:	000099c9 	.word	0x000099c9
    996c:	0000020b 	.word	0x0000020b
    9970:	00015838 	.word	0x00015838
    9974:	000152ec 	.word	0x000152ec
    9978:	00013d61 	.word	0x00013d61
    997c:	00015844 	.word	0x00015844
    9980:	00013e7d 	.word	0x00013e7d
    9984:	00013d95 	.word	0x00013d95
    9988:	00000205 	.word	0x00000205

0000998c <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    998c:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
    998e:	4b01      	ldr	r3, [pc, #4]	; (9994 <nm_bus_iface_init+0x8>)
    9990:	4798      	blx	r3
	return ret;
}
    9992:	bd10      	pop	{r4, pc}
    9994:	00008265 	.word	0x00008265

00009998 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    9998:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
    999a:	4b01      	ldr	r3, [pc, #4]	; (99a0 <nm_bus_iface_deinit+0x8>)
    999c:	4798      	blx	r3

	return ret;
}
    999e:	bd10      	pop	{r4, pc}
    99a0:	000084b5 	.word	0x000084b5

000099a4 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    99a4:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    99a6:	4b01      	ldr	r3, [pc, #4]	; (99ac <nm_bus_reset+0x8>)
    99a8:	4798      	blx	r3
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    99aa:	bd10      	pop	{r4, pc}
    99ac:	0000a355 	.word	0x0000a355

000099b0 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    99b0:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    99b2:	4b01      	ldr	r3, [pc, #4]	; (99b8 <nm_read_reg+0x8>)
    99b4:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    99b6:	bd10      	pop	{r4, pc}
    99b8:	0000a38d 	.word	0x0000a38d

000099bc <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    99bc:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    99be:	4b01      	ldr	r3, [pc, #4]	; (99c4 <nm_read_reg_with_ret+0x8>)
    99c0:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    99c2:	bd10      	pop	{r4, pc}
    99c4:	0000a3a1 	.word	0x0000a3a1

000099c8 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    99c8:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    99ca:	4b01      	ldr	r3, [pc, #4]	; (99d0 <nm_write_reg+0x8>)
    99cc:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    99ce:	bd10      	pop	{r4, pc}
    99d0:	0000a3b9 	.word	0x0000a3b9

000099d4 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    99d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    99d6:	46d6      	mov	lr, sl
    99d8:	464f      	mov	r7, r9
    99da:	4646      	mov	r6, r8
    99dc:	b5c0      	push	{r6, r7, lr}
    99de:	b082      	sub	sp, #8
    99e0:	4680      	mov	r8, r0
    99e2:	4689      	mov	r9, r1
    99e4:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    99e6:	4b13      	ldr	r3, [pc, #76]	; (9a34 <nm_read_block+0x60>)
    99e8:	881f      	ldrh	r7, [r3, #0]
    99ea:	3f08      	subs	r7, #8
    99ec:	b2bb      	uxth	r3, r7
    99ee:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    99f0:	001e      	movs	r6, r3
    99f2:	0004      	movs	r4, r0
    99f4:	429a      	cmp	r2, r3
    99f6:	d91a      	bls.n	9a2e <nm_read_block+0x5a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    99f8:	4b0f      	ldr	r3, [pc, #60]	; (9a38 <nm_read_block+0x64>)
    99fa:	469a      	mov	sl, r3
    99fc:	1a37      	subs	r7, r6, r0
    99fe:	4643      	mov	r3, r8
    9a00:	1ae1      	subs	r1, r4, r3
    9a02:	4449      	add	r1, r9
    9a04:	9a01      	ldr	r2, [sp, #4]
    9a06:	0020      	movs	r0, r4
    9a08:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    9a0a:	2800      	cmp	r0, #0
    9a0c:	d109      	bne.n	9a22 <nm_read_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    9a0e:	1bad      	subs	r5, r5, r6
    9a10:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    9a12:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    9a14:	42b5      	cmp	r5, r6
    9a16:	d8f2      	bhi.n	99fe <nm_read_block+0x2a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    9a18:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    9a1a:	4449      	add	r1, r9
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    9a1c:	0020      	movs	r0, r4
    9a1e:	4b06      	ldr	r3, [pc, #24]	; (9a38 <nm_read_block+0x64>)
    9a20:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    9a22:	b002      	add	sp, #8
    9a24:	bc1c      	pop	{r2, r3, r4}
    9a26:	4690      	mov	r8, r2
    9a28:	4699      	mov	r9, r3
    9a2a:	46a2      	mov	sl, r4
    9a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    9a2e:	2100      	movs	r1, #0
    9a30:	e7f2      	b.n	9a18 <nm_read_block+0x44>
    9a32:	46c0      	nop			; (mov r8, r8)
    9a34:	20000000 	.word	0x20000000
    9a38:	0000a4fd 	.word	0x0000a4fd

00009a3c <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    9a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a3e:	46d6      	mov	lr, sl
    9a40:	464f      	mov	r7, r9
    9a42:	4646      	mov	r6, r8
    9a44:	b5c0      	push	{r6, r7, lr}
    9a46:	b082      	sub	sp, #8
    9a48:	4680      	mov	r8, r0
    9a4a:	4689      	mov	r9, r1
    9a4c:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    9a4e:	4b13      	ldr	r3, [pc, #76]	; (9a9c <nm_write_block+0x60>)
    9a50:	881f      	ldrh	r7, [r3, #0]
    9a52:	3f08      	subs	r7, #8
    9a54:	b2bb      	uxth	r3, r7
    9a56:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    9a58:	001e      	movs	r6, r3
    9a5a:	0004      	movs	r4, r0
    9a5c:	429a      	cmp	r2, r3
    9a5e:	d91a      	bls.n	9a96 <nm_write_block+0x5a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    9a60:	4b0f      	ldr	r3, [pc, #60]	; (9aa0 <nm_write_block+0x64>)
    9a62:	469a      	mov	sl, r3
    9a64:	1a37      	subs	r7, r6, r0
    9a66:	4643      	mov	r3, r8
    9a68:	1ae1      	subs	r1, r4, r3
    9a6a:	4449      	add	r1, r9
    9a6c:	9a01      	ldr	r2, [sp, #4]
    9a6e:	0020      	movs	r0, r4
    9a70:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    9a72:	2800      	cmp	r0, #0
    9a74:	d109      	bne.n	9a8a <nm_write_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    9a76:	1bad      	subs	r5, r5, r6
    9a78:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    9a7a:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    9a7c:	42b5      	cmp	r5, r6
    9a7e:	d8f2      	bhi.n	9a66 <nm_write_block+0x2a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    9a80:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    9a82:	4449      	add	r1, r9
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    9a84:	0020      	movs	r0, r4
    9a86:	4b06      	ldr	r3, [pc, #24]	; (9aa0 <nm_write_block+0x64>)
    9a88:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    9a8a:	b002      	add	sp, #8
    9a8c:	bc1c      	pop	{r2, r3, r4}
    9a8e:	4690      	mov	r8, r2
    9a90:	4699      	mov	r9, r3
    9a92:	46a2      	mov	sl, r4
    9a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    9a96:	2100      	movs	r1, #0
    9a98:	e7f2      	b.n	9a80 <nm_write_block+0x44>
    9a9a:	46c0      	nop			; (mov r8, r8)
    9a9c:	20000000 	.word	0x20000000
    9aa0:	0000a659 	.word	0x0000a659

00009aa4 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    9aa4:	b570      	push	{r4, r5, r6, lr}
    9aa6:	b084      	sub	sp, #16
    9aa8:	0004      	movs	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    9aaa:	2300      	movs	r3, #0
    9aac:	9303      	str	r3, [sp, #12]
	sint8	ret = M2M_SUCCESS;
	tstrGpRegs strgp = {0};
    9aae:	2208      	movs	r2, #8
    9ab0:	2100      	movs	r1, #0
    9ab2:	a801      	add	r0, sp, #4
    9ab4:	4b2d      	ldr	r3, [pc, #180]	; (9b6c <nm_get_firmware_full_info+0xc8>)
    9ab6:	4798      	blx	r3
	if (pstrRev != NULL)
    9ab8:	2c00      	cmp	r4, #0
    9aba:	d044      	beq.n	9b46 <nm_get_firmware_full_info+0xa2>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    9abc:	2228      	movs	r2, #40	; 0x28
    9abe:	2100      	movs	r1, #0
    9ac0:	0020      	movs	r0, r4
    9ac2:	4b2b      	ldr	r3, [pc, #172]	; (9b70 <nm_get_firmware_full_info+0xcc>)
    9ac4:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    9ac6:	a903      	add	r1, sp, #12
    9ac8:	482a      	ldr	r0, [pc, #168]	; (9b74 <nm_get_firmware_full_info+0xd0>)
    9aca:	4b2b      	ldr	r3, [pc, #172]	; (9b78 <nm_get_firmware_full_info+0xd4>)
    9acc:	4798      	blx	r3
		if(ret == M2M_SUCCESS)
    9ace:	2800      	cmp	r0, #0
    9ad0:	d13a      	bne.n	9b48 <nm_get_firmware_full_info+0xa4>
		{
			if(reg != 0)
    9ad2:	9b03      	ldr	r3, [sp, #12]
    9ad4:	2b00      	cmp	r3, #0
    9ad6:	d039      	beq.n	9b4c <nm_get_firmware_full_info+0xa8>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    9ad8:	20c0      	movs	r0, #192	; 0xc0
    9ada:	0280      	lsls	r0, r0, #10
    9adc:	4318      	orrs	r0, r3
    9ade:	2208      	movs	r2, #8
    9ae0:	a901      	add	r1, sp, #4
    9ae2:	4b26      	ldr	r3, [pc, #152]	; (9b7c <nm_get_firmware_full_info+0xd8>)
    9ae4:	4798      	blx	r3
				if(ret == M2M_SUCCESS)
    9ae6:	2800      	cmp	r0, #0
    9ae8:	d12e      	bne.n	9b48 <nm_get_firmware_full_info+0xa4>
				{
					reg = strgp.u32Firmware_Ota_rev;
					reg &= 0x0000ffff;
    9aea:	9b02      	ldr	r3, [sp, #8]
    9aec:	0418      	lsls	r0, r3, #16
    9aee:	0c00      	lsrs	r0, r0, #16
    9af0:	9003      	str	r0, [sp, #12]
					if(reg != 0)
    9af2:	d02e      	beq.n	9b52 <nm_get_firmware_full_info+0xae>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    9af4:	23c0      	movs	r3, #192	; 0xc0
    9af6:	029b      	lsls	r3, r3, #10
    9af8:	4318      	orrs	r0, r3
    9afa:	2228      	movs	r2, #40	; 0x28
    9afc:	0021      	movs	r1, r4
    9afe:	4b1f      	ldr	r3, [pc, #124]	; (9b7c <nm_get_firmware_full_info+0xd8>)
    9b00:	4798      	blx	r3
						if(ret == M2M_SUCCESS)
    9b02:	2800      	cmp	r0, #0
    9b04:	d120      	bne.n	9b48 <nm_get_firmware_full_info+0xa4>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    9b06:	7921      	ldrb	r1, [r4, #4]
    9b08:	0209      	lsls	r1, r1, #8
    9b0a:	79a2      	ldrb	r2, [r4, #6]
    9b0c:	230f      	movs	r3, #15
    9b0e:	401a      	ands	r2, r3
    9b10:	430a      	orrs	r2, r1
    9b12:	7961      	ldrb	r1, [r4, #5]
    9b14:	0109      	lsls	r1, r1, #4
    9b16:	25ff      	movs	r5, #255	; 0xff
    9b18:	4029      	ands	r1, r5
    9b1a:	430a      	orrs	r2, r1
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    9b1c:	79e1      	ldrb	r1, [r4, #7]
    9b1e:	0209      	lsls	r1, r1, #8
    9b20:	7a66      	ldrb	r6, [r4, #9]
    9b22:	4033      	ands	r3, r6
    9b24:	430b      	orrs	r3, r1
    9b26:	7a21      	ldrb	r1, [r4, #8]
    9b28:	0109      	lsls	r1, r1, #4
    9b2a:	400d      	ands	r5, r1
    9b2c:	432b      	orrs	r3, r5
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    9b2e:	2a00      	cmp	r2, #0
    9b30:	d012      	beq.n	9b58 <nm_get_firmware_full_info+0xb4>
    9b32:	2b00      	cmp	r3, #0
    9b34:	d013      	beq.n	9b5e <nm_get_firmware_full_info+0xba>
								ret = M2M_ERR_FAIL;
								goto EXIT;
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    9b36:	4912      	ldr	r1, [pc, #72]	; (9b80 <nm_get_firmware_full_info+0xdc>)
    9b38:	428b      	cmp	r3, r1
    9b3a:	d813      	bhi.n	9b64 <nm_get_firmware_full_info+0xc0>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
								goto EXIT;
							}
							if(curr_drv_ver >  curr_firm_ver) {
    9b3c:	4b11      	ldr	r3, [pc, #68]	; (9b84 <nm_get_firmware_full_info+0xe0>)
    9b3e:	429a      	cmp	r2, r3
    9b40:	d802      	bhi.n	9b48 <nm_get_firmware_full_info+0xa4>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    9b42:	380d      	subs	r0, #13
    9b44:	e000      	b.n	9b48 <nm_get_firmware_full_info+0xa4>
	sint8	ret = M2M_SUCCESS;
    9b46:	2000      	movs	r0, #0
			}
		}
	}
EXIT:
	return ret;
}
    9b48:	b004      	add	sp, #16
    9b4a:	bd70      	pop	{r4, r5, r6, pc}
				ret = M2M_ERR_FAIL;
    9b4c:	200c      	movs	r0, #12
    9b4e:	4240      	negs	r0, r0
    9b50:	e7fa      	b.n	9b48 <nm_get_firmware_full_info+0xa4>
						ret = M2M_ERR_FAIL;
    9b52:	200c      	movs	r0, #12
    9b54:	4240      	negs	r0, r0
    9b56:	e7f7      	b.n	9b48 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FAIL;
    9b58:	200c      	movs	r0, #12
    9b5a:	4240      	negs	r0, r0
    9b5c:	e7f4      	b.n	9b48 <nm_get_firmware_full_info+0xa4>
    9b5e:	200c      	movs	r0, #12
    9b60:	4240      	negs	r0, r0
    9b62:	e7f1      	b.n	9b48 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FW_VER_MISMATCH;
    9b64:	200d      	movs	r0, #13
    9b66:	4240      	negs	r0, r0
    9b68:	e7ee      	b.n	9b48 <nm_get_firmware_full_info+0xa4>
    9b6a:	46c0      	nop			; (mov r8, r8)
    9b6c:	00013bff 	.word	0x00013bff
    9b70:	00008535 	.word	0x00008535
    9b74:	000c0008 	.word	0x000c0008
    9b78:	000099bd 	.word	0x000099bd
    9b7c:	000099d5 	.word	0x000099d5
    9b80:	00001352 	.word	0x00001352
    9b84:	00001351 	.word	0x00001351

00009b88 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    9b88:	b570      	push	{r4, r5, r6, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
    9b8a:	2800      	cmp	r0, #0
    9b8c:	d037      	beq.n	9bfe <nm_drv_init+0x76>
		u8Mode = *((uint8 *)arg);
    9b8e:	7805      	ldrb	r5, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
    9b90:	1e6b      	subs	r3, r5, #1
    9b92:	2b03      	cmp	r3, #3
    9b94:	d900      	bls.n	9b98 <nm_drv_init+0x10>
			u8Mode = M2M_WIFI_MODE_NORMAL;
    9b96:	2501      	movs	r5, #1
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
    9b98:	2000      	movs	r0, #0
    9b9a:	4b20      	ldr	r3, [pc, #128]	; (9c1c <nm_drv_init+0x94>)
    9b9c:	4798      	blx	r3
    9b9e:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    9ba0:	d12f      	bne.n	9c02 <nm_drv_init+0x7a>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    9ba2:	481f      	ldr	r0, [pc, #124]	; (9c20 <nm_drv_init+0x98>)
    9ba4:	4c1f      	ldr	r4, [pc, #124]	; (9c24 <nm_drv_init+0x9c>)
    9ba6:	47a0      	blx	r4
    9ba8:	4b1f      	ldr	r3, [pc, #124]	; (9c28 <nm_drv_init+0xa0>)
    9baa:	4798      	blx	r3
    9bac:	0001      	movs	r1, r0
    9bae:	481f      	ldr	r0, [pc, #124]	; (9c2c <nm_drv_init+0xa4>)
    9bb0:	47a0      	blx	r4
    9bb2:	200d      	movs	r0, #13
    9bb4:	4b1e      	ldr	r3, [pc, #120]	; (9c30 <nm_drv_init+0xa8>)
    9bb6:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    9bb8:	4b1e      	ldr	r3, [pc, #120]	; (9c34 <nm_drv_init+0xac>)
    9bba:	4798      	blx	r3
#endif
	ret = wait_for_bootrom(u8Mode);
    9bbc:	0028      	movs	r0, r5
    9bbe:	4b1e      	ldr	r3, [pc, #120]	; (9c38 <nm_drv_init+0xb0>)
    9bc0:	4798      	blx	r3
    9bc2:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    9bc4:	d117      	bne.n	9bf6 <nm_drv_init+0x6e>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    9bc6:	0028      	movs	r0, r5
    9bc8:	4b1c      	ldr	r3, [pc, #112]	; (9c3c <nm_drv_init+0xb4>)
    9bca:	4798      	blx	r3
    9bcc:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    9bce:	d112      	bne.n	9bf6 <nm_drv_init+0x6e>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
    9bd0:	3d02      	subs	r5, #2
    9bd2:	2d01      	cmp	r5, #1
    9bd4:	d911      	bls.n	9bfa <nm_drv_init+0x72>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
    9bd6:	4b1a      	ldr	r3, [pc, #104]	; (9c40 <nm_drv_init+0xb8>)
    9bd8:	4798      	blx	r3
    9bda:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    9bdc:	d00d      	beq.n	9bfa <nm_drv_init+0x72>
		M2M_ERR("failed to enable interrupts..\n");
    9bde:	2256      	movs	r2, #86	; 0x56
    9be0:	32ff      	adds	r2, #255	; 0xff
    9be2:	4918      	ldr	r1, [pc, #96]	; (9c44 <nm_drv_init+0xbc>)
    9be4:	4818      	ldr	r0, [pc, #96]	; (9c48 <nm_drv_init+0xc0>)
    9be6:	4b0f      	ldr	r3, [pc, #60]	; (9c24 <nm_drv_init+0x9c>)
    9be8:	4798      	blx	r3
    9bea:	4818      	ldr	r0, [pc, #96]	; (9c4c <nm_drv_init+0xc4>)
    9bec:	4b18      	ldr	r3, [pc, #96]	; (9c50 <nm_drv_init+0xc8>)
    9bee:	4798      	blx	r3
    9bf0:	200d      	movs	r0, #13
    9bf2:	4b0f      	ldr	r3, [pc, #60]	; (9c30 <nm_drv_init+0xa8>)
    9bf4:	4798      	blx	r3
		goto ERR2;
	}
	return ret;
ERR2:
	nm_bus_iface_deinit();
    9bf6:	4b17      	ldr	r3, [pc, #92]	; (9c54 <nm_drv_init+0xcc>)
    9bf8:	4798      	blx	r3
ERR1:
	return ret;
}
    9bfa:	0020      	movs	r0, r4
    9bfc:	bd70      	pop	{r4, r5, r6, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
    9bfe:	2501      	movs	r5, #1
    9c00:	e7ca      	b.n	9b98 <nm_drv_init+0x10>
		M2M_ERR("[nmi start]: fail init bus\n");
    9c02:	2228      	movs	r2, #40	; 0x28
    9c04:	32ff      	adds	r2, #255	; 0xff
    9c06:	490f      	ldr	r1, [pc, #60]	; (9c44 <nm_drv_init+0xbc>)
    9c08:	480f      	ldr	r0, [pc, #60]	; (9c48 <nm_drv_init+0xc0>)
    9c0a:	4b06      	ldr	r3, [pc, #24]	; (9c24 <nm_drv_init+0x9c>)
    9c0c:	4798      	blx	r3
    9c0e:	4812      	ldr	r0, [pc, #72]	; (9c58 <nm_drv_init+0xd0>)
    9c10:	4b0f      	ldr	r3, [pc, #60]	; (9c50 <nm_drv_init+0xc8>)
    9c12:	4798      	blx	r3
    9c14:	200d      	movs	r0, #13
    9c16:	4b06      	ldr	r3, [pc, #24]	; (9c30 <nm_drv_init+0xa8>)
    9c18:	4798      	blx	r3
		goto ERR1;
    9c1a:	e7ee      	b.n	9bfa <nm_drv_init+0x72>
    9c1c:	0000998d 	.word	0x0000998d
    9c20:	0001561c 	.word	0x0001561c
    9c24:	00013d61 	.word	0x00013d61
    9c28:	0000956d 	.word	0x0000956d
    9c2c:	00015960 	.word	0x00015960
    9c30:	00013d95 	.word	0x00013d95
    9c34:	0000a3d1 	.word	0x0000a3d1
    9c38:	00009781 	.word	0x00009781
    9c3c:	00009889 	.word	0x00009889
    9c40:	00009511 	.word	0x00009511
    9c44:	000158a8 	.word	0x000158a8
    9c48:	000152ec 	.word	0x000152ec
    9c4c:	00015924 	.word	0x00015924
    9c50:	00013e7d 	.word	0x00013e7d
    9c54:	00009999 	.word	0x00009999
    9c58:	00015944 	.word	0x00015944

00009c5c <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    9c5c:	b510      	push	{r4, lr}
	sint8 ret;

	ret = chip_deinit();
    9c5e:	4b1c      	ldr	r3, [pc, #112]	; (9cd0 <nm_drv_deinit+0x74>)
    9c60:	4798      	blx	r3
    9c62:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    9c64:	d10b      	bne.n	9c7e <nm_drv_deinit+0x22>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    9c66:	2000      	movs	r0, #0
    9c68:	4b1a      	ldr	r3, [pc, #104]	; (9cd4 <nm_drv_deinit+0x78>)
    9c6a:	4798      	blx	r3
    9c6c:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    9c6e:	d114      	bne.n	9c9a <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
    9c70:	4b19      	ldr	r3, [pc, #100]	; (9cd8 <nm_drv_deinit+0x7c>)
    9c72:	4798      	blx	r3
    9c74:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    9c76:	d11d      	bne.n	9cb4 <nm_drv_deinit+0x58>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    9c78:	4b18      	ldr	r3, [pc, #96]	; (9cdc <nm_drv_deinit+0x80>)
    9c7a:	4798      	blx	r3
    9c7c:	e00b      	b.n	9c96 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    9c7e:	22b6      	movs	r2, #182	; 0xb6
    9c80:	0052      	lsls	r2, r2, #1
    9c82:	4917      	ldr	r1, [pc, #92]	; (9ce0 <nm_drv_deinit+0x84>)
    9c84:	4817      	ldr	r0, [pc, #92]	; (9ce4 <nm_drv_deinit+0x88>)
    9c86:	4b18      	ldr	r3, [pc, #96]	; (9ce8 <nm_drv_deinit+0x8c>)
    9c88:	4798      	blx	r3
    9c8a:	4818      	ldr	r0, [pc, #96]	; (9cec <nm_drv_deinit+0x90>)
    9c8c:	4b18      	ldr	r3, [pc, #96]	; (9cf0 <nm_drv_deinit+0x94>)
    9c8e:	4798      	blx	r3
    9c90:	200d      	movs	r0, #13
    9c92:	4b18      	ldr	r3, [pc, #96]	; (9cf4 <nm_drv_deinit+0x98>)
    9c94:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
    9c96:	0020      	movs	r0, r4
    9c98:	bd10      	pop	{r4, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    9c9a:	2274      	movs	r2, #116	; 0x74
    9c9c:	32ff      	adds	r2, #255	; 0xff
    9c9e:	4910      	ldr	r1, [pc, #64]	; (9ce0 <nm_drv_deinit+0x84>)
    9ca0:	4810      	ldr	r0, [pc, #64]	; (9ce4 <nm_drv_deinit+0x88>)
    9ca2:	4b11      	ldr	r3, [pc, #68]	; (9ce8 <nm_drv_deinit+0x8c>)
    9ca4:	4798      	blx	r3
    9ca6:	4814      	ldr	r0, [pc, #80]	; (9cf8 <nm_drv_deinit+0x9c>)
    9ca8:	4b11      	ldr	r3, [pc, #68]	; (9cf0 <nm_drv_deinit+0x94>)
    9caa:	4798      	blx	r3
    9cac:	200d      	movs	r0, #13
    9cae:	4b11      	ldr	r3, [pc, #68]	; (9cf4 <nm_drv_deinit+0x98>)
    9cb0:	4798      	blx	r3
		goto ERR1;
    9cb2:	e7f0      	b.n	9c96 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: fail init bus\n");
    9cb4:	227a      	movs	r2, #122	; 0x7a
    9cb6:	32ff      	adds	r2, #255	; 0xff
    9cb8:	4909      	ldr	r1, [pc, #36]	; (9ce0 <nm_drv_deinit+0x84>)
    9cba:	480a      	ldr	r0, [pc, #40]	; (9ce4 <nm_drv_deinit+0x88>)
    9cbc:	4b0a      	ldr	r3, [pc, #40]	; (9ce8 <nm_drv_deinit+0x8c>)
    9cbe:	4798      	blx	r3
    9cc0:	480e      	ldr	r0, [pc, #56]	; (9cfc <nm_drv_deinit+0xa0>)
    9cc2:	4b0b      	ldr	r3, [pc, #44]	; (9cf0 <nm_drv_deinit+0x94>)
    9cc4:	4798      	blx	r3
    9cc6:	200d      	movs	r0, #13
    9cc8:	4b0a      	ldr	r3, [pc, #40]	; (9cf4 <nm_drv_deinit+0x98>)
    9cca:	4798      	blx	r3
		goto ERR1;
    9ccc:	e7e3      	b.n	9c96 <nm_drv_deinit+0x3a>
    9cce:	46c0      	nop			; (mov r8, r8)
    9cd0:	00009901 	.word	0x00009901
    9cd4:	0000b22d 	.word	0x0000b22d
    9cd8:	00009999 	.word	0x00009999
    9cdc:	0000a37d 	.word	0x0000a37d
    9ce0:	000158b4 	.word	0x000158b4
    9ce4:	000152ec 	.word	0x000152ec
    9ce8:	00013d61 	.word	0x00013d61
    9cec:	000158c4 	.word	0x000158c4
    9cf0:	00013e7d 	.word	0x00013e7d
    9cf4:	00013d95 	.word	0x00013d95
    9cf8:	000158e4 	.word	0x000158e4
    9cfc:	00015908 	.word	0x00015908

00009d00 <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    9d00:	b500      	push	{lr}
    9d02:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    9d04:	ab01      	add	r3, sp, #4
    9d06:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
    9d08:	2200      	movs	r2, #0
    9d0a:	9202      	str	r2, [sp, #8]
	spi.u16Sz = sz;
    9d0c:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    9d0e:	0019      	movs	r1, r3
    9d10:	2003      	movs	r0, #3
    9d12:	4b02      	ldr	r3, [pc, #8]	; (9d1c <nmi_spi_write+0x1c>)
    9d14:	4798      	blx	r3
}
    9d16:	b005      	add	sp, #20
    9d18:	bd00      	pop	{pc}
    9d1a:	46c0      	nop			; (mov r8, r8)
    9d1c:	00008369 	.word	0x00008369

00009d20 <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    9d20:	b570      	push	{r4, r5, r6, lr}
    9d22:	b084      	sub	sp, #16
    9d24:	ac08      	add	r4, sp, #32
    9d26:	7825      	ldrb	r5, [r4, #0]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
    9d28:	ac01      	add	r4, sp, #4
    9d2a:	7020      	strb	r0, [r4, #0]
	switch (cmd) {
    9d2c:	303f      	adds	r0, #63	; 0x3f
    9d2e:	b2c4      	uxtb	r4, r0
    9d30:	2c0e      	cmp	r4, #14
    9d32:	d900      	bls.n	9d36 <spi_cmd+0x16>
    9d34:	e084      	b.n	9e40 <spi_cmd+0x120>
    9d36:	00a0      	lsls	r0, r4, #2
    9d38:	4c4f      	ldr	r4, [pc, #316]	; (9e78 <spi_cmd+0x158>)
    9d3a:	5820      	ldr	r0, [r4, r0]
    9d3c:	4687      	mov	pc, r0
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    9d3e:	ab01      	add	r3, sp, #4
    9d40:	0c0a      	lsrs	r2, r1, #16
    9d42:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    9d44:	0a0a      	lsrs	r2, r1, #8
    9d46:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    9d48:	70d9      	strb	r1, [r3, #3]
		len = 5;
    9d4a:	2105      	movs	r1, #5
		result = N_FAIL;
		break;
	}

	if (result) {
		if (!gu8Crc_off)
    9d4c:	4b4b      	ldr	r3, [pc, #300]	; (9e7c <spi_cmd+0x15c>)
    9d4e:	781b      	ldrb	r3, [r3, #0]
    9d50:	2b00      	cmp	r3, #0
    9d52:	d077      	beq.n	9e44 <spi_cmd+0x124>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
		else
			len-=1;
    9d54:	3901      	subs	r1, #1
    9d56:	b2c9      	uxtb	r1, r1
    9d58:	e083      	b.n	9e62 <spi_cmd+0x142>
		bc[1] = (uint8)(adr >> 8);
    9d5a:	0a0b      	lsrs	r3, r1, #8
    9d5c:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    9d5e:	2d00      	cmp	r5, #0
    9d60:	d107      	bne.n	9d72 <spi_cmd+0x52>
		bc[1] = (uint8)(adr >> 8);
    9d62:	aa01      	add	r2, sp, #4
    9d64:	7053      	strb	r3, [r2, #1]
		bc[2] = (uint8)adr;
    9d66:	ab01      	add	r3, sp, #4
    9d68:	7099      	strb	r1, [r3, #2]
		bc[3] = 0x00;
    9d6a:	2200      	movs	r2, #0
    9d6c:	70da      	strb	r2, [r3, #3]
		len = 5;
    9d6e:	2105      	movs	r1, #5
		break;
    9d70:	e7ec      	b.n	9d4c <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    9d72:	2280      	movs	r2, #128	; 0x80
    9d74:	4252      	negs	r2, r2
    9d76:	4313      	orrs	r3, r2
    9d78:	aa01      	add	r2, sp, #4
    9d7a:	7053      	strb	r3, [r2, #1]
    9d7c:	e7f3      	b.n	9d66 <spi_cmd+0x46>
		bc[1] = 0x00;
    9d7e:	ab01      	add	r3, sp, #4
    9d80:	2200      	movs	r2, #0
    9d82:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    9d84:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    9d86:	70da      	strb	r2, [r3, #3]
		len = 5;
    9d88:	2105      	movs	r1, #5
		break;
    9d8a:	e7df      	b.n	9d4c <spi_cmd+0x2c>
		bc[1] = 0x00;
    9d8c:	ab01      	add	r3, sp, #4
    9d8e:	2200      	movs	r2, #0
    9d90:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    9d92:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    9d94:	70da      	strb	r2, [r3, #3]
		len = 5;
    9d96:	2105      	movs	r1, #5
		break;
    9d98:	e7d8      	b.n	9d4c <spi_cmd+0x2c>
		bc[1] = 0xff;
    9d9a:	ab01      	add	r3, sp, #4
    9d9c:	22ff      	movs	r2, #255	; 0xff
    9d9e:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    9da0:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    9da2:	70da      	strb	r2, [r3, #3]
		len = 5;
    9da4:	2105      	movs	r1, #5
		break;
    9da6:	e7d1      	b.n	9d4c <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    9da8:	aa01      	add	r2, sp, #4
    9daa:	0c08      	lsrs	r0, r1, #16
    9dac:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    9dae:	0a08      	lsrs	r0, r1, #8
    9db0:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    9db2:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 8);
    9db4:	0a19      	lsrs	r1, r3, #8
    9db6:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz);
    9db8:	7153      	strb	r3, [r2, #5]
		len = 7;
    9dba:	2107      	movs	r1, #7
		break;
    9dbc:	e7c6      	b.n	9d4c <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    9dbe:	aa01      	add	r2, sp, #4
    9dc0:	0c08      	lsrs	r0, r1, #16
    9dc2:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    9dc4:	0a08      	lsrs	r0, r1, #8
    9dc6:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    9dc8:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 16);
    9dca:	0c19      	lsrs	r1, r3, #16
    9dcc:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz >> 8);
    9dce:	0a19      	lsrs	r1, r3, #8
    9dd0:	7151      	strb	r1, [r2, #5]
		bc[6] = (uint8)(sz);
    9dd2:	7193      	strb	r3, [r2, #6]
		len = 8;
    9dd4:	2108      	movs	r1, #8
		break;
    9dd6:	e7b9      	b.n	9d4c <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 8);
    9dd8:	0a0b      	lsrs	r3, r1, #8
    9dda:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    9ddc:	2d00      	cmp	r5, #0
    9dde:	d10c      	bne.n	9dfa <spi_cmd+0xda>
		bc[1] = (uint8)(adr >> 8);
    9de0:	a801      	add	r0, sp, #4
    9de2:	7043      	strb	r3, [r0, #1]
		bc[2] = (uint8)(adr);
    9de4:	ab01      	add	r3, sp, #4
    9de6:	7099      	strb	r1, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    9de8:	0e11      	lsrs	r1, r2, #24
    9dea:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    9dec:	0c11      	lsrs	r1, r2, #16
    9dee:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    9df0:	0a11      	lsrs	r1, r2, #8
    9df2:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data);
    9df4:	719a      	strb	r2, [r3, #6]
		len = 8;
    9df6:	2108      	movs	r1, #8
		break;
    9df8:	e7a8      	b.n	9d4c <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    9dfa:	2080      	movs	r0, #128	; 0x80
    9dfc:	4240      	negs	r0, r0
    9dfe:	4303      	orrs	r3, r0
    9e00:	a801      	add	r0, sp, #4
    9e02:	7043      	strb	r3, [r0, #1]
    9e04:	e7ee      	b.n	9de4 <spi_cmd+0xc4>
		bc[1] = (uint8)(adr >> 16);
    9e06:	ab01      	add	r3, sp, #4
    9e08:	0c08      	lsrs	r0, r1, #16
    9e0a:	7058      	strb	r0, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    9e0c:	0a08      	lsrs	r0, r1, #8
    9e0e:	7098      	strb	r0, [r3, #2]
		bc[3] = (uint8)(adr);
    9e10:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    9e12:	0e11      	lsrs	r1, r2, #24
    9e14:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    9e16:	0c11      	lsrs	r1, r2, #16
    9e18:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    9e1a:	0a11      	lsrs	r1, r2, #8
    9e1c:	7199      	strb	r1, [r3, #6]
		bc[7] = (uint8)(u32data);
    9e1e:	71da      	strb	r2, [r3, #7]
		len = 9;
    9e20:	2109      	movs	r1, #9
		break;
    9e22:	e793      	b.n	9d4c <spi_cmd+0x2c>

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    9e24:	2228      	movs	r2, #40	; 0x28
    9e26:	32ff      	adds	r2, #255	; 0xff
    9e28:	4915      	ldr	r1, [pc, #84]	; (9e80 <spi_cmd+0x160>)
    9e2a:	4816      	ldr	r0, [pc, #88]	; (9e84 <spi_cmd+0x164>)
    9e2c:	4b16      	ldr	r3, [pc, #88]	; (9e88 <spi_cmd+0x168>)
    9e2e:	4798      	blx	r3
    9e30:	4816      	ldr	r0, [pc, #88]	; (9e8c <spi_cmd+0x16c>)
    9e32:	4b17      	ldr	r3, [pc, #92]	; (9e90 <spi_cmd+0x170>)
    9e34:	4798      	blx	r3
    9e36:	200d      	movs	r0, #13
    9e38:	4b16      	ldr	r3, [pc, #88]	; (9e94 <spi_cmd+0x174>)
    9e3a:	4798      	blx	r3
			result = N_FAIL;
    9e3c:	2300      	movs	r3, #0
    9e3e:	e017      	b.n	9e70 <spi_cmd+0x150>
	switch (cmd) {
    9e40:	2300      	movs	r3, #0
    9e42:	e015      	b.n	9e70 <spi_cmd+0x150>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    9e44:	1e4e      	subs	r6, r1, #1
    9e46:	aa01      	add	r2, sp, #4
    9e48:	1995      	adds	r5, r2, r6
    9e4a:	237f      	movs	r3, #127	; 0x7f
	return crc7_syndrome_table[(crc << 1) ^ data];
    9e4c:	4c12      	ldr	r4, [pc, #72]	; (9e98 <spi_cmd+0x178>)
    9e4e:	005b      	lsls	r3, r3, #1
    9e50:	7810      	ldrb	r0, [r2, #0]
    9e52:	4043      	eors	r3, r0
    9e54:	5ce3      	ldrb	r3, [r4, r3]
    9e56:	3201      	adds	r2, #1
	while (len--)
    9e58:	42aa      	cmp	r2, r5
    9e5a:	d1f8      	bne.n	9e4e <spi_cmd+0x12e>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    9e5c:	005b      	lsls	r3, r3, #1
    9e5e:	aa01      	add	r2, sp, #4
    9e60:	5593      	strb	r3, [r2, r6]
		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    9e62:	b289      	uxth	r1, r1
    9e64:	a801      	add	r0, sp, #4
    9e66:	4b0d      	ldr	r3, [pc, #52]	; (9e9c <spi_cmd+0x17c>)
    9e68:	4798      	blx	r3
    9e6a:	2301      	movs	r3, #1
    9e6c:	2800      	cmp	r0, #0
    9e6e:	d1d9      	bne.n	9e24 <spi_cmd+0x104>
		}
	}

	return result;
}
    9e70:	0018      	movs	r0, r3
    9e72:	b004      	add	sp, #16
    9e74:	bd70      	pop	{r4, r5, r6, pc}
    9e76:	46c0      	nop			; (mov r8, r8)
    9e78:	00015970 	.word	0x00015970
    9e7c:	20000220 	.word	0x20000220
    9e80:	000159b0 	.word	0x000159b0
    9e84:	000152ec 	.word	0x000152ec
    9e88:	00013d61 	.word	0x00013d61
    9e8c:	00015e40 	.word	0x00015e40
    9e90:	00013e7d 	.word	0x00013e7d
    9e94:	00013d95 	.word	0x00013d95
    9e98:	00015a3c 	.word	0x00015a3c
    9e9c:	00009d01 	.word	0x00009d01

00009ea0 <nmi_spi_read>:
{
    9ea0:	b500      	push	{lr}
    9ea2:	b085      	sub	sp, #20
	spi.pu8InBuf = NULL;
    9ea4:	ab01      	add	r3, sp, #4
    9ea6:	2200      	movs	r2, #0
    9ea8:	9201      	str	r2, [sp, #4]
	spi.pu8OutBuf = b;
    9eaa:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
    9eac:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    9eae:	0019      	movs	r1, r3
    9eb0:	2003      	movs	r0, #3
    9eb2:	4b02      	ldr	r3, [pc, #8]	; (9ebc <nmi_spi_read+0x1c>)
    9eb4:	4798      	blx	r3
}
    9eb6:	b005      	add	sp, #20
    9eb8:	bd00      	pop	{pc}
    9eba:	46c0      	nop			; (mov r8, r8)
    9ebc:	00008369 	.word	0x00008369

00009ec0 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    9ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
    9ec2:	46c6      	mov	lr, r8
    9ec4:	b500      	push	{lr}
    9ec6:	b082      	sub	sp, #8
    9ec8:	0007      	movs	r7, r0
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    9eca:	28cf      	cmp	r0, #207	; 0xcf
    9ecc:	d02b      	beq.n	9f26 <spi_cmd_rsp+0x66>
    9ece:	0003      	movs	r3, r0
    9ed0:	333b      	adds	r3, #59	; 0x3b
    9ed2:	b2db      	uxtb	r3, r3
    9ed4:	2b01      	cmp	r3, #1
    9ed6:	d926      	bls.n	9f26 <spi_cmd_rsp+0x66>
{
    9ed8:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    9eda:	466b      	mov	r3, sp
    9edc:	1dde      	adds	r6, r3, #7
    9ede:	4b26      	ldr	r3, [pc, #152]	; (9f78 <spi_cmd_rsp+0xb8>)
    9ee0:	4698      	mov	r8, r3
    9ee2:	2101      	movs	r1, #1
    9ee4:	0030      	movs	r0, r6
    9ee6:	47c0      	blx	r8
    9ee8:	1e05      	subs	r5, r0, #0
    9eea:	d125      	bne.n	9f38 <spi_cmd_rsp+0x78>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    9eec:	7833      	ldrb	r3, [r6, #0]
    9eee:	42bb      	cmp	r3, r7
    9ef0:	d030      	beq.n	9f54 <spi_cmd_rsp+0x94>
    9ef2:	3c01      	subs	r4, #1
    9ef4:	b2e4      	uxtb	r4, r4
    9ef6:	2c00      	cmp	r4, #0
    9ef8:	d1f3      	bne.n	9ee2 <spi_cmd_rsp+0x22>
    9efa:	340b      	adds	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    9efc:	466b      	mov	r3, sp
    9efe:	1dde      	adds	r6, r3, #7
    9f00:	4f1d      	ldr	r7, [pc, #116]	; (9f78 <spi_cmd_rsp+0xb8>)
    9f02:	2101      	movs	r1, #1
    9f04:	0030      	movs	r0, r6
    9f06:	47b8      	blx	r7
    9f08:	2800      	cmp	r0, #0
    9f0a:	d125      	bne.n	9f58 <spi_cmd_rsp+0x98>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    9f0c:	7833      	ldrb	r3, [r6, #0]
    9f0e:	2b00      	cmp	r3, #0
    9f10:	d02f      	beq.n	9f72 <spi_cmd_rsp+0xb2>
    9f12:	3c01      	subs	r4, #1
    9f14:	b2e4      	uxtb	r4, r4
    9f16:	2c00      	cmp	r4, #0
    9f18:	d1f3      	bne.n	9f02 <spi_cmd_rsp+0x42>
	sint8 result = N_OK;
    9f1a:	2501      	movs	r5, #1

_fail_:

	return result;
}
    9f1c:	0028      	movs	r0, r5
    9f1e:	b002      	add	sp, #8
    9f20:	bc04      	pop	{r2}
    9f22:	4690      	mov	r8, r2
    9f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    9f26:	2101      	movs	r1, #1
    9f28:	466b      	mov	r3, sp
    9f2a:	1dd8      	adds	r0, r3, #7
    9f2c:	4b12      	ldr	r3, [pc, #72]	; (9f78 <spi_cmd_rsp+0xb8>)
    9f2e:	4798      	blx	r3
			result = N_FAIL;
    9f30:	2500      	movs	r5, #0
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    9f32:	2800      	cmp	r0, #0
    9f34:	d0d0      	beq.n	9ed8 <spi_cmd_rsp+0x18>
    9f36:	e7f1      	b.n	9f1c <spi_cmd_rsp+0x5c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    9f38:	22b1      	movs	r2, #177	; 0xb1
    9f3a:	0052      	lsls	r2, r2, #1
    9f3c:	490f      	ldr	r1, [pc, #60]	; (9f7c <spi_cmd_rsp+0xbc>)
    9f3e:	4810      	ldr	r0, [pc, #64]	; (9f80 <spi_cmd_rsp+0xc0>)
    9f40:	4b10      	ldr	r3, [pc, #64]	; (9f84 <spi_cmd_rsp+0xc4>)
    9f42:	4798      	blx	r3
    9f44:	4810      	ldr	r0, [pc, #64]	; (9f88 <spi_cmd_rsp+0xc8>)
    9f46:	4b11      	ldr	r3, [pc, #68]	; (9f8c <spi_cmd_rsp+0xcc>)
    9f48:	4798      	blx	r3
    9f4a:	200d      	movs	r0, #13
    9f4c:	4b10      	ldr	r3, [pc, #64]	; (9f90 <spi_cmd_rsp+0xd0>)
    9f4e:	4798      	blx	r3
			result = N_FAIL;
    9f50:	2500      	movs	r5, #0
			goto _fail_;
    9f52:	e7e3      	b.n	9f1c <spi_cmd_rsp+0x5c>
    9f54:	240b      	movs	r4, #11
    9f56:	e7d1      	b.n	9efc <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    9f58:	22b8      	movs	r2, #184	; 0xb8
    9f5a:	0052      	lsls	r2, r2, #1
    9f5c:	4907      	ldr	r1, [pc, #28]	; (9f7c <spi_cmd_rsp+0xbc>)
    9f5e:	4808      	ldr	r0, [pc, #32]	; (9f80 <spi_cmd_rsp+0xc0>)
    9f60:	4b08      	ldr	r3, [pc, #32]	; (9f84 <spi_cmd_rsp+0xc4>)
    9f62:	4798      	blx	r3
    9f64:	4808      	ldr	r0, [pc, #32]	; (9f88 <spi_cmd_rsp+0xc8>)
    9f66:	4b09      	ldr	r3, [pc, #36]	; (9f8c <spi_cmd_rsp+0xcc>)
    9f68:	4798      	blx	r3
    9f6a:	200d      	movs	r0, #13
    9f6c:	4b08      	ldr	r3, [pc, #32]	; (9f90 <spi_cmd_rsp+0xd0>)
    9f6e:	4798      	blx	r3
			goto _fail_;
    9f70:	e7d4      	b.n	9f1c <spi_cmd_rsp+0x5c>
	sint8 result = N_OK;
    9f72:	2501      	movs	r5, #1
    9f74:	e7d2      	b.n	9f1c <spi_cmd_rsp+0x5c>
    9f76:	46c0      	nop			; (mov r8, r8)
    9f78:	00009ea1 	.word	0x00009ea1
    9f7c:	000159c8 	.word	0x000159c8
    9f80:	000152ec 	.word	0x000152ec
    9f84:	00013d61 	.word	0x00013d61
    9f88:	00015e6c 	.word	0x00015e6c
    9f8c:	00013e7d 	.word	0x00013e7d
    9f90:	00013d95 	.word	0x00013d95

00009f94 <spi_data_read>:
_error_:
	return result;
}
#endif
static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    9f94:	b5f0      	push	{r4, r5, r6, r7, lr}
    9f96:	46de      	mov	lr, fp
    9f98:	4657      	mov	r7, sl
    9f9a:	464e      	mov	r6, r9
    9f9c:	4645      	mov	r5, r8
    9f9e:	b5e0      	push	{r5, r6, r7, lr}
    9fa0:	b087      	sub	sp, #28
    9fa2:	9001      	str	r0, [sp, #4]
    9fa4:	4689      	mov	r9, r1
    9fa6:	9202      	str	r2, [sp, #8]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    9fa8:	2300      	movs	r3, #0
    9faa:	469a      	mov	sl, r3
    9fac:	2380      	movs	r3, #128	; 0x80
    9fae:	019b      	lsls	r3, r3, #6
    9fb0:	469b      	mov	fp, r3
    9fb2:	466a      	mov	r2, sp
    9fb4:	81d3      	strh	r3, [r2, #14]
		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    9fb6:	4b3b      	ldr	r3, [pc, #236]	; (a0a4 <spi_data_read+0x110>)
    9fb8:	4698      	mov	r8, r3
    9fba:	e02e      	b.n	a01a <spi_data_read+0x86>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    9fbc:	4a3a      	ldr	r2, [pc, #232]	; (a0a8 <spi_data_read+0x114>)
    9fbe:	493b      	ldr	r1, [pc, #236]	; (a0ac <spi_data_read+0x118>)
    9fc0:	483b      	ldr	r0, [pc, #236]	; (a0b0 <spi_data_read+0x11c>)
    9fc2:	4b3c      	ldr	r3, [pc, #240]	; (a0b4 <spi_data_read+0x120>)
    9fc4:	4798      	blx	r3
    9fc6:	483c      	ldr	r0, [pc, #240]	; (a0b8 <spi_data_read+0x124>)
    9fc8:	4b3c      	ldr	r3, [pc, #240]	; (a0bc <spi_data_read+0x128>)
    9fca:	4798      	blx	r3
    9fcc:	200d      	movs	r0, #13
    9fce:	4b3c      	ldr	r3, [pc, #240]	; (a0c0 <spi_data_read+0x12c>)
    9fd0:	4798      	blx	r3
    9fd2:	2500      	movs	r5, #0
		sz -= nbytes;

	} while (sz);

	return result;
}
    9fd4:	0028      	movs	r0, r5
    9fd6:	b007      	add	sp, #28
    9fd8:	bc3c      	pop	{r2, r3, r4, r5}
    9fda:	4690      	mov	r8, r2
    9fdc:	4699      	mov	r9, r3
    9fde:	46a2      	mov	sl, r4
    9fe0:	46ab      	mov	fp, r5
    9fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (retry <= 0) {
    9fe4:	2c00      	cmp	r4, #0
    9fe6:	dd2e      	ble.n	a046 <spi_data_read+0xb2>
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    9fe8:	9b01      	ldr	r3, [sp, #4]
    9fea:	4453      	add	r3, sl
    9fec:	0018      	movs	r0, r3
    9fee:	0039      	movs	r1, r7
    9ff0:	4b2c      	ldr	r3, [pc, #176]	; (a0a4 <spi_data_read+0x110>)
    9ff2:	4798      	blx	r3
    9ff4:	1e04      	subs	r4, r0, #0
    9ff6:	d133      	bne.n	a060 <spi_data_read+0xcc>
		if(!clockless)
    9ff8:	9b02      	ldr	r3, [sp, #8]
    9ffa:	2b00      	cmp	r3, #0
    9ffc:	d103      	bne.n	a006 <spi_data_read+0x72>
			if (!gu8Crc_off) {
    9ffe:	4b31      	ldr	r3, [pc, #196]	; (a0c4 <spi_data_read+0x130>)
    a000:	781b      	ldrb	r3, [r3, #0]
    a002:	2b00      	cmp	r3, #0
    a004:	d039      	beq.n	a07a <spi_data_read+0xe6>
		ix += nbytes;
    a006:	4653      	mov	r3, sl
    a008:	18fb      	adds	r3, r7, r3
    a00a:	b21b      	sxth	r3, r3
    a00c:	469a      	mov	sl, r3
		sz -= nbytes;
    a00e:	464b      	mov	r3, r9
    a010:	1bdf      	subs	r7, r3, r7
    a012:	b2bb      	uxth	r3, r7
    a014:	4699      	mov	r9, r3
	} while (sz);
    a016:	2b00      	cmp	r3, #0
    a018:	d042      	beq.n	a0a0 <spi_data_read+0x10c>
    a01a:	464f      	mov	r7, r9
    a01c:	45d9      	cmp	r9, fp
    a01e:	d901      	bls.n	a024 <spi_data_read+0x90>
    a020:	466b      	mov	r3, sp
    a022:	89df      	ldrh	r7, [r3, #14]
    a024:	b2bf      	uxth	r7, r7
		retry = SPI_RESP_RETRY_COUNT;
    a026:	240a      	movs	r4, #10
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    a028:	ab04      	add	r3, sp, #16
    a02a:	1cde      	adds	r6, r3, #3
    a02c:	2101      	movs	r1, #1
    a02e:	0030      	movs	r0, r6
    a030:	47c0      	blx	r8
    a032:	1e05      	subs	r5, r0, #0
    a034:	d1c2      	bne.n	9fbc <spi_data_read+0x28>
			if (((rsp >> 4) & 0xf) == 0xf)
    a036:	7833      	ldrb	r3, [r6, #0]
    a038:	091b      	lsrs	r3, r3, #4
    a03a:	2b0f      	cmp	r3, #15
    a03c:	d0d2      	beq.n	9fe4 <spi_data_read+0x50>
    a03e:	3c01      	subs	r4, #1
    a040:	b224      	sxth	r4, r4
		} while (retry--);
    a042:	1c63      	adds	r3, r4, #1
    a044:	d1f2      	bne.n	a02c <spi_data_read+0x98>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    a046:	4a20      	ldr	r2, [pc, #128]	; (a0c8 <spi_data_read+0x134>)
    a048:	4918      	ldr	r1, [pc, #96]	; (a0ac <spi_data_read+0x118>)
    a04a:	4819      	ldr	r0, [pc, #100]	; (a0b0 <spi_data_read+0x11c>)
    a04c:	4c19      	ldr	r4, [pc, #100]	; (a0b4 <spi_data_read+0x120>)
    a04e:	47a0      	blx	r4
    a050:	ab04      	add	r3, sp, #16
    a052:	78d9      	ldrb	r1, [r3, #3]
    a054:	481d      	ldr	r0, [pc, #116]	; (a0cc <spi_data_read+0x138>)
    a056:	47a0      	blx	r4
    a058:	200d      	movs	r0, #13
    a05a:	4b19      	ldr	r3, [pc, #100]	; (a0c0 <spi_data_read+0x12c>)
    a05c:	4798      	blx	r3
			break;
    a05e:	e7b9      	b.n	9fd4 <spi_data_read+0x40>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    a060:	22c5      	movs	r2, #197	; 0xc5
    a062:	0092      	lsls	r2, r2, #2
    a064:	4911      	ldr	r1, [pc, #68]	; (a0ac <spi_data_read+0x118>)
    a066:	4812      	ldr	r0, [pc, #72]	; (a0b0 <spi_data_read+0x11c>)
    a068:	4b12      	ldr	r3, [pc, #72]	; (a0b4 <spi_data_read+0x120>)
    a06a:	4798      	blx	r3
    a06c:	4818      	ldr	r0, [pc, #96]	; (a0d0 <spi_data_read+0x13c>)
    a06e:	4b13      	ldr	r3, [pc, #76]	; (a0bc <spi_data_read+0x128>)
    a070:	4798      	blx	r3
    a072:	200d      	movs	r0, #13
    a074:	4b12      	ldr	r3, [pc, #72]	; (a0c0 <spi_data_read+0x12c>)
    a076:	4798      	blx	r3
			break;
    a078:	e7ac      	b.n	9fd4 <spi_data_read+0x40>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    a07a:	2102      	movs	r1, #2
    a07c:	a805      	add	r0, sp, #20
    a07e:	4b09      	ldr	r3, [pc, #36]	; (a0a4 <spi_data_read+0x110>)
    a080:	4798      	blx	r3
    a082:	2800      	cmp	r0, #0
    a084:	d0bf      	beq.n	a006 <spi_data_read+0x72>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    a086:	4a13      	ldr	r2, [pc, #76]	; (a0d4 <spi_data_read+0x140>)
    a088:	4908      	ldr	r1, [pc, #32]	; (a0ac <spi_data_read+0x118>)
    a08a:	4809      	ldr	r0, [pc, #36]	; (a0b0 <spi_data_read+0x11c>)
    a08c:	4b09      	ldr	r3, [pc, #36]	; (a0b4 <spi_data_read+0x120>)
    a08e:	4798      	blx	r3
    a090:	4811      	ldr	r0, [pc, #68]	; (a0d8 <spi_data_read+0x144>)
    a092:	4b0a      	ldr	r3, [pc, #40]	; (a0bc <spi_data_read+0x128>)
    a094:	4798      	blx	r3
    a096:	200d      	movs	r0, #13
    a098:	4b09      	ldr	r3, [pc, #36]	; (a0c0 <spi_data_read+0x12c>)
    a09a:	4798      	blx	r3
					result = N_FAIL;
    a09c:	0025      	movs	r5, r4
					break;
    a09e:	e799      	b.n	9fd4 <spi_data_read+0x40>
    a0a0:	2501      	movs	r5, #1
    a0a2:	e797      	b.n	9fd4 <spi_data_read+0x40>
    a0a4:	00009ea1 	.word	0x00009ea1
    a0a8:	000002ff 	.word	0x000002ff
    a0ac:	000159d4 	.word	0x000159d4
    a0b0:	000152ec 	.word	0x000152ec
    a0b4:	00013d61 	.word	0x00013d61
    a0b8:	00015ea0 	.word	0x00015ea0
    a0bc:	00013e7d 	.word	0x00013e7d
    a0c0:	00013d95 	.word	0x00013d95
    a0c4:	20000220 	.word	0x20000220
    a0c8:	0000030b 	.word	0x0000030b
    a0cc:	00015ed4 	.word	0x00015ed4
    a0d0:	00015f04 	.word	0x00015f04
    a0d4:	0000031f 	.word	0x0000031f
    a0d8:	00015f34 	.word	0x00015f34

0000a0dc <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    a0dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    a0de:	46d6      	mov	lr, sl
    a0e0:	464f      	mov	r7, r9
    a0e2:	4646      	mov	r6, r8
    a0e4:	b5c0      	push	{r6, r7, lr}
    a0e6:	b086      	sub	sp, #24
    a0e8:	9003      	str	r0, [sp, #12]
    a0ea:	9104      	str	r1, [sp, #16]
    a0ec:	2830      	cmp	r0, #48	; 0x30
    a0ee:	d80f      	bhi.n	a110 <spi_write_reg+0x34>
    a0f0:	4b30      	ldr	r3, [pc, #192]	; (a1b4 <spi_write_reg+0xd8>)
    a0f2:	781f      	ldrb	r7, [r3, #0]
    a0f4:	b2fb      	uxtb	r3, r7
    a0f6:	9305      	str	r3, [sp, #20]
    a0f8:	2300      	movs	r3, #0
    a0fa:	2230      	movs	r2, #48	; 0x30
    a0fc:	9903      	ldr	r1, [sp, #12]
    a0fe:	428a      	cmp	r2, r1
    a100:	415b      	adcs	r3, r3
    a102:	b2db      	uxtb	r3, r3
    a104:	469a      	mov	sl, r3
    a106:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    a108:	4b2b      	ldr	r3, [pc, #172]	; (a1b8 <spi_write_reg+0xdc>)
    a10a:	4698      	mov	r8, r3
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    a10c:	46d1      	mov	r9, sl
    a10e:	e033      	b.n	a178 <spi_write_reg+0x9c>
    a110:	4b2a      	ldr	r3, [pc, #168]	; (a1bc <spi_write_reg+0xe0>)
    a112:	781f      	ldrb	r7, [r3, #0]
    a114:	e7ee      	b.n	a0f4 <spi_write_reg+0x18>
	result = spi_cmd_rsp(cmd);
    a116:	9805      	ldr	r0, [sp, #20]
    a118:	4b29      	ldr	r3, [pc, #164]	; (a1c0 <spi_write_reg+0xe4>)
    a11a:	4798      	blx	r3
    a11c:	0004      	movs	r4, r0
	if (result != N_OK) {
    a11e:	2801      	cmp	r0, #1
    a120:	d041      	beq.n	a1a6 <spi_write_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    a122:	22e7      	movs	r2, #231	; 0xe7
    a124:	0092      	lsls	r2, r2, #2
    a126:	4927      	ldr	r1, [pc, #156]	; (a1c4 <spi_write_reg+0xe8>)
    a128:	4827      	ldr	r0, [pc, #156]	; (a1c8 <spi_write_reg+0xec>)
    a12a:	4e28      	ldr	r6, [pc, #160]	; (a1cc <spi_write_reg+0xf0>)
    a12c:	47b0      	blx	r6
    a12e:	9903      	ldr	r1, [sp, #12]
    a130:	4827      	ldr	r0, [pc, #156]	; (a1d0 <spi_write_reg+0xf4>)
    a132:	47b0      	blx	r6
    a134:	200d      	movs	r0, #13
    a136:	4b27      	ldr	r3, [pc, #156]	; (a1d4 <spi_write_reg+0xf8>)
    a138:	4798      	blx	r3

#endif
_FAIL_:
	if(result != N_OK)
	{
		nm_bsp_sleep(1);
    a13a:	2001      	movs	r0, #1
    a13c:	4e26      	ldr	r6, [pc, #152]	; (a1d8 <spi_write_reg+0xfc>)
    a13e:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    a140:	2300      	movs	r3, #0
    a142:	9300      	str	r3, [sp, #0]
    a144:	2200      	movs	r2, #0
    a146:	2100      	movs	r1, #0
    a148:	20cf      	movs	r0, #207	; 0xcf
    a14a:	4f1b      	ldr	r7, [pc, #108]	; (a1b8 <spi_write_reg+0xdc>)
    a14c:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    a14e:	20cf      	movs	r0, #207	; 0xcf
    a150:	4b1b      	ldr	r3, [pc, #108]	; (a1c0 <spi_write_reg+0xe4>)
    a152:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    a154:	4a21      	ldr	r2, [pc, #132]	; (a1dc <spi_write_reg+0x100>)
    a156:	491b      	ldr	r1, [pc, #108]	; (a1c4 <spi_write_reg+0xe8>)
    a158:	481b      	ldr	r0, [pc, #108]	; (a1c8 <spi_write_reg+0xec>)
    a15a:	4f1c      	ldr	r7, [pc, #112]	; (a1cc <spi_write_reg+0xf0>)
    a15c:	47b8      	blx	r7
    a15e:	9b04      	ldr	r3, [sp, #16]
    a160:	9a03      	ldr	r2, [sp, #12]
    a162:	0029      	movs	r1, r5
    a164:	481e      	ldr	r0, [pc, #120]	; (a1e0 <spi_write_reg+0x104>)
    a166:	47b8      	blx	r7
    a168:	200d      	movs	r0, #13
    a16a:	4b1a      	ldr	r3, [pc, #104]	; (a1d4 <spi_write_reg+0xf8>)
    a16c:	4798      	blx	r3
		nm_bsp_sleep(1);
    a16e:	2001      	movs	r0, #1
    a170:	47b0      	blx	r6
    a172:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    a174:	2d00      	cmp	r5, #0
    a176:	d016      	beq.n	a1a6 <spi_write_reg+0xca>
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    a178:	464b      	mov	r3, r9
    a17a:	9300      	str	r3, [sp, #0]
    a17c:	2304      	movs	r3, #4
    a17e:	9a04      	ldr	r2, [sp, #16]
    a180:	9f03      	ldr	r7, [sp, #12]
    a182:	0039      	movs	r1, r7
    a184:	9805      	ldr	r0, [sp, #20]
    a186:	47c0      	blx	r8
    a188:	0004      	movs	r4, r0
	if (result != N_OK) {
    a18a:	2801      	cmp	r0, #1
    a18c:	d0c3      	beq.n	a116 <spi_write_reg+0x3a>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    a18e:	4a15      	ldr	r2, [pc, #84]	; (a1e4 <spi_write_reg+0x108>)
    a190:	490c      	ldr	r1, [pc, #48]	; (a1c4 <spi_write_reg+0xe8>)
    a192:	480d      	ldr	r0, [pc, #52]	; (a1c8 <spi_write_reg+0xec>)
    a194:	4e0d      	ldr	r6, [pc, #52]	; (a1cc <spi_write_reg+0xf0>)
    a196:	47b0      	blx	r6
    a198:	0039      	movs	r1, r7
    a19a:	4813      	ldr	r0, [pc, #76]	; (a1e8 <spi_write_reg+0x10c>)
    a19c:	47b0      	blx	r6
    a19e:	200d      	movs	r0, #13
    a1a0:	4b0c      	ldr	r3, [pc, #48]	; (a1d4 <spi_write_reg+0xf8>)
    a1a2:	4798      	blx	r3
		goto _FAIL_;
    a1a4:	e7c9      	b.n	a13a <spi_write_reg+0x5e>
	}

	return result;
}
    a1a6:	0020      	movs	r0, r4
    a1a8:	b006      	add	sp, #24
    a1aa:	bc1c      	pop	{r2, r3, r4}
    a1ac:	4690      	mov	r8, r2
    a1ae:	4699      	mov	r9, r3
    a1b0:	46a2      	mov	sl, r4
    a1b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a1b4:	000159ac 	.word	0x000159ac
    a1b8:	00009d21 	.word	0x00009d21
    a1bc:	000159ad 	.word	0x000159ad
    a1c0:	00009ec1 	.word	0x00009ec1
    a1c4:	000159f4 	.word	0x000159f4
    a1c8:	000152ec 	.word	0x000152ec
    a1cc:	00013d61 	.word	0x00013d61
    a1d0:	0001602c 	.word	0x0001602c
    a1d4:	00013d95 	.word	0x00013d95
    a1d8:	00008129 	.word	0x00008129
    a1dc:	000003af 	.word	0x000003af
    a1e0:	00016064 	.word	0x00016064
    a1e4:	00000396 	.word	0x00000396
    a1e8:	00016000 	.word	0x00016000

0000a1ec <spi_read_reg>:

	return result;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    a1ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    a1ee:	46de      	mov	lr, fp
    a1f0:	4657      	mov	r7, sl
    a1f2:	464e      	mov	r6, r9
    a1f4:	4645      	mov	r5, r8
    a1f6:	b5e0      	push	{r5, r6, r7, lr}
    a1f8:	b087      	sub	sp, #28
    a1fa:	9002      	str	r0, [sp, #8]
    a1fc:	468b      	mov	fp, r1
    a1fe:	28ff      	cmp	r0, #255	; 0xff
    a200:	d80f      	bhi.n	a222 <spi_read_reg+0x36>
    a202:	4b41      	ldr	r3, [pc, #260]	; (a308 <spi_read_reg+0x11c>)
    a204:	781f      	ldrb	r7, [r3, #0]
    a206:	b2fb      	uxtb	r3, r7
    a208:	9303      	str	r3, [sp, #12]
    a20a:	2300      	movs	r3, #0
    a20c:	22ff      	movs	r2, #255	; 0xff
    a20e:	9902      	ldr	r1, [sp, #8]
    a210:	428a      	cmp	r2, r1
    a212:	415b      	adcs	r3, r3
    a214:	b2db      	uxtb	r3, r3
    a216:	469a      	mov	sl, r3
    a218:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_READ;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    a21a:	4b3c      	ldr	r3, [pc, #240]	; (a30c <spi_read_reg+0x120>)
    a21c:	4698      	mov	r8, r3
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    a21e:	46d1      	mov	r9, sl
    a220:	e031      	b.n	a286 <spi_read_reg+0x9a>
    a222:	4b3b      	ldr	r3, [pc, #236]	; (a310 <spi_read_reg+0x124>)
    a224:	781f      	ldrb	r7, [r3, #0]
    a226:	e7ee      	b.n	a206 <spi_read_reg+0x1a>
	result = spi_cmd_rsp(cmd);
    a228:	9803      	ldr	r0, [sp, #12]
    a22a:	4b3a      	ldr	r3, [pc, #232]	; (a314 <spi_read_reg+0x128>)
    a22c:	4798      	blx	r3
    a22e:	0004      	movs	r4, r0
	if (result != N_OK) {
    a230:	2801      	cmp	r0, #1
    a232:	d03f      	beq.n	a2b4 <spi_read_reg+0xc8>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    a234:	4a38      	ldr	r2, [pc, #224]	; (a318 <spi_read_reg+0x12c>)
    a236:	4939      	ldr	r1, [pc, #228]	; (a31c <spi_read_reg+0x130>)
    a238:	4839      	ldr	r0, [pc, #228]	; (a320 <spi_read_reg+0x134>)
    a23a:	4e3a      	ldr	r6, [pc, #232]	; (a324 <spi_read_reg+0x138>)
    a23c:	47b0      	blx	r6
    a23e:	9902      	ldr	r1, [sp, #8]
    a240:	4839      	ldr	r0, [pc, #228]	; (a328 <spi_read_reg+0x13c>)
    a242:	47b0      	blx	r6
    a244:	200d      	movs	r0, #13
    a246:	4b39      	ldr	r3, [pc, #228]	; (a32c <spi_read_reg+0x140>)
    a248:	4798      	blx	r3
		
_FAIL_:
	if(result != N_OK)
	{
		
		nm_bsp_sleep(1);
    a24a:	2001      	movs	r0, #1
    a24c:	4e38      	ldr	r6, [pc, #224]	; (a330 <spi_read_reg+0x144>)
    a24e:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    a250:	2300      	movs	r3, #0
    a252:	9300      	str	r3, [sp, #0]
    a254:	2200      	movs	r2, #0
    a256:	2100      	movs	r1, #0
    a258:	20cf      	movs	r0, #207	; 0xcf
    a25a:	4f2c      	ldr	r7, [pc, #176]	; (a30c <spi_read_reg+0x120>)
    a25c:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    a25e:	20cf      	movs	r0, #207	; 0xcf
    a260:	4b2c      	ldr	r3, [pc, #176]	; (a314 <spi_read_reg+0x128>)
    a262:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    a264:	4a33      	ldr	r2, [pc, #204]	; (a334 <spi_read_reg+0x148>)
    a266:	492d      	ldr	r1, [pc, #180]	; (a31c <spi_read_reg+0x130>)
    a268:	482d      	ldr	r0, [pc, #180]	; (a320 <spi_read_reg+0x134>)
    a26a:	4f2e      	ldr	r7, [pc, #184]	; (a324 <spi_read_reg+0x138>)
    a26c:	47b8      	blx	r7
    a26e:	9a02      	ldr	r2, [sp, #8]
    a270:	0029      	movs	r1, r5
    a272:	4831      	ldr	r0, [pc, #196]	; (a338 <spi_read_reg+0x14c>)
    a274:	47b8      	blx	r7
    a276:	200d      	movs	r0, #13
    a278:	4b2c      	ldr	r3, [pc, #176]	; (a32c <spi_read_reg+0x140>)
    a27a:	4798      	blx	r3
		nm_bsp_sleep(1);
    a27c:	2001      	movs	r0, #1
    a27e:	47b0      	blx	r6
    a280:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    a282:	2d00      	cmp	r5, #0
    a284:	d037      	beq.n	a2f6 <spi_read_reg+0x10a>
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    a286:	464b      	mov	r3, r9
    a288:	9300      	str	r3, [sp, #0]
    a28a:	2304      	movs	r3, #4
    a28c:	2200      	movs	r2, #0
    a28e:	9f02      	ldr	r7, [sp, #8]
    a290:	0039      	movs	r1, r7
    a292:	9803      	ldr	r0, [sp, #12]
    a294:	47c0      	blx	r8
    a296:	0004      	movs	r4, r0
	if (result != N_OK) {
    a298:	2801      	cmp	r0, #1
    a29a:	d0c5      	beq.n	a228 <spi_read_reg+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    a29c:	4a27      	ldr	r2, [pc, #156]	; (a33c <spi_read_reg+0x150>)
    a29e:	491f      	ldr	r1, [pc, #124]	; (a31c <spi_read_reg+0x130>)
    a2a0:	481f      	ldr	r0, [pc, #124]	; (a320 <spi_read_reg+0x134>)
    a2a2:	4e20      	ldr	r6, [pc, #128]	; (a324 <spi_read_reg+0x138>)
    a2a4:	47b0      	blx	r6
    a2a6:	0039      	movs	r1, r7
    a2a8:	4825      	ldr	r0, [pc, #148]	; (a340 <spi_read_reg+0x154>)
    a2aa:	47b0      	blx	r6
    a2ac:	200d      	movs	r0, #13
    a2ae:	4b1f      	ldr	r3, [pc, #124]	; (a32c <spi_read_reg+0x140>)
    a2b0:	4798      	blx	r3
		goto _FAIL_;
    a2b2:	e7ca      	b.n	a24a <spi_read_reg+0x5e>
	result = spi_data_read(&tmp[0], 4, clockless);
    a2b4:	464a      	mov	r2, r9
    a2b6:	2104      	movs	r1, #4
    a2b8:	a805      	add	r0, sp, #20
    a2ba:	4b22      	ldr	r3, [pc, #136]	; (a344 <spi_read_reg+0x158>)
    a2bc:	4798      	blx	r3
    a2be:	0004      	movs	r4, r0
	if (result != N_OK) {
    a2c0:	2801      	cmp	r0, #1
    a2c2:	d00b      	beq.n	a2dc <spi_read_reg+0xf0>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    a2c4:	4a20      	ldr	r2, [pc, #128]	; (a348 <spi_read_reg+0x15c>)
    a2c6:	4915      	ldr	r1, [pc, #84]	; (a31c <spi_read_reg+0x130>)
    a2c8:	4815      	ldr	r0, [pc, #84]	; (a320 <spi_read_reg+0x134>)
    a2ca:	4b16      	ldr	r3, [pc, #88]	; (a324 <spi_read_reg+0x138>)
    a2cc:	4798      	blx	r3
    a2ce:	481f      	ldr	r0, [pc, #124]	; (a34c <spi_read_reg+0x160>)
    a2d0:	4b1f      	ldr	r3, [pc, #124]	; (a350 <spi_read_reg+0x164>)
    a2d2:	4798      	blx	r3
    a2d4:	200d      	movs	r0, #13
    a2d6:	4b15      	ldr	r3, [pc, #84]	; (a32c <spi_read_reg+0x140>)
    a2d8:	4798      	blx	r3
		goto _FAIL_;
    a2da:	e7b6      	b.n	a24a <spi_read_reg+0x5e>
		((uint32)tmp[1] << 8) |
    a2dc:	aa05      	add	r2, sp, #20
    a2de:	7853      	ldrb	r3, [r2, #1]
    a2e0:	021b      	lsls	r3, r3, #8
		((uint32)tmp[2] << 16) |
    a2e2:	7891      	ldrb	r1, [r2, #2]
    a2e4:	0409      	lsls	r1, r1, #16
		((uint32)tmp[1] << 8) |
    a2e6:	430b      	orrs	r3, r1
	*u32data = tmp[0] |
    a2e8:	7811      	ldrb	r1, [r2, #0]
		((uint32)tmp[1] << 8) |
    a2ea:	430b      	orrs	r3, r1
		((uint32)tmp[3] << 24);
    a2ec:	78d2      	ldrb	r2, [r2, #3]
    a2ee:	0612      	lsls	r2, r2, #24
		((uint32)tmp[2] << 16) |
    a2f0:	4313      	orrs	r3, r2
	*u32data = tmp[0] |
    a2f2:	465a      	mov	r2, fp
    a2f4:	6013      	str	r3, [r2, #0]
	}
		
	return result;
}
    a2f6:	0020      	movs	r0, r4
    a2f8:	b007      	add	sp, #28
    a2fa:	bc3c      	pop	{r2, r3, r4, r5}
    a2fc:	4690      	mov	r8, r2
    a2fe:	4699      	mov	r9, r3
    a300:	46a2      	mov	sl, r4
    a302:	46ab      	mov	fp, r5
    a304:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a306:	46c0      	nop			; (mov r8, r8)
    a308:	000159ae 	.word	0x000159ae
    a30c:	00009d21 	.word	0x00009d21
    a310:	000159af 	.word	0x000159af
    a314:	00009ec1 	.word	0x00009ec1
    a318:	0000041d 	.word	0x0000041d
    a31c:	00015a14 	.word	0x00015a14
    a320:	000152ec 	.word	0x000152ec
    a324:	00013d61 	.word	0x00013d61
    a328:	00015f94 	.word	0x00015f94
    a32c:	00013d95 	.word	0x00013d95
    a330:	00008129 	.word	0x00008129
    a334:	0000043c 	.word	0x0000043c
    a338:	00015fe8 	.word	0x00015fe8
    a33c:	00000417 	.word	0x00000417
    a340:	00015f68 	.word	0x00015f68
    a344:	00009f95 	.word	0x00009f95
    a348:	00000424 	.word	0x00000424
    a34c:	00015fc8 	.word	0x00015fc8
    a350:	00013e7d 	.word	0x00013e7d

0000a354 <nm_spi_reset>:
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
}

sint8 nm_spi_reset(void)
{
    a354:	b510      	push	{r4, lr}
    a356:	b082      	sub	sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    a358:	2300      	movs	r3, #0
    a35a:	9300      	str	r3, [sp, #0]
    a35c:	2200      	movs	r2, #0
    a35e:	2100      	movs	r1, #0
    a360:	20cf      	movs	r0, #207	; 0xcf
    a362:	4c04      	ldr	r4, [pc, #16]	; (a374 <nm_spi_reset+0x20>)
    a364:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    a366:	20cf      	movs	r0, #207	; 0xcf
    a368:	4b03      	ldr	r3, [pc, #12]	; (a378 <nm_spi_reset+0x24>)
    a36a:	4798      	blx	r3
	return M2M_SUCCESS;
}
    a36c:	2000      	movs	r0, #0
    a36e:	b002      	add	sp, #8
    a370:	bd10      	pop	{r4, pc}
    a372:	46c0      	nop			; (mov r8, r8)
    a374:	00009d21 	.word	0x00009d21
    a378:	00009ec1 	.word	0x00009ec1

0000a37c <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
    a37c:	2200      	movs	r2, #0
    a37e:	4b02      	ldr	r3, [pc, #8]	; (a388 <nm_spi_deinit+0xc>)
    a380:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
}
    a382:	2000      	movs	r0, #0
    a384:	4770      	bx	lr
    a386:	46c0      	nop			; (mov r8, r8)
    a388:	20000220 	.word	0x20000220

0000a38c <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    a38c:	b500      	push	{lr}
    a38e:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    a390:	a901      	add	r1, sp, #4
    a392:	4b02      	ldr	r3, [pc, #8]	; (a39c <nm_spi_read_reg+0x10>)
    a394:	4798      	blx	r3

	return u32Val;
}
    a396:	9801      	ldr	r0, [sp, #4]
    a398:	b003      	add	sp, #12
    a39a:	bd00      	pop	{pc}
    a39c:	0000a1ed 	.word	0x0000a1ed

0000a3a0 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    a3a0:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    a3a2:	4b04      	ldr	r3, [pc, #16]	; (a3b4 <nm_spi_read_reg_with_ret+0x14>)
    a3a4:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    a3a6:	2300      	movs	r3, #0
    a3a8:	2801      	cmp	r0, #1
    a3aa:	d101      	bne.n	a3b0 <nm_spi_read_reg_with_ret+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    a3ac:	0018      	movs	r0, r3
    a3ae:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    a3b0:	3b06      	subs	r3, #6
    a3b2:	e7fb      	b.n	a3ac <nm_spi_read_reg_with_ret+0xc>
    a3b4:	0000a1ed 	.word	0x0000a1ed

0000a3b8 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    a3b8:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    a3ba:	4b04      	ldr	r3, [pc, #16]	; (a3cc <nm_spi_write_reg+0x14>)
    a3bc:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    a3be:	2300      	movs	r3, #0
    a3c0:	2801      	cmp	r0, #1
    a3c2:	d101      	bne.n	a3c8 <nm_spi_write_reg+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    a3c4:	0018      	movs	r0, r3
    a3c6:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    a3c8:	3b06      	subs	r3, #6
    a3ca:	e7fb      	b.n	a3c4 <nm_spi_write_reg+0xc>
    a3cc:	0000a0dd 	.word	0x0000a0dd

0000a3d0 <nm_spi_init>:
{
    a3d0:	b510      	push	{r4, lr}
    a3d2:	b082      	sub	sp, #8
	uint32 reg = 0;
    a3d4:	2300      	movs	r3, #0
    a3d6:	9300      	str	r3, [sp, #0]
	gu8Crc_off = 0;
    a3d8:	4a35      	ldr	r2, [pc, #212]	; (a4b0 <nm_spi_init+0xe0>)
    a3da:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    a3dc:	4669      	mov	r1, sp
    a3de:	4835      	ldr	r0, [pc, #212]	; (a4b4 <nm_spi_init+0xe4>)
    a3e0:	4b35      	ldr	r3, [pc, #212]	; (a4b8 <nm_spi_init+0xe8>)
    a3e2:	4798      	blx	r3
    a3e4:	2800      	cmp	r0, #0
    a3e6:	d028      	beq.n	a43a <nm_spi_init+0x6a>
	if(gu8Crc_off == 0)
    a3e8:	4b31      	ldr	r3, [pc, #196]	; (a4b0 <nm_spi_init+0xe0>)
    a3ea:	781b      	ldrb	r3, [r3, #0]
    a3ec:	2b00      	cmp	r3, #0
    a3ee:	d10d      	bne.n	a40c <nm_spi_init+0x3c>
		reg &= ~0x70;
    a3f0:	337c      	adds	r3, #124	; 0x7c
    a3f2:	9900      	ldr	r1, [sp, #0]
    a3f4:	4399      	bics	r1, r3
		reg |= (0x5 << 4);
    a3f6:	3b2c      	subs	r3, #44	; 0x2c
    a3f8:	4319      	orrs	r1, r3
    a3fa:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    a3fc:	482d      	ldr	r0, [pc, #180]	; (a4b4 <nm_spi_init+0xe4>)
    a3fe:	4b2f      	ldr	r3, [pc, #188]	; (a4bc <nm_spi_init+0xec>)
    a400:	4798      	blx	r3
    a402:	1e04      	subs	r4, r0, #0
    a404:	d039      	beq.n	a47a <nm_spi_init+0xaa>
		gu8Crc_off = 1;
    a406:	2201      	movs	r2, #1
    a408:	4b29      	ldr	r3, [pc, #164]	; (a4b0 <nm_spi_init+0xe0>)
    a40a:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
    a40c:	a901      	add	r1, sp, #4
    a40e:	2080      	movs	r0, #128	; 0x80
    a410:	0140      	lsls	r0, r0, #5
    a412:	4b29      	ldr	r3, [pc, #164]	; (a4b8 <nm_spi_init+0xe8>)
    a414:	4798      	blx	r3
    a416:	2800      	cmp	r0, #0
    a418:	d03b      	beq.n	a492 <nm_spi_init+0xc2>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    a41a:	4c26      	ldr	r4, [pc, #152]	; (a4b4 <nm_spi_init+0xe4>)
    a41c:	0020      	movs	r0, r4
    a41e:	4b28      	ldr	r3, [pc, #160]	; (a4c0 <nm_spi_init+0xf0>)
    a420:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
    a422:	2370      	movs	r3, #112	; 0x70
    a424:	0001      	movs	r1, r0
    a426:	4399      	bics	r1, r3
	case 8192: val32 |= (5 << 4); break;
    a428:	2050      	movs	r0, #80	; 0x50
    a42a:	4301      	orrs	r1, r0
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    a42c:	0020      	movs	r0, r4
    a42e:	4b25      	ldr	r3, [pc, #148]	; (a4c4 <nm_spi_init+0xf4>)
    a430:	4798      	blx	r3
	return M2M_SUCCESS;
    a432:	2400      	movs	r4, #0
}
    a434:	0020      	movs	r0, r4
    a436:	b002      	add	sp, #8
    a438:	bd10      	pop	{r4, pc}
		gu8Crc_off = 1;
    a43a:	2201      	movs	r2, #1
    a43c:	4b1c      	ldr	r3, [pc, #112]	; (a4b0 <nm_spi_init+0xe0>)
    a43e:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    a440:	4a21      	ldr	r2, [pc, #132]	; (a4c8 <nm_spi_init+0xf8>)
    a442:	4922      	ldr	r1, [pc, #136]	; (a4cc <nm_spi_init+0xfc>)
    a444:	4822      	ldr	r0, [pc, #136]	; (a4d0 <nm_spi_init+0x100>)
    a446:	4b23      	ldr	r3, [pc, #140]	; (a4d4 <nm_spi_init+0x104>)
    a448:	4798      	blx	r3
    a44a:	4823      	ldr	r0, [pc, #140]	; (a4d8 <nm_spi_init+0x108>)
    a44c:	4b23      	ldr	r3, [pc, #140]	; (a4dc <nm_spi_init+0x10c>)
    a44e:	4798      	blx	r3
    a450:	200d      	movs	r0, #13
    a452:	4b23      	ldr	r3, [pc, #140]	; (a4e0 <nm_spi_init+0x110>)
    a454:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    a456:	4669      	mov	r1, sp
    a458:	4816      	ldr	r0, [pc, #88]	; (a4b4 <nm_spi_init+0xe4>)
    a45a:	4b17      	ldr	r3, [pc, #92]	; (a4b8 <nm_spi_init+0xe8>)
    a45c:	4798      	blx	r3
    a45e:	1e04      	subs	r4, r0, #0
    a460:	d1c2      	bne.n	a3e8 <nm_spi_init+0x18>
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    a462:	4a20      	ldr	r2, [pc, #128]	; (a4e4 <nm_spi_init+0x114>)
    a464:	4919      	ldr	r1, [pc, #100]	; (a4cc <nm_spi_init+0xfc>)
    a466:	481a      	ldr	r0, [pc, #104]	; (a4d0 <nm_spi_init+0x100>)
    a468:	4b1a      	ldr	r3, [pc, #104]	; (a4d4 <nm_spi_init+0x104>)
    a46a:	4798      	blx	r3
    a46c:	481e      	ldr	r0, [pc, #120]	; (a4e8 <nm_spi_init+0x118>)
    a46e:	4b1b      	ldr	r3, [pc, #108]	; (a4dc <nm_spi_init+0x10c>)
    a470:	4798      	blx	r3
    a472:	200d      	movs	r0, #13
    a474:	4b1a      	ldr	r3, [pc, #104]	; (a4e0 <nm_spi_init+0x110>)
    a476:	4798      	blx	r3
			return 0;
    a478:	e7dc      	b.n	a434 <nm_spi_init+0x64>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    a47a:	4a1c      	ldr	r2, [pc, #112]	; (a4ec <nm_spi_init+0x11c>)
    a47c:	4913      	ldr	r1, [pc, #76]	; (a4cc <nm_spi_init+0xfc>)
    a47e:	4814      	ldr	r0, [pc, #80]	; (a4d0 <nm_spi_init+0x100>)
    a480:	4b14      	ldr	r3, [pc, #80]	; (a4d4 <nm_spi_init+0x104>)
    a482:	4798      	blx	r3
    a484:	481a      	ldr	r0, [pc, #104]	; (a4f0 <nm_spi_init+0x120>)
    a486:	4b15      	ldr	r3, [pc, #84]	; (a4dc <nm_spi_init+0x10c>)
    a488:	4798      	blx	r3
    a48a:	200d      	movs	r0, #13
    a48c:	4b14      	ldr	r3, [pc, #80]	; (a4e0 <nm_spi_init+0x110>)
    a48e:	4798      	blx	r3
			return 0;
    a490:	e7d0      	b.n	a434 <nm_spi_init+0x64>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    a492:	4a18      	ldr	r2, [pc, #96]	; (a4f4 <nm_spi_init+0x124>)
    a494:	490d      	ldr	r1, [pc, #52]	; (a4cc <nm_spi_init+0xfc>)
    a496:	480e      	ldr	r0, [pc, #56]	; (a4d0 <nm_spi_init+0x100>)
    a498:	4b0e      	ldr	r3, [pc, #56]	; (a4d4 <nm_spi_init+0x104>)
    a49a:	4798      	blx	r3
    a49c:	4816      	ldr	r0, [pc, #88]	; (a4f8 <nm_spi_init+0x128>)
    a49e:	4b0f      	ldr	r3, [pc, #60]	; (a4dc <nm_spi_init+0x10c>)
    a4a0:	4798      	blx	r3
    a4a2:	200d      	movs	r0, #13
    a4a4:	4b0e      	ldr	r3, [pc, #56]	; (a4e0 <nm_spi_init+0x110>)
    a4a6:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    a4a8:	2406      	movs	r4, #6
    a4aa:	4264      	negs	r4, r4
    a4ac:	e7c2      	b.n	a434 <nm_spi_init+0x64>
    a4ae:	46c0      	nop			; (mov r8, r8)
    a4b0:	20000220 	.word	0x20000220
    a4b4:	0000e824 	.word	0x0000e824
    a4b8:	0000a1ed 	.word	0x0000a1ed
    a4bc:	0000a0dd 	.word	0x0000a0dd
    a4c0:	0000a38d 	.word	0x0000a38d
    a4c4:	0000a3b9 	.word	0x0000a3b9
    a4c8:	000004c7 	.word	0x000004c7
    a4cc:	00015a30 	.word	0x00015a30
    a4d0:	000152ec 	.word	0x000152ec
    a4d4:	00013d61 	.word	0x00013d61
    a4d8:	00015b3c 	.word	0x00015b3c
    a4dc:	00013e7d 	.word	0x00013e7d
    a4e0:	00013d95 	.word	0x00013d95
    a4e4:	000004ca 	.word	0x000004ca
    a4e8:	00015b8c 	.word	0x00015b8c
    a4ec:	000004d4 	.word	0x000004d4
    a4f0:	00015bb8 	.word	0x00015bb8
    a4f4:	000004de 	.word	0x000004de
    a4f8:	00015bec 	.word	0x00015bec

0000a4fc <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    a4fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    a4fe:	46de      	mov	lr, fp
    a500:	4657      	mov	r7, sl
    a502:	464e      	mov	r6, r9
    a504:	4645      	mov	r5, r8
    a506:	b5e0      	push	{r5, r6, r7, lr}
    a508:	b087      	sub	sp, #28
    a50a:	9002      	str	r0, [sp, #8]
    a50c:	9103      	str	r1, [sp, #12]
    a50e:	0016      	movs	r6, r2
    a510:	250a      	movs	r5, #10
	uint8 single_byte_workaround = 0;
    a512:	2300      	movs	r3, #0
    a514:	469b      	mov	fp, r3
	result = spi_cmd(cmd, addr, 0, size,0);
    a516:	2400      	movs	r4, #0
    a518:	4b3e      	ldr	r3, [pc, #248]	; (a614 <nm_spi_read_block+0x118>)
    a51a:	4698      	mov	r8, r3
	result = spi_cmd_rsp(cmd);
    a51c:	46a9      	mov	r9, r5
    a51e:	e037      	b.n	a590 <nm_spi_read_block+0x94>
		single_byte_workaround = 1;
    a520:	2301      	movs	r3, #1
    a522:	469b      	mov	fp, r3
		size = 2;
    a524:	3601      	adds	r6, #1
    a526:	e035      	b.n	a594 <nm_spi_read_block+0x98>
	result = spi_cmd_rsp(cmd);
    a528:	20c8      	movs	r0, #200	; 0xc8
    a52a:	4b3b      	ldr	r3, [pc, #236]	; (a618 <nm_spi_read_block+0x11c>)
    a52c:	4798      	blx	r3
	if (result != N_OK) {
    a52e:	2801      	cmp	r0, #1
    a530:	d045      	beq.n	a5be <nm_spi_read_block+0xc2>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    a532:	4a3a      	ldr	r2, [pc, #232]	; (a61c <nm_spi_read_block+0x120>)
    a534:	493a      	ldr	r1, [pc, #232]	; (a620 <nm_spi_read_block+0x124>)
    a536:	483b      	ldr	r0, [pc, #236]	; (a624 <nm_spi_read_block+0x128>)
    a538:	4f3b      	ldr	r7, [pc, #236]	; (a628 <nm_spi_read_block+0x12c>)
    a53a:	47b8      	blx	r7
    a53c:	9902      	ldr	r1, [sp, #8]
    a53e:	483b      	ldr	r0, [pc, #236]	; (a62c <nm_spi_read_block+0x130>)
    a540:	47b8      	blx	r7
    a542:	200d      	movs	r0, #13
    a544:	4b3a      	ldr	r3, [pc, #232]	; (a630 <nm_spi_read_block+0x134>)
    a546:	4798      	blx	r3
		nm_bsp_sleep(1);
    a548:	2001      	movs	r0, #1
    a54a:	4f3a      	ldr	r7, [pc, #232]	; (a634 <nm_spi_read_block+0x138>)
    a54c:	47b8      	blx	r7
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    a54e:	9400      	str	r4, [sp, #0]
    a550:	0023      	movs	r3, r4
    a552:	0022      	movs	r2, r4
    a554:	0021      	movs	r1, r4
    a556:	20cf      	movs	r0, #207	; 0xcf
    a558:	4d2e      	ldr	r5, [pc, #184]	; (a614 <nm_spi_read_block+0x118>)
    a55a:	47a8      	blx	r5
		spi_cmd_rsp(CMD_RESET);
    a55c:	20cf      	movs	r0, #207	; 0xcf
    a55e:	4b2e      	ldr	r3, [pc, #184]	; (a618 <nm_spi_read_block+0x11c>)
    a560:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    a562:	4a35      	ldr	r2, [pc, #212]	; (a638 <nm_spi_read_block+0x13c>)
    a564:	492e      	ldr	r1, [pc, #184]	; (a620 <nm_spi_read_block+0x124>)
    a566:	482f      	ldr	r0, [pc, #188]	; (a624 <nm_spi_read_block+0x128>)
    a568:	4b2f      	ldr	r3, [pc, #188]	; (a628 <nm_spi_read_block+0x12c>)
    a56a:	469a      	mov	sl, r3
    a56c:	4798      	blx	r3
    a56e:	0033      	movs	r3, r6
    a570:	9a02      	ldr	r2, [sp, #8]
    a572:	4649      	mov	r1, r9
    a574:	4831      	ldr	r0, [pc, #196]	; (a63c <nm_spi_read_block+0x140>)
    a576:	47d0      	blx	sl
    a578:	200d      	movs	r0, #13
    a57a:	4b2d      	ldr	r3, [pc, #180]	; (a630 <nm_spi_read_block+0x134>)
    a57c:	4798      	blx	r3
		nm_bsp_sleep(1);
    a57e:	2001      	movs	r0, #1
    a580:	47b8      	blx	r7
    a582:	2301      	movs	r3, #1
    a584:	425b      	negs	r3, r3
    a586:	469c      	mov	ip, r3
    a588:	44e1      	add	r9, ip
		if(retry) goto _RETRY_;
    a58a:	464b      	mov	r3, r9
    a58c:	2b00      	cmp	r3, #0
    a58e:	d038      	beq.n	a602 <nm_spi_read_block+0x106>
	if (size == 1)
    a590:	2e01      	cmp	r6, #1
    a592:	d0c5      	beq.n	a520 <nm_spi_read_block+0x24>
	result = spi_cmd(cmd, addr, 0, size,0);
    a594:	9400      	str	r4, [sp, #0]
    a596:	0033      	movs	r3, r6
    a598:	0022      	movs	r2, r4
    a59a:	9d02      	ldr	r5, [sp, #8]
    a59c:	0029      	movs	r1, r5
    a59e:	20c8      	movs	r0, #200	; 0xc8
    a5a0:	47c0      	blx	r8
	if (result != N_OK) {
    a5a2:	2801      	cmp	r0, #1
    a5a4:	d0c0      	beq.n	a528 <nm_spi_read_block+0x2c>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    a5a6:	4a26      	ldr	r2, [pc, #152]	; (a640 <nm_spi_read_block+0x144>)
    a5a8:	491d      	ldr	r1, [pc, #116]	; (a620 <nm_spi_read_block+0x124>)
    a5aa:	481e      	ldr	r0, [pc, #120]	; (a624 <nm_spi_read_block+0x128>)
    a5ac:	4f1e      	ldr	r7, [pc, #120]	; (a628 <nm_spi_read_block+0x12c>)
    a5ae:	47b8      	blx	r7
    a5b0:	0029      	movs	r1, r5
    a5b2:	4824      	ldr	r0, [pc, #144]	; (a644 <nm_spi_read_block+0x148>)
    a5b4:	47b8      	blx	r7
    a5b6:	200d      	movs	r0, #13
    a5b8:	4b1d      	ldr	r3, [pc, #116]	; (a630 <nm_spi_read_block+0x134>)
    a5ba:	4798      	blx	r3
    a5bc:	e7c4      	b.n	a548 <nm_spi_read_block+0x4c>
	if (single_byte_workaround)
    a5be:	465b      	mov	r3, fp
    a5c0:	2b00      	cmp	r3, #0
    a5c2:	d016      	beq.n	a5f2 <nm_spi_read_block+0xf6>
		result = spi_data_read(tmp, size,0);
    a5c4:	af05      	add	r7, sp, #20
    a5c6:	0022      	movs	r2, r4
    a5c8:	0031      	movs	r1, r6
    a5ca:	0038      	movs	r0, r7
    a5cc:	4b1e      	ldr	r3, [pc, #120]	; (a648 <nm_spi_read_block+0x14c>)
    a5ce:	4798      	blx	r3
		buf[0] = tmp[0];
    a5d0:	783b      	ldrb	r3, [r7, #0]
    a5d2:	9a03      	ldr	r2, [sp, #12]
    a5d4:	7013      	strb	r3, [r2, #0]
	if (result != N_OK) {
    a5d6:	2801      	cmp	r0, #1
    a5d8:	d011      	beq.n	a5fe <nm_spi_read_block+0x102>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    a5da:	4a1c      	ldr	r2, [pc, #112]	; (a64c <nm_spi_read_block+0x150>)
    a5dc:	4910      	ldr	r1, [pc, #64]	; (a620 <nm_spi_read_block+0x124>)
    a5de:	4811      	ldr	r0, [pc, #68]	; (a624 <nm_spi_read_block+0x128>)
    a5e0:	4b11      	ldr	r3, [pc, #68]	; (a628 <nm_spi_read_block+0x12c>)
    a5e2:	4798      	blx	r3
    a5e4:	481a      	ldr	r0, [pc, #104]	; (a650 <nm_spi_read_block+0x154>)
    a5e6:	4b1b      	ldr	r3, [pc, #108]	; (a654 <nm_spi_read_block+0x158>)
    a5e8:	4798      	blx	r3
    a5ea:	200d      	movs	r0, #13
    a5ec:	4b10      	ldr	r3, [pc, #64]	; (a630 <nm_spi_read_block+0x134>)
    a5ee:	4798      	blx	r3
    a5f0:	e7aa      	b.n	a548 <nm_spi_read_block+0x4c>
		result = spi_data_read(buf, size,0);
    a5f2:	0022      	movs	r2, r4
    a5f4:	0031      	movs	r1, r6
    a5f6:	9803      	ldr	r0, [sp, #12]
    a5f8:	4b13      	ldr	r3, [pc, #76]	; (a648 <nm_spi_read_block+0x14c>)
    a5fa:	4798      	blx	r3
    a5fc:	e7eb      	b.n	a5d6 <nm_spi_read_block+0xda>
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    a5fe:	2000      	movs	r0, #0
    a600:	e001      	b.n	a606 <nm_spi_read_block+0x10a>
	else s8Ret = M2M_ERR_BUS_FAIL;
    a602:	2006      	movs	r0, #6
    a604:	4240      	negs	r0, r0

	return s8Ret;
}
    a606:	b007      	add	sp, #28
    a608:	bc3c      	pop	{r2, r3, r4, r5}
    a60a:	4690      	mov	r8, r2
    a60c:	4699      	mov	r9, r3
    a60e:	46a2      	mov	sl, r4
    a610:	46ab      	mov	fp, r5
    a612:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a614:	00009d21 	.word	0x00009d21
    a618:	00009ec1 	.word	0x00009ec1
    a61c:	00000463 	.word	0x00000463
    a620:	00015a24 	.word	0x00015a24
    a624:	000152ec 	.word	0x000152ec
    a628:	00013d61 	.word	0x00013d61
    a62c:	00015c40 	.word	0x00015c40
    a630:	00013d95 	.word	0x00013d95
    a634:	00008129 	.word	0x00008129
    a638:	00000484 	.word	0x00000484
    a63c:	00015ca0 	.word	0x00015ca0
    a640:	0000045d 	.word	0x0000045d
    a644:	00015c10 	.word	0x00015c10
    a648:	00009f95 	.word	0x00009f95
    a64c:	00000473 	.word	0x00000473
    a650:	00015c78 	.word	0x00015c78
    a654:	00013e7d 	.word	0x00013e7d

0000a658 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    a658:	b5f0      	push	{r4, r5, r6, r7, lr}
    a65a:	46de      	mov	lr, fp
    a65c:	4647      	mov	r7, r8
    a65e:	b580      	push	{r7, lr}
    a660:	b089      	sub	sp, #36	; 0x24
    a662:	9004      	str	r0, [sp, #16]
    a664:	468b      	mov	fp, r1
    a666:	9203      	str	r2, [sp, #12]
    a668:	260a      	movs	r6, #10
    a66a:	2780      	movs	r7, #128	; 0x80
    a66c:	01bf      	lsls	r7, r7, #6
    a66e:	466b      	mov	r3, sp
    a670:	82df      	strh	r7, [r3, #22]
    a672:	0035      	movs	r5, r6
    a674:	e02d      	b.n	a6d2 <nm_spi_write_block+0x7a>
		size = 2;
    a676:	3301      	adds	r3, #1
    a678:	9303      	str	r3, [sp, #12]
    a67a:	e02d      	b.n	a6d8 <nm_spi_write_block+0x80>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    a67c:	4a83      	ldr	r2, [pc, #524]	; (a88c <nm_spi_write_block+0x234>)
    a67e:	4984      	ldr	r1, [pc, #528]	; (a890 <nm_spi_write_block+0x238>)
    a680:	4884      	ldr	r0, [pc, #528]	; (a894 <nm_spi_write_block+0x23c>)
    a682:	4c85      	ldr	r4, [pc, #532]	; (a898 <nm_spi_write_block+0x240>)
    a684:	47a0      	blx	r4
    a686:	0031      	movs	r1, r6
    a688:	4884      	ldr	r0, [pc, #528]	; (a89c <nm_spi_write_block+0x244>)
    a68a:	47a0      	blx	r4
    a68c:	200d      	movs	r0, #13
    a68e:	4b84      	ldr	r3, [pc, #528]	; (a8a0 <nm_spi_write_block+0x248>)
    a690:	4798      	blx	r3
		nm_bsp_sleep(1);
    a692:	2001      	movs	r0, #1
    a694:	4c83      	ldr	r4, [pc, #524]	; (a8a4 <nm_spi_write_block+0x24c>)
    a696:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    a698:	2300      	movs	r3, #0
    a69a:	9300      	str	r3, [sp, #0]
    a69c:	2200      	movs	r2, #0
    a69e:	2100      	movs	r1, #0
    a6a0:	20cf      	movs	r0, #207	; 0xcf
    a6a2:	4e81      	ldr	r6, [pc, #516]	; (a8a8 <nm_spi_write_block+0x250>)
    a6a4:	47b0      	blx	r6
		spi_cmd_rsp(CMD_RESET);
    a6a6:	20cf      	movs	r0, #207	; 0xcf
    a6a8:	4b80      	ldr	r3, [pc, #512]	; (a8ac <nm_spi_write_block+0x254>)
    a6aa:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    a6ac:	4a80      	ldr	r2, [pc, #512]	; (a8b0 <nm_spi_write_block+0x258>)
    a6ae:	4978      	ldr	r1, [pc, #480]	; (a890 <nm_spi_write_block+0x238>)
    a6b0:	4878      	ldr	r0, [pc, #480]	; (a894 <nm_spi_write_block+0x23c>)
    a6b2:	4e79      	ldr	r6, [pc, #484]	; (a898 <nm_spi_write_block+0x240>)
    a6b4:	47b0      	blx	r6
    a6b6:	9b03      	ldr	r3, [sp, #12]
    a6b8:	9a04      	ldr	r2, [sp, #16]
    a6ba:	0029      	movs	r1, r5
    a6bc:	487d      	ldr	r0, [pc, #500]	; (a8b4 <nm_spi_write_block+0x25c>)
    a6be:	47b0      	blx	r6
    a6c0:	200d      	movs	r0, #13
    a6c2:	4b77      	ldr	r3, [pc, #476]	; (a8a0 <nm_spi_write_block+0x248>)
    a6c4:	4798      	blx	r3
		nm_bsp_sleep(1);
    a6c6:	2001      	movs	r0, #1
    a6c8:	47a0      	blx	r4
    a6ca:	3d01      	subs	r5, #1
		if(retry) goto _RETRY_;
    a6cc:	2d00      	cmp	r5, #0
    a6ce:	d100      	bne.n	a6d2 <nm_spi_write_block+0x7a>
    a6d0:	e0d5      	b.n	a87e <nm_spi_write_block+0x226>
	if (size == 1)
    a6d2:	9b03      	ldr	r3, [sp, #12]
    a6d4:	2b01      	cmp	r3, #1
    a6d6:	d0ce      	beq.n	a676 <nm_spi_write_block+0x1e>
	result = spi_cmd(cmd, addr, 0, size,0);
    a6d8:	2300      	movs	r3, #0
    a6da:	9300      	str	r3, [sp, #0]
    a6dc:	9b03      	ldr	r3, [sp, #12]
    a6de:	2200      	movs	r2, #0
    a6e0:	9e04      	ldr	r6, [sp, #16]
    a6e2:	0031      	movs	r1, r6
    a6e4:	20c7      	movs	r0, #199	; 0xc7
    a6e6:	4c70      	ldr	r4, [pc, #448]	; (a8a8 <nm_spi_write_block+0x250>)
    a6e8:	47a0      	blx	r4
	if (result != N_OK) {
    a6ea:	2801      	cmp	r0, #1
    a6ec:	d1c6      	bne.n	a67c <nm_spi_write_block+0x24>
	result = spi_cmd_rsp(cmd);
    a6ee:	20c7      	movs	r0, #199	; 0xc7
    a6f0:	4b6e      	ldr	r3, [pc, #440]	; (a8ac <nm_spi_write_block+0x254>)
    a6f2:	4798      	blx	r3
	if (result != N_OK) {
    a6f4:	2801      	cmp	r0, #1
    a6f6:	d00c      	beq.n	a712 <nm_spi_write_block+0xba>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    a6f8:	22f4      	movs	r2, #244	; 0xf4
    a6fa:	0092      	lsls	r2, r2, #2
    a6fc:	4964      	ldr	r1, [pc, #400]	; (a890 <nm_spi_write_block+0x238>)
    a6fe:	4865      	ldr	r0, [pc, #404]	; (a894 <nm_spi_write_block+0x23c>)
    a700:	4c65      	ldr	r4, [pc, #404]	; (a898 <nm_spi_write_block+0x240>)
    a702:	47a0      	blx	r4
    a704:	9904      	ldr	r1, [sp, #16]
    a706:	486c      	ldr	r0, [pc, #432]	; (a8b8 <nm_spi_write_block+0x260>)
    a708:	47a0      	blx	r4
    a70a:	200d      	movs	r0, #13
    a70c:	4b64      	ldr	r3, [pc, #400]	; (a8a0 <nm_spi_write_block+0x248>)
    a70e:	4798      	blx	r3
    a710:	e7bf      	b.n	a692 <nm_spi_write_block+0x3a>
	uint8 cmd, order, crc[2] = {0};
    a712:	2200      	movs	r2, #0
    a714:	ab07      	add	r3, sp, #28
    a716:	801a      	strh	r2, [r3, #0]
    a718:	9c03      	ldr	r4, [sp, #12]
	ix = 0;
    a71a:	2600      	movs	r6, #0
				order = 0x1;
    a71c:	46a8      	mov	r8, r5
    a71e:	0035      	movs	r5, r6
    a720:	0026      	movs	r6, r4
    a722:	e021      	b.n	a768 <nm_spi_write_block+0x110>
				order = 0x2;
    a724:	2300      	movs	r3, #0
    a726:	42b7      	cmp	r7, r6
    a728:	415b      	adcs	r3, r3
    a72a:	3302      	adds	r3, #2
		cmd |= order;
    a72c:	200b      	movs	r0, #11
    a72e:	aa04      	add	r2, sp, #16
    a730:	4694      	mov	ip, r2
    a732:	4460      	add	r0, ip
    a734:	2210      	movs	r2, #16
    a736:	4252      	negs	r2, r2
    a738:	4313      	orrs	r3, r2
    a73a:	7003      	strb	r3, [r0, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    a73c:	2101      	movs	r1, #1
    a73e:	4b5f      	ldr	r3, [pc, #380]	; (a8bc <nm_spi_write_block+0x264>)
    a740:	4798      	blx	r3
    a742:	2800      	cmp	r0, #0
    a744:	d11d      	bne.n	a782 <nm_spi_write_block+0x12a>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    a746:	465b      	mov	r3, fp
    a748:	1958      	adds	r0, r3, r5
    a74a:	0021      	movs	r1, r4
    a74c:	4b5b      	ldr	r3, [pc, #364]	; (a8bc <nm_spi_write_block+0x264>)
    a74e:	4798      	blx	r3
    a750:	2800      	cmp	r0, #0
    a752:	d130      	bne.n	a7b6 <nm_spi_write_block+0x15e>
		if (!gu8Crc_off) {
    a754:	4b5a      	ldr	r3, [pc, #360]	; (a8c0 <nm_spi_write_block+0x268>)
    a756:	781b      	ldrb	r3, [r3, #0]
    a758:	2b00      	cmp	r3, #0
    a75a:	d039      	beq.n	a7d0 <nm_spi_write_block+0x178>
		ix += nbytes;
    a75c:	1965      	adds	r5, r4, r5
    a75e:	b22d      	sxth	r5, r5
		sz -= nbytes;
    a760:	1b36      	subs	r6, r6, r4
    a762:	b2b6      	uxth	r6, r6
	} while (sz);
    a764:	2e00      	cmp	r6, #0
    a766:	d053      	beq.n	a810 <nm_spi_write_block+0x1b8>
    a768:	1c34      	adds	r4, r6, #0
    a76a:	42be      	cmp	r6, r7
    a76c:	d901      	bls.n	a772 <nm_spi_write_block+0x11a>
    a76e:	466b      	mov	r3, sp
    a770:	8adc      	ldrh	r4, [r3, #22]
    a772:	b2a4      	uxth	r4, r4
		if (ix == 0)  {
    a774:	2d00      	cmp	r5, #0
    a776:	d1d5      	bne.n	a724 <nm_spi_write_block+0xcc>
				order = 0x3;
    a778:	2303      	movs	r3, #3
			if (sz <= DATA_PKT_SZ)
    a77a:	42be      	cmp	r6, r7
    a77c:	d9d6      	bls.n	a72c <nm_spi_write_block+0xd4>
				order = 0x1;
    a77e:	3b02      	subs	r3, #2
    a780:	e7d4      	b.n	a72c <nm_spi_write_block+0xd4>
    a782:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    a784:	22d4      	movs	r2, #212	; 0xd4
    a786:	0092      	lsls	r2, r2, #2
    a788:	494e      	ldr	r1, [pc, #312]	; (a8c4 <nm_spi_write_block+0x26c>)
    a78a:	4842      	ldr	r0, [pc, #264]	; (a894 <nm_spi_write_block+0x23c>)
    a78c:	4b42      	ldr	r3, [pc, #264]	; (a898 <nm_spi_write_block+0x240>)
    a78e:	4798      	blx	r3
    a790:	484d      	ldr	r0, [pc, #308]	; (a8c8 <nm_spi_write_block+0x270>)
    a792:	4b4e      	ldr	r3, [pc, #312]	; (a8cc <nm_spi_write_block+0x274>)
    a794:	4798      	blx	r3
    a796:	200d      	movs	r0, #13
    a798:	4b41      	ldr	r3, [pc, #260]	; (a8a0 <nm_spi_write_block+0x248>)
    a79a:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    a79c:	22f8      	movs	r2, #248	; 0xf8
    a79e:	0092      	lsls	r2, r2, #2
    a7a0:	493b      	ldr	r1, [pc, #236]	; (a890 <nm_spi_write_block+0x238>)
    a7a2:	483c      	ldr	r0, [pc, #240]	; (a894 <nm_spi_write_block+0x23c>)
    a7a4:	4b3c      	ldr	r3, [pc, #240]	; (a898 <nm_spi_write_block+0x240>)
    a7a6:	4798      	blx	r3
    a7a8:	4849      	ldr	r0, [pc, #292]	; (a8d0 <nm_spi_write_block+0x278>)
    a7aa:	4b48      	ldr	r3, [pc, #288]	; (a8cc <nm_spi_write_block+0x274>)
    a7ac:	4798      	blx	r3
    a7ae:	200d      	movs	r0, #13
    a7b0:	4b3b      	ldr	r3, [pc, #236]	; (a8a0 <nm_spi_write_block+0x248>)
    a7b2:	4798      	blx	r3
    a7b4:	e76d      	b.n	a692 <nm_spi_write_block+0x3a>
    a7b6:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    a7b8:	4a46      	ldr	r2, [pc, #280]	; (a8d4 <nm_spi_write_block+0x27c>)
    a7ba:	4942      	ldr	r1, [pc, #264]	; (a8c4 <nm_spi_write_block+0x26c>)
    a7bc:	4835      	ldr	r0, [pc, #212]	; (a894 <nm_spi_write_block+0x23c>)
    a7be:	4b36      	ldr	r3, [pc, #216]	; (a898 <nm_spi_write_block+0x240>)
    a7c0:	4798      	blx	r3
    a7c2:	4845      	ldr	r0, [pc, #276]	; (a8d8 <nm_spi_write_block+0x280>)
    a7c4:	4b41      	ldr	r3, [pc, #260]	; (a8cc <nm_spi_write_block+0x274>)
    a7c6:	4798      	blx	r3
    a7c8:	200d      	movs	r0, #13
    a7ca:	4b35      	ldr	r3, [pc, #212]	; (a8a0 <nm_spi_write_block+0x248>)
    a7cc:	4798      	blx	r3
    a7ce:	e7e5      	b.n	a79c <nm_spi_write_block+0x144>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    a7d0:	2102      	movs	r1, #2
    a7d2:	a807      	add	r0, sp, #28
    a7d4:	4b39      	ldr	r3, [pc, #228]	; (a8bc <nm_spi_write_block+0x264>)
    a7d6:	4798      	blx	r3
    a7d8:	2800      	cmp	r0, #0
    a7da:	d0bf      	beq.n	a75c <nm_spi_write_block+0x104>
    a7dc:	4645      	mov	r5, r8
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    a7de:	4a3f      	ldr	r2, [pc, #252]	; (a8dc <nm_spi_write_block+0x284>)
    a7e0:	4938      	ldr	r1, [pc, #224]	; (a8c4 <nm_spi_write_block+0x26c>)
    a7e2:	482c      	ldr	r0, [pc, #176]	; (a894 <nm_spi_write_block+0x23c>)
    a7e4:	4b2c      	ldr	r3, [pc, #176]	; (a898 <nm_spi_write_block+0x240>)
    a7e6:	4798      	blx	r3
    a7e8:	483d      	ldr	r0, [pc, #244]	; (a8e0 <nm_spi_write_block+0x288>)
    a7ea:	4b38      	ldr	r3, [pc, #224]	; (a8cc <nm_spi_write_block+0x274>)
    a7ec:	4798      	blx	r3
    a7ee:	200d      	movs	r0, #13
    a7f0:	4b2b      	ldr	r3, [pc, #172]	; (a8a0 <nm_spi_write_block+0x248>)
    a7f2:	4798      	blx	r3
    a7f4:	e7d2      	b.n	a79c <nm_spi_write_block+0x144>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    a7f6:	223c      	movs	r2, #60	; 0x3c
    a7f8:	32ff      	adds	r2, #255	; 0xff
    a7fa:	493a      	ldr	r1, [pc, #232]	; (a8e4 <nm_spi_write_block+0x28c>)
    a7fc:	4825      	ldr	r0, [pc, #148]	; (a894 <nm_spi_write_block+0x23c>)
    a7fe:	4b26      	ldr	r3, [pc, #152]	; (a898 <nm_spi_write_block+0x240>)
    a800:	4798      	blx	r3
    a802:	4839      	ldr	r0, [pc, #228]	; (a8e8 <nm_spi_write_block+0x290>)
    a804:	4b31      	ldr	r3, [pc, #196]	; (a8cc <nm_spi_write_block+0x274>)
    a806:	4798      	blx	r3
    a808:	200d      	movs	r0, #13
    a80a:	4b25      	ldr	r3, [pc, #148]	; (a8a0 <nm_spi_write_block+0x248>)
    a80c:	4798      	blx	r3
    a80e:	e027      	b.n	a860 <nm_spi_write_block+0x208>
    a810:	4645      	mov	r5, r8
    if (!gu8Crc_off)
    a812:	4b2b      	ldr	r3, [pc, #172]	; (a8c0 <nm_spi_write_block+0x268>)
    a814:	781c      	ldrb	r4, [r3, #0]
		len = 3;
    a816:	1e63      	subs	r3, r4, #1
    a818:	419c      	sbcs	r4, r3
    a81a:	3402      	adds	r4, #2
	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    a81c:	b2a1      	uxth	r1, r4
    a81e:	a807      	add	r0, sp, #28
    a820:	4b32      	ldr	r3, [pc, #200]	; (a8ec <nm_spi_write_block+0x294>)
    a822:	4798      	blx	r3
    a824:	2800      	cmp	r0, #0
    a826:	d1e6      	bne.n	a7f6 <nm_spi_write_block+0x19e>
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    a828:	ab08      	add	r3, sp, #32
    a82a:	191b      	adds	r3, r3, r4
    a82c:	3b05      	subs	r3, #5
    a82e:	781b      	ldrb	r3, [r3, #0]
    a830:	2b00      	cmp	r3, #0
    a832:	d106      	bne.n	a842 <nm_spi_write_block+0x1ea>
    a834:	ab08      	add	r3, sp, #32
    a836:	469c      	mov	ip, r3
    a838:	4464      	add	r4, ip
    a83a:	3c06      	subs	r4, #6
    a83c:	7823      	ldrb	r3, [r4, #0]
    a83e:	2bc3      	cmp	r3, #195	; 0xc3
    a840:	d01b      	beq.n	a87a <nm_spi_write_block+0x222>
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    a842:	22a1      	movs	r2, #161	; 0xa1
    a844:	0052      	lsls	r2, r2, #1
    a846:	4927      	ldr	r1, [pc, #156]	; (a8e4 <nm_spi_write_block+0x28c>)
    a848:	4812      	ldr	r0, [pc, #72]	; (a894 <nm_spi_write_block+0x23c>)
    a84a:	4c13      	ldr	r4, [pc, #76]	; (a898 <nm_spi_write_block+0x240>)
    a84c:	47a0      	blx	r4
    a84e:	a907      	add	r1, sp, #28
    a850:	788b      	ldrb	r3, [r1, #2]
    a852:	784a      	ldrb	r2, [r1, #1]
    a854:	7809      	ldrb	r1, [r1, #0]
    a856:	4826      	ldr	r0, [pc, #152]	; (a8f0 <nm_spi_write_block+0x298>)
    a858:	47a0      	blx	r4
    a85a:	200d      	movs	r0, #13
    a85c:	4b10      	ldr	r3, [pc, #64]	; (a8a0 <nm_spi_write_block+0x248>)
    a85e:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    a860:	22fa      	movs	r2, #250	; 0xfa
    a862:	0092      	lsls	r2, r2, #2
    a864:	490a      	ldr	r1, [pc, #40]	; (a890 <nm_spi_write_block+0x238>)
    a866:	480b      	ldr	r0, [pc, #44]	; (a894 <nm_spi_write_block+0x23c>)
    a868:	4b0b      	ldr	r3, [pc, #44]	; (a898 <nm_spi_write_block+0x240>)
    a86a:	4798      	blx	r3
    a86c:	4818      	ldr	r0, [pc, #96]	; (a8d0 <nm_spi_write_block+0x278>)
    a86e:	4b17      	ldr	r3, [pc, #92]	; (a8cc <nm_spi_write_block+0x274>)
    a870:	4798      	blx	r3
    a872:	200d      	movs	r0, #13
    a874:	4b0a      	ldr	r3, [pc, #40]	; (a8a0 <nm_spi_write_block+0x248>)
    a876:	4798      	blx	r3
    a878:	e70b      	b.n	a692 <nm_spi_write_block+0x3a>
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    a87a:	2000      	movs	r0, #0
    a87c:	e001      	b.n	a882 <nm_spi_write_block+0x22a>
	else s8Ret = M2M_ERR_BUS_FAIL;
    a87e:	2006      	movs	r0, #6
    a880:	4240      	negs	r0, r0

	return s8Ret;
}
    a882:	b009      	add	sp, #36	; 0x24
    a884:	bc0c      	pop	{r2, r3}
    a886:	4690      	mov	r8, r2
    a888:	469b      	mov	fp, r3
    a88a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a88c:	000003ca 	.word	0x000003ca
    a890:	00015a04 	.word	0x00015a04
    a894:	000152ec 	.word	0x000152ec
    a898:	00013d61 	.word	0x00013d61
    a89c:	00015cbc 	.word	0x00015cbc
    a8a0:	00013d95 	.word	0x00013d95
    a8a4:	00008129 	.word	0x00008129
    a8a8:	00009d21 	.word	0x00009d21
    a8ac:	00009ec1 	.word	0x00009ec1
    a8b0:	000003f2 	.word	0x000003f2
    a8b4:	00015ca0 	.word	0x00015ca0
    a8b8:	00015cec 	.word	0x00015cec
    a8bc:	00009d01 	.word	0x00009d01
    a8c0:	20000220 	.word	0x20000220
    a8c4:	000159e4 	.word	0x000159e4
    a8c8:	00015d24 	.word	0x00015d24
    a8cc:	00013e7d 	.word	0x00013e7d
    a8d0:	00015e18 	.word	0x00015e18
    a8d4:	00000359 	.word	0x00000359
    a8d8:	00015d5c 	.word	0x00015d5c
    a8dc:	00000363 	.word	0x00000363
    a8e0:	00015d90 	.word	0x00015d90
    a8e4:	000159b8 	.word	0x000159b8
    a8e8:	00015dc8 	.word	0x00015dc8
    a8ec:	00009ea1 	.word	0x00009ea1
    a8f0:	00015de8 	.word	0x00015de8

0000a8f4 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    a8f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a8f6:	46de      	mov	lr, fp
    a8f8:	4657      	mov	r7, sl
    a8fa:	464e      	mov	r6, r9
    a8fc:	4645      	mov	r5, r8
    a8fe:	b5e0      	push	{r5, r6, r7, lr}
    a900:	b085      	sub	sp, #20
    a902:	9001      	str	r0, [sp, #4]
    a904:	000e      	movs	r6, r1
    a906:	9202      	str	r2, [sp, #8]
    a908:	001d      	movs	r5, r3
    a90a:	ab0e      	add	r3, sp, #56	; 0x38
    a90c:	881c      	ldrh	r4, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    a90e:	2c00      	cmp	r4, #0
    a910:	d064      	beq.n	a9dc <Socket_ReadSocketData+0xe8>
    a912:	0103      	lsls	r3, r0, #4
    a914:	4935      	ldr	r1, [pc, #212]	; (a9ec <Socket_ReadSocketData+0xf8>)
    a916:	585b      	ldr	r3, [r3, r1]
    a918:	2b00      	cmp	r3, #0
    a91a:	d05f      	beq.n	a9dc <Socket_ReadSocketData+0xe8>
    a91c:	0101      	lsls	r1, r0, #4
    a91e:	4b33      	ldr	r3, [pc, #204]	; (a9ec <Socket_ReadSocketData+0xf8>)
    a920:	185b      	adds	r3, r3, r1
    a922:	889b      	ldrh	r3, [r3, #4]
    a924:	b29b      	uxth	r3, r3
    a926:	2b00      	cmp	r3, #0
    a928:	d058      	beq.n	a9dc <Socket_ReadSocketData+0xe8>
    a92a:	4b30      	ldr	r3, [pc, #192]	; (a9ec <Socket_ReadSocketData+0xf8>)
    a92c:	185b      	adds	r3, r3, r1
    a92e:	7a9b      	ldrb	r3, [r3, #10]
    a930:	2b01      	cmp	r3, #1
    a932:	d153      	bne.n	a9dc <Socket_ReadSocketData+0xe8>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    a934:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    a936:	4b2d      	ldr	r3, [pc, #180]	; (a9ec <Socket_ReadSocketData+0xf8>)
    a938:	469b      	mov	fp, r3
    a93a:	448b      	add	fp, r1
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
				u32Address += u16Read;

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    a93c:	465b      	mov	r3, fp
    a93e:	220a      	movs	r2, #10
    a940:	4690      	mov	r8, r2
    a942:	44d8      	add	r8, fp
    a944:	468a      	mov	sl, r1
    a946:	9500      	str	r5, [sp, #0]
    a948:	9303      	str	r3, [sp, #12]
    a94a:	e015      	b.n	a978 <Socket_ReadSocketData+0x84>
    a94c:	0025      	movs	r5, r4
			u8SetRxDone = 1;
    a94e:	2301      	movs	r3, #1
    a950:	e01c      	b.n	a98c <Socket_ReadSocketData+0x98>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    a952:	3301      	adds	r3, #1
    a954:	2200      	movs	r2, #0
    a956:	2100      	movs	r1, #0
    a958:	2000      	movs	r0, #0
    a95a:	4c25      	ldr	r4, [pc, #148]	; (a9f0 <Socket_ReadSocketData+0xfc>)
    a95c:	47a0      	blx	r4
    a95e:	e03d      	b.n	a9dc <Socket_ReadSocketData+0xe8>
					break;
				}
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    a960:	4824      	ldr	r0, [pc, #144]	; (a9f4 <Socket_ReadSocketData+0x100>)
    a962:	4d25      	ldr	r5, [pc, #148]	; (a9f8 <Socket_ReadSocketData+0x104>)
    a964:	47a8      	blx	r5
    a966:	0021      	movs	r1, r4
    a968:	4824      	ldr	r0, [pc, #144]	; (a9fc <Socket_ReadSocketData+0x108>)
    a96a:	47a8      	blx	r5
    a96c:	200d      	movs	r0, #13
    a96e:	4b24      	ldr	r3, [pc, #144]	; (aa00 <Socket_ReadSocketData+0x10c>)
    a970:	4798      	blx	r3
				break;
    a972:	e033      	b.n	a9dc <Socket_ReadSocketData+0xe8>
			}
		}while(u16ReadCount != 0);
    a974:	2c00      	cmp	r4, #0
    a976:	d031      	beq.n	a9dc <Socket_ReadSocketData+0xe8>
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    a978:	465b      	mov	r3, fp
    a97a:	889b      	ldrh	r3, [r3, #4]
    a97c:	1ae3      	subs	r3, r4, r3
			if(s16Diff > 0)
    a97e:	b21b      	sxth	r3, r3
    a980:	2b00      	cmp	r3, #0
    a982:	dde3      	ble.n	a94c <Socket_ReadSocketData+0x58>
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    a984:	9b03      	ldr	r3, [sp, #12]
    a986:	889d      	ldrh	r5, [r3, #4]
    a988:	b2ad      	uxth	r5, r5
				u8SetRxDone = 0;
    a98a:	2300      	movs	r3, #0
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    a98c:	4a17      	ldr	r2, [pc, #92]	; (a9ec <Socket_ReadSocketData+0xf8>)
    a98e:	4651      	mov	r1, sl
    a990:	5889      	ldr	r1, [r1, r2]
    a992:	002a      	movs	r2, r5
    a994:	9800      	ldr	r0, [sp, #0]
    a996:	4f16      	ldr	r7, [pc, #88]	; (a9f0 <Socket_ReadSocketData+0xfc>)
    a998:	47b8      	blx	r7
    a99a:	2800      	cmp	r0, #0
    a99c:	d1e0      	bne.n	a960 <Socket_ReadSocketData+0x6c>
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    a99e:	4b13      	ldr	r3, [pc, #76]	; (a9ec <Socket_ReadSocketData+0xf8>)
    a9a0:	4652      	mov	r2, sl
    a9a2:	58d3      	ldr	r3, [r2, r3]
    a9a4:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
    a9a6:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    a9a8:	88f3      	ldrh	r3, [r6, #6]
    a9aa:	1b5b      	subs	r3, r3, r5
    a9ac:	80f3      	strh	r3, [r6, #6]
				if (gpfAppSocketCb)
    a9ae:	4b15      	ldr	r3, [pc, #84]	; (aa04 <Socket_ReadSocketData+0x110>)
    a9b0:	681b      	ldr	r3, [r3, #0]
    a9b2:	2b00      	cmp	r3, #0
    a9b4:	d005      	beq.n	a9c2 <Socket_ReadSocketData+0xce>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    a9b6:	4b13      	ldr	r3, [pc, #76]	; (aa04 <Socket_ReadSocketData+0x110>)
    a9b8:	681b      	ldr	r3, [r3, #0]
    a9ba:	0032      	movs	r2, r6
    a9bc:	9902      	ldr	r1, [sp, #8]
    a9be:	9801      	ldr	r0, [sp, #4]
    a9c0:	4798      	blx	r3
				u16ReadCount -= u16Read;
    a9c2:	1b64      	subs	r4, r4, r5
    a9c4:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
    a9c6:	9b00      	ldr	r3, [sp, #0]
    a9c8:	469c      	mov	ip, r3
    a9ca:	44ac      	add	ip, r5
    a9cc:	4663      	mov	r3, ip
    a9ce:	9300      	str	r3, [sp, #0]
				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    a9d0:	4643      	mov	r3, r8
    a9d2:	781b      	ldrb	r3, [r3, #0]
    a9d4:	2b00      	cmp	r3, #0
    a9d6:	d1cd      	bne.n	a974 <Socket_ReadSocketData+0x80>
    a9d8:	2c00      	cmp	r4, #0
    a9da:	d1ba      	bne.n	a952 <Socket_ReadSocketData+0x5e>
	}
}
    a9dc:	b005      	add	sp, #20
    a9de:	bc3c      	pop	{r2, r3, r4, r5}
    a9e0:	4690      	mov	r8, r2
    a9e2:	4699      	mov	r9, r3
    a9e4:	46a2      	mov	sl, r4
    a9e6:	46ab      	mov	fp, r5
    a9e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a9ea:	46c0      	nop			; (mov r8, r8)
    a9ec:	200004cc 	.word	0x200004cc
    a9f0:	00008c79 	.word	0x00008c79
    a9f4:	0001561c 	.word	0x0001561c
    a9f8:	00013d61 	.word	0x00013d61
    a9fc:	00016080 	.word	0x00016080
    aa00:	00013d95 	.word	0x00013d95
    aa04:	2000057c 	.word	0x2000057c

0000aa08 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    aa08:	b5f0      	push	{r4, r5, r6, r7, lr}
    aa0a:	46d6      	mov	lr, sl
    aa0c:	464f      	mov	r7, r9
    aa0e:	4646      	mov	r6, r8
    aa10:	b5c0      	push	{r6, r7, lr}
    aa12:	b09a      	sub	sp, #104	; 0x68
    aa14:	000d      	movs	r5, r1
    aa16:	0014      	movs	r4, r2
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
    aa18:	2841      	cmp	r0, #65	; 0x41
    aa1a:	d039      	beq.n	aa90 <m2m_ip_cb+0x88>
    aa1c:	2854      	cmp	r0, #84	; 0x54
    aa1e:	d037      	beq.n	aa90 <m2m_ip_cb+0x88>
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    aa20:	2842      	cmp	r0, #66	; 0x42
    aa22:	d053      	beq.n	aacc <m2m_ip_cb+0xc4>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    aa24:	2843      	cmp	r0, #67	; 0x43
    aa26:	d06a      	beq.n	aafe <m2m_ip_cb+0xf6>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    aa28:	2844      	cmp	r0, #68	; 0x44
    aa2a:	d100      	bne.n	aa2e <m2m_ip_cb+0x26>
    aa2c:	e0af      	b.n	ab8e <m2m_ip_cb+0x186>
    aa2e:	284b      	cmp	r0, #75	; 0x4b
    aa30:	d100      	bne.n	aa34 <m2m_ip_cb+0x2c>
    aa32:	e0ac      	b.n	ab8e <m2m_ip_cb+0x186>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    aa34:	284a      	cmp	r0, #74	; 0x4a
    aa36:	d100      	bne.n	aa3a <m2m_ip_cb+0x32>
    aa38:	e0cf      	b.n	abda <m2m_ip_cb+0x1d2>
		{
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    aa3a:	2846      	cmp	r0, #70	; 0x46
    aa3c:	d100      	bne.n	aa40 <m2m_ip_cb+0x38>
    aa3e:	e0e5      	b.n	ac0c <m2m_ip_cb+0x204>
    aa40:	2848      	cmp	r0, #72	; 0x48
    aa42:	d100      	bne.n	aa46 <m2m_ip_cb+0x3e>
    aa44:	e10e      	b.n	ac64 <m2m_ip_cb+0x25c>
    aa46:	284d      	cmp	r0, #77	; 0x4d
    aa48:	d100      	bne.n	aa4c <m2m_ip_cb+0x44>
    aa4a:	e0dc      	b.n	ac06 <m2m_ip_cb+0x1fe>
						M2M_DBG("hif_receive Fail\n");
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    aa4c:	2845      	cmp	r0, #69	; 0x45
    aa4e:	d100      	bne.n	aa52 <m2m_ip_cb+0x4a>
    aa50:	e12c      	b.n	acac <m2m_ip_cb+0x2a4>
    aa52:	2847      	cmp	r0, #71	; 0x47
    aa54:	d100      	bne.n	aa58 <m2m_ip_cb+0x50>
    aa56:	e14d      	b.n	acf4 <m2m_ip_cb+0x2ec>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    aa58:	2507      	movs	r5, #7
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    aa5a:	284c      	cmp	r0, #76	; 0x4c
    aa5c:	d100      	bne.n	aa60 <m2m_ip_cb+0x58>
    aa5e:	e126      	b.n	acae <m2m_ip_cb+0x2a6>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
    aa60:	2852      	cmp	r0, #82	; 0x52
    aa62:	d12d      	bne.n	aac0 <m2m_ip_cb+0xb8>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    aa64:	2301      	movs	r3, #1
    aa66:	2214      	movs	r2, #20
    aa68:	a909      	add	r1, sp, #36	; 0x24
    aa6a:	0020      	movs	r0, r4
    aa6c:	4ca2      	ldr	r4, [pc, #648]	; (acf8 <m2m_ip_cb+0x2f0>)
    aa6e:	47a0      	blx	r4
    aa70:	2800      	cmp	r0, #0
    aa72:	d125      	bne.n	aac0 <m2m_ip_cb+0xb8>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    aa74:	4ba1      	ldr	r3, [pc, #644]	; (acfc <m2m_ip_cb+0x2f4>)
    aa76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    aa78:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    aa7a:	681b      	ldr	r3, [r3, #0]
    aa7c:	2b00      	cmp	r3, #0
    aa7e:	d01f      	beq.n	aac0 <m2m_ip_cb+0xb8>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    aa80:	4b9e      	ldr	r3, [pc, #632]	; (acfc <m2m_ip_cb+0x2f4>)
    aa82:	681c      	ldr	r4, [r3, #0]
    aa84:	ab09      	add	r3, sp, #36	; 0x24
    aa86:	7c1a      	ldrb	r2, [r3, #16]
    aa88:	990b      	ldr	r1, [sp, #44]	; 0x2c
    aa8a:	9809      	ldr	r0, [sp, #36]	; 0x24
    aa8c:	47a0      	blx	r4
			}
		}
	}
}
    aa8e:	e017      	b.n	aac0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    aa90:	2300      	movs	r3, #0
    aa92:	2204      	movs	r2, #4
    aa94:	a909      	add	r1, sp, #36	; 0x24
    aa96:	0020      	movs	r0, r4
    aa98:	4c97      	ldr	r4, [pc, #604]	; (acf8 <m2m_ip_cb+0x2f0>)
    aa9a:	47a0      	blx	r4
    aa9c:	2800      	cmp	r0, #0
    aa9e:	d10f      	bne.n	aac0 <m2m_ip_cb+0xb8>
			strBind.status = strBindReply.s8Status;
    aaa0:	ab09      	add	r3, sp, #36	; 0x24
    aaa2:	785a      	ldrb	r2, [r3, #1]
    aaa4:	ab05      	add	r3, sp, #20
    aaa6:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    aaa8:	4b95      	ldr	r3, [pc, #596]	; (ad00 <m2m_ip_cb+0x2f8>)
    aaaa:	681b      	ldr	r3, [r3, #0]
    aaac:	2b00      	cmp	r3, #0
    aaae:	d007      	beq.n	aac0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    aab0:	4b93      	ldr	r3, [pc, #588]	; (ad00 <m2m_ip_cb+0x2f8>)
    aab2:	681b      	ldr	r3, [r3, #0]
    aab4:	aa09      	add	r2, sp, #36	; 0x24
    aab6:	2000      	movs	r0, #0
    aab8:	5610      	ldrsb	r0, [r2, r0]
    aaba:	aa05      	add	r2, sp, #20
    aabc:	2101      	movs	r1, #1
    aabe:	4798      	blx	r3
}
    aac0:	b01a      	add	sp, #104	; 0x68
    aac2:	bc1c      	pop	{r2, r3, r4}
    aac4:	4690      	mov	r8, r2
    aac6:	4699      	mov	r9, r3
    aac8:	46a2      	mov	sl, r4
    aaca:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    aacc:	2300      	movs	r3, #0
    aace:	2204      	movs	r2, #4
    aad0:	a909      	add	r1, sp, #36	; 0x24
    aad2:	0020      	movs	r0, r4
    aad4:	4c88      	ldr	r4, [pc, #544]	; (acf8 <m2m_ip_cb+0x2f0>)
    aad6:	47a0      	blx	r4
    aad8:	2800      	cmp	r0, #0
    aada:	d1f1      	bne.n	aac0 <m2m_ip_cb+0xb8>
			strListen.status = strListenReply.s8Status;
    aadc:	ab09      	add	r3, sp, #36	; 0x24
    aade:	785a      	ldrb	r2, [r3, #1]
    aae0:	ab05      	add	r3, sp, #20
    aae2:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    aae4:	4b86      	ldr	r3, [pc, #536]	; (ad00 <m2m_ip_cb+0x2f8>)
    aae6:	681b      	ldr	r3, [r3, #0]
    aae8:	2b00      	cmp	r3, #0
    aaea:	d0e9      	beq.n	aac0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    aaec:	4b84      	ldr	r3, [pc, #528]	; (ad00 <m2m_ip_cb+0x2f8>)
    aaee:	681b      	ldr	r3, [r3, #0]
    aaf0:	aa09      	add	r2, sp, #36	; 0x24
    aaf2:	2000      	movs	r0, #0
    aaf4:	5610      	ldrsb	r0, [r2, r0]
    aaf6:	aa05      	add	r2, sp, #20
    aaf8:	2102      	movs	r1, #2
    aafa:	4798      	blx	r3
    aafc:	e7e0      	b.n	aac0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    aafe:	2300      	movs	r3, #0
    ab00:	220c      	movs	r2, #12
    ab02:	a905      	add	r1, sp, #20
    ab04:	0020      	movs	r0, r4
    ab06:	4c7c      	ldr	r4, [pc, #496]	; (acf8 <m2m_ip_cb+0x2f0>)
    ab08:	47a0      	blx	r4
    ab0a:	2800      	cmp	r0, #0
    ab0c:	d1d8      	bne.n	aac0 <m2m_ip_cb+0xb8>
			if(strAcceptReply.sConnectedSock >= 0)
    ab0e:	ab05      	add	r3, sp, #20
    ab10:	2209      	movs	r2, #9
    ab12:	569a      	ldrsb	r2, [r3, r2]
    ab14:	2a00      	cmp	r2, #0
    ab16:	db24      	blt.n	ab62 <m2m_ip_cb+0x15a>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
    ab18:	0018      	movs	r0, r3
    ab1a:	2108      	movs	r1, #8
    ab1c:	5659      	ldrsb	r1, [r3, r1]
    ab1e:	4b79      	ldr	r3, [pc, #484]	; (ad04 <m2m_ip_cb+0x2fc>)
    ab20:	0109      	lsls	r1, r1, #4
    ab22:	1859      	adds	r1, r3, r1
    ab24:	7ac9      	ldrb	r1, [r1, #11]
    ab26:	b2c9      	uxtb	r1, r1
    ab28:	0114      	lsls	r4, r2, #4
    ab2a:	191b      	adds	r3, r3, r4
    ab2c:	72d9      	strb	r1, [r3, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
    ab2e:	2101      	movs	r1, #1
    ab30:	7299      	strb	r1, [r3, #10]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    ab32:	8941      	ldrh	r1, [r0, #10]
    ab34:	3908      	subs	r1, #8
    ab36:	b289      	uxth	r1, r1
    ab38:	8119      	strh	r1, [r3, #8]
				++gu16SessionID;
    ab3a:	4973      	ldr	r1, [pc, #460]	; (ad08 <m2m_ip_cb+0x300>)
    ab3c:	880b      	ldrh	r3, [r1, #0]
    ab3e:	3301      	adds	r3, #1
    ab40:	b29b      	uxth	r3, r3
    ab42:	800b      	strh	r3, [r1, #0]
				if(gu16SessionID == 0)
    ab44:	880b      	ldrh	r3, [r1, #0]
    ab46:	b29b      	uxth	r3, r3
    ab48:	2b00      	cmp	r3, #0
    ab4a:	d103      	bne.n	ab54 <m2m_ip_cb+0x14c>
					++gu16SessionID;
    ab4c:	880b      	ldrh	r3, [r1, #0]
    ab4e:	3301      	adds	r3, #1
    ab50:	b29b      	uxth	r3, r3
    ab52:	800b      	strh	r3, [r1, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    ab54:	4b6c      	ldr	r3, [pc, #432]	; (ad08 <m2m_ip_cb+0x300>)
    ab56:	8819      	ldrh	r1, [r3, #0]
    ab58:	b289      	uxth	r1, r1
    ab5a:	0110      	lsls	r0, r2, #4
    ab5c:	4b69      	ldr	r3, [pc, #420]	; (ad04 <m2m_ip_cb+0x2fc>)
    ab5e:	181b      	adds	r3, r3, r0
    ab60:	80d9      	strh	r1, [r3, #6]
			strAccept.sock = strAcceptReply.sConnectedSock;
    ab62:	ab09      	add	r3, sp, #36	; 0x24
    ab64:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    ab66:	2202      	movs	r2, #2
    ab68:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    ab6a:	aa05      	add	r2, sp, #20
    ab6c:	8851      	ldrh	r1, [r2, #2]
    ab6e:	80d9      	strh	r1, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    ab70:	9a06      	ldr	r2, [sp, #24]
    ab72:	920b      	str	r2, [sp, #44]	; 0x2c
			if(gpfAppSocketCb)
    ab74:	4b62      	ldr	r3, [pc, #392]	; (ad00 <m2m_ip_cb+0x2f8>)
    ab76:	681b      	ldr	r3, [r3, #0]
    ab78:	2b00      	cmp	r3, #0
    ab7a:	d0a1      	beq.n	aac0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    ab7c:	4b60      	ldr	r3, [pc, #384]	; (ad00 <m2m_ip_cb+0x2f8>)
    ab7e:	681b      	ldr	r3, [r3, #0]
    ab80:	aa05      	add	r2, sp, #20
    ab82:	2008      	movs	r0, #8
    ab84:	5610      	ldrsb	r0, [r2, r0]
    ab86:	aa09      	add	r2, sp, #36	; 0x24
    ab88:	2104      	movs	r1, #4
    ab8a:	4798      	blx	r3
    ab8c:	e798      	b.n	aac0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    ab8e:	2300      	movs	r3, #0
    ab90:	2204      	movs	r2, #4
    ab92:	a909      	add	r1, sp, #36	; 0x24
    ab94:	0020      	movs	r0, r4
    ab96:	4c58      	ldr	r4, [pc, #352]	; (acf8 <m2m_ip_cb+0x2f0>)
    ab98:	47a0      	blx	r4
    ab9a:	2800      	cmp	r0, #0
    ab9c:	d000      	beq.n	aba0 <m2m_ip_cb+0x198>
    ab9e:	e78f      	b.n	aac0 <m2m_ip_cb+0xb8>
			strConnMsg.sock		= strConnectReply.sock;
    aba0:	ab09      	add	r3, sp, #36	; 0x24
    aba2:	2000      	movs	r0, #0
    aba4:	5618      	ldrsb	r0, [r3, r0]
    aba6:	aa05      	add	r2, sp, #20
    aba8:	7010      	strb	r0, [r2, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    abaa:	785b      	ldrb	r3, [r3, #1]
    abac:	b25b      	sxtb	r3, r3
    abae:	7053      	strb	r3, [r2, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    abb0:	2b00      	cmp	r3, #0
    abb2:	d107      	bne.n	abc4 <m2m_ip_cb+0x1bc>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    abb4:	ab09      	add	r3, sp, #36	; 0x24
    abb6:	885b      	ldrh	r3, [r3, #2]
    abb8:	3b08      	subs	r3, #8
    abba:	b29b      	uxth	r3, r3
    abbc:	0101      	lsls	r1, r0, #4
    abbe:	4a51      	ldr	r2, [pc, #324]	; (ad04 <m2m_ip_cb+0x2fc>)
    abc0:	1852      	adds	r2, r2, r1
    abc2:	8113      	strh	r3, [r2, #8]
			if(gpfAppSocketCb)
    abc4:	4b4e      	ldr	r3, [pc, #312]	; (ad00 <m2m_ip_cb+0x2f8>)
    abc6:	681b      	ldr	r3, [r3, #0]
    abc8:	2b00      	cmp	r3, #0
    abca:	d100      	bne.n	abce <m2m_ip_cb+0x1c6>
    abcc:	e778      	b.n	aac0 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    abce:	4b4c      	ldr	r3, [pc, #304]	; (ad00 <m2m_ip_cb+0x2f8>)
    abd0:	681b      	ldr	r3, [r3, #0]
    abd2:	aa05      	add	r2, sp, #20
    abd4:	2105      	movs	r1, #5
    abd6:	4798      	blx	r3
	{
    abd8:	e772      	b.n	aac0 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    abda:	2300      	movs	r3, #0
    abdc:	2244      	movs	r2, #68	; 0x44
    abde:	a909      	add	r1, sp, #36	; 0x24
    abe0:	0020      	movs	r0, r4
    abe2:	4c45      	ldr	r4, [pc, #276]	; (acf8 <m2m_ip_cb+0x2f0>)
    abe4:	47a0      	blx	r4
    abe6:	2800      	cmp	r0, #0
    abe8:	d000      	beq.n	abec <m2m_ip_cb+0x1e4>
    abea:	e769      	b.n	aac0 <m2m_ip_cb+0xb8>
			if(gpfAppResolveCb)
    abec:	4b47      	ldr	r3, [pc, #284]	; (ad0c <m2m_ip_cb+0x304>)
    abee:	681b      	ldr	r3, [r3, #0]
    abf0:	2b00      	cmp	r3, #0
    abf2:	d100      	bne.n	abf6 <m2m_ip_cb+0x1ee>
    abf4:	e764      	b.n	aac0 <m2m_ip_cb+0xb8>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    abf6:	4b45      	ldr	r3, [pc, #276]	; (ad0c <m2m_ip_cb+0x304>)
    abf8:	681b      	ldr	r3, [r3, #0]
    abfa:	9a19      	ldr	r2, [sp, #100]	; 0x64
    abfc:	9203      	str	r2, [sp, #12]
    abfe:	0011      	movs	r1, r2
    ac00:	a809      	add	r0, sp, #36	; 0x24
    ac02:	4798      	blx	r3
    ac04:	e75c      	b.n	aac0 <m2m_ip_cb+0xb8>
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    ac06:	2306      	movs	r3, #6
    ac08:	469a      	mov	sl, r3
    ac0a:	e001      	b.n	ac10 <m2m_ip_cb+0x208>
    ac0c:	2306      	movs	r3, #6
    ac0e:	469a      	mov	sl, r3
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    ac10:	2300      	movs	r3, #0
    ac12:	2210      	movs	r2, #16
    ac14:	a905      	add	r1, sp, #20
    ac16:	0020      	movs	r0, r4
    ac18:	4f37      	ldr	r7, [pc, #220]	; (acf8 <m2m_ip_cb+0x2f0>)
    ac1a:	47b8      	blx	r7
    ac1c:	2800      	cmp	r0, #0
    ac1e:	d000      	beq.n	ac22 <m2m_ip_cb+0x21a>
    ac20:	e74e      	b.n	aac0 <m2m_ip_cb+0xb8>
			sock			= strRecvReply.sock;
    ac22:	aa05      	add	r2, sp, #20
    ac24:	200c      	movs	r0, #12
    ac26:	5610      	ldrsb	r0, [r2, r0]
			u16SessionID = strRecvReply.u16SessionID;
    ac28:	89d3      	ldrh	r3, [r2, #14]
			gastrSockets[sock].bIsRecvPending = 0;
    ac2a:	0107      	lsls	r7, r0, #4
    ac2c:	4935      	ldr	r1, [pc, #212]	; (ad04 <m2m_ip_cb+0x2fc>)
    ac2e:	19c9      	adds	r1, r1, r7
    ac30:	2700      	movs	r7, #0
    ac32:	730f      	strb	r7, [r1, #12]
			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    ac34:	2608      	movs	r6, #8
    ac36:	5f97      	ldrsh	r7, [r2, r6]
    ac38:	46b8      	mov	r8, r7
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    ac3a:	8957      	ldrh	r7, [r2, #10]
    ac3c:	46b9      	mov	r9, r7
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    ac3e:	af09      	add	r7, sp, #36	; 0x24
    ac40:	8856      	ldrh	r6, [r2, #2]
    ac42:	817e      	strh	r6, [r7, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    ac44:	9a06      	ldr	r2, [sp, #24]
    ac46:	920c      	str	r2, [sp, #48]	; 0x30
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    ac48:	88ca      	ldrh	r2, [r1, #6]
    ac4a:	b292      	uxth	r2, r2
    ac4c:	4293      	cmp	r3, r2
    ac4e:	d00c      	beq.n	ac6a <m2m_ip_cb+0x262>
				if(u16ReadSize < u16BufferSize)
    ac50:	2d10      	cmp	r5, #16
    ac52:	d800      	bhi.n	ac56 <m2m_ip_cb+0x24e>
    ac54:	e734      	b.n	aac0 <m2m_ip_cb+0xb8>
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    ac56:	2301      	movs	r3, #1
    ac58:	2200      	movs	r2, #0
    ac5a:	2100      	movs	r1, #0
    ac5c:	2000      	movs	r0, #0
    ac5e:	4c26      	ldr	r4, [pc, #152]	; (acf8 <m2m_ip_cb+0x2f0>)
    ac60:	47a0      	blx	r4
	{
    ac62:	e72d      	b.n	aac0 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    ac64:	2309      	movs	r3, #9
    ac66:	469a      	mov	sl, r3
    ac68:	e7d2      	b.n	ac10 <m2m_ip_cb+0x208>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    ac6a:	4643      	mov	r3, r8
    ac6c:	2b00      	cmp	r3, #0
    ac6e:	dd01      	ble.n	ac74 <m2m_ip_cb+0x26c>
    ac70:	45a8      	cmp	r8, r5
    ac72:	db0f      	blt.n	ac94 <m2m_ip_cb+0x28c>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    ac74:	ab09      	add	r3, sp, #36	; 0x24
    ac76:	4642      	mov	r2, r8
    ac78:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    ac7a:	2300      	movs	r3, #0
    ac7c:	9309      	str	r3, [sp, #36]	; 0x24
					if(gpfAppSocketCb)
    ac7e:	4b20      	ldr	r3, [pc, #128]	; (ad00 <m2m_ip_cb+0x2f8>)
    ac80:	681b      	ldr	r3, [r3, #0]
    ac82:	2b00      	cmp	r3, #0
    ac84:	d100      	bne.n	ac88 <m2m_ip_cb+0x280>
    ac86:	e71b      	b.n	aac0 <m2m_ip_cb+0xb8>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    ac88:	4b1d      	ldr	r3, [pc, #116]	; (ad00 <m2m_ip_cb+0x2f8>)
    ac8a:	681b      	ldr	r3, [r3, #0]
    ac8c:	aa09      	add	r2, sp, #36	; 0x24
    ac8e:	4651      	mov	r1, sl
    ac90:	4798      	blx	r3
    ac92:	e715      	b.n	aac0 <m2m_ip_cb+0xb8>
					u32Address += u16DataOffset;
    ac94:	0023      	movs	r3, r4
    ac96:	444b      	add	r3, r9
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    ac98:	4642      	mov	r2, r8
    ac9a:	4669      	mov	r1, sp
    ac9c:	818a      	strh	r2, [r1, #12]
    ac9e:	898a      	ldrh	r2, [r1, #12]
    aca0:	9200      	str	r2, [sp, #0]
    aca2:	4652      	mov	r2, sl
    aca4:	0039      	movs	r1, r7
    aca6:	4c1a      	ldr	r4, [pc, #104]	; (ad10 <m2m_ip_cb+0x308>)
    aca8:	47a0      	blx	r4
    acaa:	e709      	b.n	aac0 <m2m_ip_cb+0xb8>
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    acac:	2507      	movs	r5, #7
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    acae:	2300      	movs	r3, #0
    acb0:	2208      	movs	r2, #8
    acb2:	a909      	add	r1, sp, #36	; 0x24
    acb4:	0020      	movs	r0, r4
    acb6:	4c10      	ldr	r4, [pc, #64]	; (acf8 <m2m_ip_cb+0x2f0>)
    acb8:	47a0      	blx	r4
    acba:	2800      	cmp	r0, #0
    acbc:	d000      	beq.n	acc0 <m2m_ip_cb+0x2b8>
    acbe:	e6ff      	b.n	aac0 <m2m_ip_cb+0xb8>
			sock = strReply.sock;
    acc0:	ab09      	add	r3, sp, #36	; 0x24
    acc2:	2000      	movs	r0, #0
    acc4:	5618      	ldrsb	r0, [r3, r0]
			u16SessionID = strReply.u16SessionID;
    acc6:	889a      	ldrh	r2, [r3, #4]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    acc8:	8859      	ldrh	r1, [r3, #2]
    acca:	ab05      	add	r3, sp, #20
    accc:	8019      	strh	r1, [r3, #0]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    acce:	0101      	lsls	r1, r0, #4
    acd0:	4b0c      	ldr	r3, [pc, #48]	; (ad04 <m2m_ip_cb+0x2fc>)
    acd2:	185b      	adds	r3, r3, r1
    acd4:	88db      	ldrh	r3, [r3, #6]
    acd6:	b29b      	uxth	r3, r3
    acd8:	429a      	cmp	r2, r3
    acda:	d000      	beq.n	acde <m2m_ip_cb+0x2d6>
    acdc:	e6f0      	b.n	aac0 <m2m_ip_cb+0xb8>
				if(gpfAppSocketCb)
    acde:	4b08      	ldr	r3, [pc, #32]	; (ad00 <m2m_ip_cb+0x2f8>)
    ace0:	681b      	ldr	r3, [r3, #0]
    ace2:	2b00      	cmp	r3, #0
    ace4:	d100      	bne.n	ace8 <m2m_ip_cb+0x2e0>
    ace6:	e6eb      	b.n	aac0 <m2m_ip_cb+0xb8>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    ace8:	4b05      	ldr	r3, [pc, #20]	; (ad00 <m2m_ip_cb+0x2f8>)
    acea:	681b      	ldr	r3, [r3, #0]
    acec:	aa05      	add	r2, sp, #20
    acee:	0029      	movs	r1, r5
    acf0:	4798      	blx	r3
	{
    acf2:	e6e5      	b.n	aac0 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    acf4:	2508      	movs	r5, #8
    acf6:	e7da      	b.n	acae <m2m_ip_cb+0x2a6>
    acf8:	00008c79 	.word	0x00008c79
    acfc:	20000580 	.word	0x20000580
    ad00:	2000057c 	.word	0x2000057c
    ad04:	200004cc 	.word	0x200004cc
    ad08:	20000222 	.word	0x20000222
    ad0c:	20000584 	.word	0x20000584
    ad10:	0000a8f5 	.word	0x0000a8f5

0000ad14 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    ad14:	b510      	push	{r4, lr}
	if(gbSocketInit == 0)
    ad16:	4b0a      	ldr	r3, [pc, #40]	; (ad40 <socketInit+0x2c>)
    ad18:	781b      	ldrb	r3, [r3, #0]
    ad1a:	2b00      	cmp	r3, #0
    ad1c:	d000      	beq.n	ad20 <socketInit+0xc>
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
		gbSocketInit	= 1;
		gu16SessionID	= 0;
	}
}
    ad1e:	bd10      	pop	{r4, pc}
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    ad20:	22b0      	movs	r2, #176	; 0xb0
    ad22:	2100      	movs	r1, #0
    ad24:	4807      	ldr	r0, [pc, #28]	; (ad44 <socketInit+0x30>)
    ad26:	4b08      	ldr	r3, [pc, #32]	; (ad48 <socketInit+0x34>)
    ad28:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    ad2a:	4908      	ldr	r1, [pc, #32]	; (ad4c <socketInit+0x38>)
    ad2c:	2002      	movs	r0, #2
    ad2e:	4b08      	ldr	r3, [pc, #32]	; (ad50 <socketInit+0x3c>)
    ad30:	4798      	blx	r3
		gbSocketInit	= 1;
    ad32:	2201      	movs	r2, #1
    ad34:	4b02      	ldr	r3, [pc, #8]	; (ad40 <socketInit+0x2c>)
    ad36:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
    ad38:	2200      	movs	r2, #0
    ad3a:	4b06      	ldr	r3, [pc, #24]	; (ad54 <socketInit+0x40>)
    ad3c:	801a      	strh	r2, [r3, #0]
}
    ad3e:	e7ee      	b.n	ad1e <socketInit+0xa>
    ad40:	20000221 	.word	0x20000221
    ad44:	200004cc 	.word	0x200004cc
    ad48:	00008535 	.word	0x00008535
    ad4c:	0000aa09 	.word	0x0000aa09
    ad50:	00008d65 	.word	0x00008d65
    ad54:	20000222 	.word	0x20000222

0000ad58 <socketDeinit>:

Date
		27 Feb 2015
*********************************************************************/
void socketDeinit(void)
{	
    ad58:	b510      	push	{r4, lr}
	m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    ad5a:	22b0      	movs	r2, #176	; 0xb0
    ad5c:	2100      	movs	r1, #0
    ad5e:	4807      	ldr	r0, [pc, #28]	; (ad7c <socketDeinit+0x24>)
    ad60:	4b07      	ldr	r3, [pc, #28]	; (ad80 <socketDeinit+0x28>)
    ad62:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_IP, NULL);
    ad64:	2100      	movs	r1, #0
    ad66:	2002      	movs	r0, #2
    ad68:	4b06      	ldr	r3, [pc, #24]	; (ad84 <socketDeinit+0x2c>)
    ad6a:	4798      	blx	r3
	gpfAppSocketCb	= NULL;
    ad6c:	2300      	movs	r3, #0
    ad6e:	4a06      	ldr	r2, [pc, #24]	; (ad88 <socketDeinit+0x30>)
    ad70:	6013      	str	r3, [r2, #0]
	gpfAppResolveCb	= NULL;
    ad72:	4a06      	ldr	r2, [pc, #24]	; (ad8c <socketDeinit+0x34>)
    ad74:	6013      	str	r3, [r2, #0]
	gbSocketInit	= 0;
    ad76:	4a06      	ldr	r2, [pc, #24]	; (ad90 <socketDeinit+0x38>)
    ad78:	7013      	strb	r3, [r2, #0]
}
    ad7a:	bd10      	pop	{r4, pc}
    ad7c:	200004cc 	.word	0x200004cc
    ad80:	00008535 	.word	0x00008535
    ad84:	00008d65 	.word	0x00008d65
    ad88:	2000057c 	.word	0x2000057c
    ad8c:	20000584 	.word	0x20000584
    ad90:	20000221 	.word	0x20000221

0000ad94 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
    ad94:	4b02      	ldr	r3, [pc, #8]	; (ada0 <registerSocketCallback+0xc>)
    ad96:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    ad98:	4b02      	ldr	r3, [pc, #8]	; (ada4 <registerSocketCallback+0x10>)
    ad9a:	6019      	str	r1, [r3, #0]
}
    ad9c:	4770      	bx	lr
    ad9e:	46c0      	nop			; (mov r8, r8)
    ada0:	2000057c 	.word	0x2000057c
    ada4:	20000584 	.word	0x20000584

0000ada8 <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    ada8:	b5f0      	push	{r4, r5, r6, r7, lr}
    adaa:	46d6      	mov	lr, sl
    adac:	4647      	mov	r7, r8
    adae:	b580      	push	{r7, lr}
    adb0:	b089      	sub	sp, #36	; 0x24
    adb2:	9205      	str	r2, [sp, #20]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    adb4:	2802      	cmp	r0, #2
    adb6:	d000      	beq.n	adba <socket+0x12>
    adb8:	e09c      	b.n	aef4 <socket+0x14c>
	{
		if(u8Type == SOCK_STREAM)
    adba:	2901      	cmp	r1, #1
    adbc:	d00a      	beq.n	add4 <socket+0x2c>
					sock = (SOCKET)u8SockID;
					break;
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
    adbe:	2902      	cmp	r1, #2
    adc0:	d100      	bne.n	adc4 <socket+0x1c>
    adc2:	e070      	b.n	aea6 <socket+0xfe>
	SOCKET					sock = -1;
    adc4:	2501      	movs	r5, #1
    adc6:	426d      	negs	r5, r5
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
			}
		}
	}
	return sock;
}
    adc8:	0028      	movs	r0, r5
    adca:	b009      	add	sp, #36	; 0x24
    adcc:	bc0c      	pop	{r2, r3}
    adce:	4690      	mov	r8, r2
    add0:	469a      	mov	sl, r3
    add2:	bdf0      	pop	{r4, r5, r6, r7, pc}
				u8SockID	= u8NextTcpSock;
    add4:	4c49      	ldr	r4, [pc, #292]	; (aefc <socket+0x154>)
    add6:	7827      	ldrb	r7, [r4, #0]
    add8:	b2ff      	uxtb	r7, r7
				pstrSock	= &gastrSockets[u8NextTcpSock];
    adda:	7826      	ldrb	r6, [r4, #0]
    addc:	b2f6      	uxtb	r6, r6
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    adde:	7820      	ldrb	r0, [r4, #0]
    ade0:	3001      	adds	r0, #1
    ade2:	3106      	adds	r1, #6
    ade4:	4b46      	ldr	r3, [pc, #280]	; (af00 <socket+0x158>)
    ade6:	4798      	blx	r3
    ade8:	b2c9      	uxtb	r1, r1
    adea:	7021      	strb	r1, [r4, #0]
				if(!pstrSock->bIsUsed)
    adec:	0132      	lsls	r2, r6, #4
    adee:	4b45      	ldr	r3, [pc, #276]	; (af04 <socket+0x15c>)
    adf0:	189b      	adds	r3, r3, r2
    adf2:	7a9b      	ldrb	r3, [r3, #10]
    adf4:	2506      	movs	r5, #6
    adf6:	2b00      	cmp	r3, #0
    adf8:	d018      	beq.n	ae2c <socket+0x84>
				u8SockID	= u8NextTcpSock;
    adfa:	4e40      	ldr	r6, [pc, #256]	; (aefc <socket+0x154>)
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    adfc:	4b40      	ldr	r3, [pc, #256]	; (af00 <socket+0x158>)
    adfe:	469a      	mov	sl, r3
				if(!pstrSock->bIsUsed)
    ae00:	4b40      	ldr	r3, [pc, #256]	; (af04 <socket+0x15c>)
    ae02:	4698      	mov	r8, r3
				u8SockID	= u8NextTcpSock;
    ae04:	7837      	ldrb	r7, [r6, #0]
    ae06:	b2ff      	uxtb	r7, r7
				pstrSock	= &gastrSockets[u8NextTcpSock];
    ae08:	7834      	ldrb	r4, [r6, #0]
    ae0a:	b2e4      	uxtb	r4, r4
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    ae0c:	7830      	ldrb	r0, [r6, #0]
    ae0e:	3001      	adds	r0, #1
    ae10:	2107      	movs	r1, #7
    ae12:	47d0      	blx	sl
    ae14:	b2c9      	uxtb	r1, r1
    ae16:	7031      	strb	r1, [r6, #0]
				if(!pstrSock->bIsUsed)
    ae18:	0123      	lsls	r3, r4, #4
    ae1a:	4443      	add	r3, r8
    ae1c:	7a9b      	ldrb	r3, [r3, #10]
    ae1e:	2b00      	cmp	r3, #0
    ae20:	d007      	beq.n	ae32 <socket+0x8a>
    ae22:	3d01      	subs	r5, #1
    ae24:	b2ed      	uxtb	r5, r5
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    ae26:	2d00      	cmp	r5, #0
    ae28:	d1ec      	bne.n	ae04 <socket+0x5c>
    ae2a:	e7cb      	b.n	adc4 <socket+0x1c>
				pstrSock	= &gastrSockets[u8NextTcpSock];
    ae2c:	4b35      	ldr	r3, [pc, #212]	; (af04 <socket+0x15c>)
    ae2e:	18d4      	adds	r4, r2, r3
    ae30:	e002      	b.n	ae38 <socket+0x90>
    ae32:	0124      	lsls	r4, r4, #4
    ae34:	4b33      	ldr	r3, [pc, #204]	; (af04 <socket+0x15c>)
    ae36:	18e4      	adds	r4, r4, r3
					sock = (SOCKET)u8SockID;
    ae38:	b27d      	sxtb	r5, r7
		if(sock >= 0)
    ae3a:	2d00      	cmp	r5, #0
    ae3c:	dbc4      	blt.n	adc8 <socket+0x20>
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    ae3e:	2210      	movs	r2, #16
    ae40:	2100      	movs	r1, #0
    ae42:	0020      	movs	r0, r4
    ae44:	4b30      	ldr	r3, [pc, #192]	; (af08 <socket+0x160>)
    ae46:	4798      	blx	r3
			pstrSock->bIsUsed = 1;
    ae48:	2301      	movs	r3, #1
    ae4a:	72a3      	strb	r3, [r4, #10]
			++gu16SessionID;
    ae4c:	4a2f      	ldr	r2, [pc, #188]	; (af0c <socket+0x164>)
    ae4e:	8813      	ldrh	r3, [r2, #0]
    ae50:	3301      	adds	r3, #1
    ae52:	b29b      	uxth	r3, r3
    ae54:	8013      	strh	r3, [r2, #0]
			if(gu16SessionID == 0)
    ae56:	8813      	ldrh	r3, [r2, #0]
    ae58:	b29b      	uxth	r3, r3
    ae5a:	2b00      	cmp	r3, #0
    ae5c:	d103      	bne.n	ae66 <socket+0xbe>
				++gu16SessionID;
    ae5e:	8813      	ldrh	r3, [r2, #0]
    ae60:	3301      	adds	r3, #1
    ae62:	b29b      	uxth	r3, r3
    ae64:	8013      	strh	r3, [r2, #0]
			pstrSock->u16SessionID = gu16SessionID;
    ae66:	4e29      	ldr	r6, [pc, #164]	; (af0c <socket+0x164>)
    ae68:	8833      	ldrh	r3, [r6, #0]
    ae6a:	b29b      	uxth	r3, r3
    ae6c:	80e3      	strh	r3, [r4, #6]
            M2M_INFO("Socket %d session ID = %d\r\n",sock, gu16SessionID );
    ae6e:	4828      	ldr	r0, [pc, #160]	; (af10 <socket+0x168>)
    ae70:	4f28      	ldr	r7, [pc, #160]	; (af14 <socket+0x16c>)
    ae72:	47b8      	blx	r7
    ae74:	8832      	ldrh	r2, [r6, #0]
    ae76:	b292      	uxth	r2, r2
    ae78:	0029      	movs	r1, r5
    ae7a:	4827      	ldr	r0, [pc, #156]	; (af18 <socket+0x170>)
    ae7c:	47b8      	blx	r7
    ae7e:	200d      	movs	r0, #13
    ae80:	4b26      	ldr	r3, [pc, #152]	; (af1c <socket+0x174>)
    ae82:	4798      	blx	r3
			if(u8Flags & SOCKET_FLAGS_SSL)
    ae84:	9b05      	ldr	r3, [sp, #20]
    ae86:	07db      	lsls	r3, r3, #31
    ae88:	d59e      	bpl.n	adc8 <socket+0x20>
				strSSLCreate.sslSock = sock;
    ae8a:	aa07      	add	r2, sp, #28
    ae8c:	7015      	strb	r5, [r2, #0]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    ae8e:	2321      	movs	r3, #33	; 0x21
    ae90:	72e3      	strb	r3, [r4, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    ae92:	2300      	movs	r3, #0
    ae94:	9302      	str	r3, [sp, #8]
    ae96:	9301      	str	r3, [sp, #4]
    ae98:	9300      	str	r3, [sp, #0]
    ae9a:	3304      	adds	r3, #4
    ae9c:	2150      	movs	r1, #80	; 0x50
    ae9e:	2002      	movs	r0, #2
    aea0:	4c1f      	ldr	r4, [pc, #124]	; (af20 <socket+0x178>)
    aea2:	47a0      	blx	r4
    aea4:	e790      	b.n	adc8 <socket+0x20>
				u8SockID		= u8NextUdpSock;
    aea6:	4b1f      	ldr	r3, [pc, #124]	; (af24 <socket+0x17c>)
    aea8:	781d      	ldrb	r5, [r3, #0]
    aeaa:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    aeac:	781c      	ldrb	r4, [r3, #0]
    aeae:	0124      	lsls	r4, r4, #4
    aeb0:	4a1d      	ldr	r2, [pc, #116]	; (af28 <socket+0x180>)
    aeb2:	18a4      	adds	r4, r4, r2
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    aeb4:	7819      	ldrb	r1, [r3, #0]
    aeb6:	3101      	adds	r1, #1
    aeb8:	2203      	movs	r2, #3
    aeba:	400a      	ands	r2, r1
    aebc:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    aebe:	7aa3      	ldrb	r3, [r4, #10]
    aec0:	2b00      	cmp	r3, #0
    aec2:	d014      	beq.n	aeee <socket+0x146>
    aec4:	2203      	movs	r2, #3
				u8SockID		= u8NextUdpSock;
    aec6:	4917      	ldr	r1, [pc, #92]	; (af24 <socket+0x17c>)
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    aec8:	4f17      	ldr	r7, [pc, #92]	; (af28 <socket+0x180>)
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    aeca:	2003      	movs	r0, #3
				u8SockID		= u8NextUdpSock;
    aecc:	780d      	ldrb	r5, [r1, #0]
    aece:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    aed0:	780c      	ldrb	r4, [r1, #0]
    aed2:	0124      	lsls	r4, r4, #4
    aed4:	19e4      	adds	r4, r4, r7
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    aed6:	780b      	ldrb	r3, [r1, #0]
    aed8:	3301      	adds	r3, #1
    aeda:	4003      	ands	r3, r0
    aedc:	700b      	strb	r3, [r1, #0]
				if(!pstrSock->bIsUsed)
    aede:	7aa3      	ldrb	r3, [r4, #10]
    aee0:	2b00      	cmp	r3, #0
    aee2:	d004      	beq.n	aeee <socket+0x146>
    aee4:	3a01      	subs	r2, #1
    aee6:	b2d2      	uxtb	r2, r2
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    aee8:	2a00      	cmp	r2, #0
    aeea:	d1ef      	bne.n	aecc <socket+0x124>
    aeec:	e76a      	b.n	adc4 <socket+0x1c>
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
    aeee:	3507      	adds	r5, #7
    aef0:	b26d      	sxtb	r5, r5
					break;
    aef2:	e7a2      	b.n	ae3a <socket+0x92>
	SOCKET					sock = -1;
    aef4:	2501      	movs	r5, #1
    aef6:	426d      	negs	r5, r5
    aef8:	e766      	b.n	adc8 <socket+0x20>
    aefa:	46c0      	nop			; (mov r8, r8)
    aefc:	20000224 	.word	0x20000224
    af00:	00012225 	.word	0x00012225
    af04:	200004cc 	.word	0x200004cc
    af08:	00008535 	.word	0x00008535
    af0c:	20000222 	.word	0x20000222
    af10:	0001561c 	.word	0x0001561c
    af14:	00013d61 	.word	0x00013d61
    af18:	000160ac 	.word	0x000160ac
    af1c:	00013d95 	.word	0x00013d95
    af20:	0000866d 	.word	0x0000866d
    af24:	20000225 	.word	0x20000225
    af28:	2000053c 	.word	0x2000053c

0000af2c <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    af2c:	b570      	push	{r4, r5, r6, lr}
    af2e:	b088      	sub	sp, #32
    af30:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    af32:	db30      	blt.n	af96 <connect+0x6a>
    af34:	2900      	cmp	r1, #0
    af36:	d031      	beq.n	af9c <connect+0x70>
    af38:	0100      	lsls	r0, r0, #4
    af3a:	4b1d      	ldr	r3, [pc, #116]	; (afb0 <connect+0x84>)
    af3c:	181b      	adds	r3, r3, r0
    af3e:	7a9b      	ldrb	r3, [r3, #10]
    af40:	2b01      	cmp	r3, #1
    af42:	d12e      	bne.n	afa2 <connect+0x76>
    af44:	2a00      	cmp	r2, #0
    af46:	d02f      	beq.n	afa8 <connect+0x7c>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    af48:	4b19      	ldr	r3, [pc, #100]	; (afb0 <connect+0x84>)
    af4a:	181b      	adds	r3, r3, r0
    af4c:	7adb      	ldrb	r3, [r3, #11]
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    af4e:	2644      	movs	r6, #68	; 0x44
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    af50:	07db      	lsls	r3, r3, #31
    af52:	d505      	bpl.n	af60 <connect+0x34>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    af54:	4b16      	ldr	r3, [pc, #88]	; (afb0 <connect+0x84>)
    af56:	181b      	adds	r3, r3, r0
    af58:	7ada      	ldrb	r2, [r3, #11]
    af5a:	ab05      	add	r3, sp, #20
    af5c:	725a      	strb	r2, [r3, #9]
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    af5e:	3607      	adds	r6, #7
		}
		strConnect.sock = sock;
    af60:	ad05      	add	r5, sp, #20
    af62:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    af64:	2208      	movs	r2, #8
    af66:	0028      	movs	r0, r5
    af68:	4b12      	ldr	r3, [pc, #72]	; (afb4 <connect+0x88>)
    af6a:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    af6c:	0124      	lsls	r4, r4, #4
    af6e:	4b10      	ldr	r3, [pc, #64]	; (afb0 <connect+0x84>)
    af70:	191c      	adds	r4, r3, r4
    af72:	88e3      	ldrh	r3, [r4, #6]
    af74:	816b      	strh	r3, [r5, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    af76:	2300      	movs	r3, #0
    af78:	9302      	str	r3, [sp, #8]
    af7a:	9301      	str	r3, [sp, #4]
    af7c:	9300      	str	r3, [sp, #0]
    af7e:	330c      	adds	r3, #12
    af80:	002a      	movs	r2, r5
    af82:	0031      	movs	r1, r6
    af84:	2002      	movs	r0, #2
    af86:	4c0c      	ldr	r4, [pc, #48]	; (afb8 <connect+0x8c>)
    af88:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    af8a:	2800      	cmp	r0, #0
    af8c:	d001      	beq.n	af92 <connect+0x66>
		{
			s8Ret = SOCK_ERR_INVALID;
    af8e:	2009      	movs	r0, #9
    af90:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    af92:	b008      	add	sp, #32
    af94:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    af96:	2006      	movs	r0, #6
    af98:	4240      	negs	r0, r0
    af9a:	e7fa      	b.n	af92 <connect+0x66>
    af9c:	2006      	movs	r0, #6
    af9e:	4240      	negs	r0, r0
    afa0:	e7f7      	b.n	af92 <connect+0x66>
    afa2:	2006      	movs	r0, #6
    afa4:	4240      	negs	r0, r0
    afa6:	e7f4      	b.n	af92 <connect+0x66>
    afa8:	2006      	movs	r0, #6
    afaa:	4240      	negs	r0, r0
    afac:	e7f1      	b.n	af92 <connect+0x66>
    afae:	46c0      	nop			; (mov r8, r8)
    afb0:	200004cc 	.word	0x200004cc
    afb4:	00008521 	.word	0x00008521
    afb8:	0000866d 	.word	0x0000866d

0000afbc <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    afbc:	b530      	push	{r4, r5, lr}
    afbe:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    afc0:	2800      	cmp	r0, #0
    afc2:	db36      	blt.n	b032 <send+0x76>
    afc4:	2900      	cmp	r1, #0
    afc6:	d037      	beq.n	b038 <send+0x7c>
    afc8:	23af      	movs	r3, #175	; 0xaf
    afca:	00db      	lsls	r3, r3, #3
    afcc:	429a      	cmp	r2, r3
    afce:	d836      	bhi.n	b03e <send+0x82>
    afd0:	0104      	lsls	r4, r0, #4
    afd2:	4b1e      	ldr	r3, [pc, #120]	; (b04c <send+0x90>)
    afd4:	191b      	adds	r3, r3, r4
    afd6:	7a9b      	ldrb	r3, [r3, #10]
    afd8:	2b01      	cmp	r3, #1
    afda:	d133      	bne.n	b044 <send+0x88>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
    afdc:	ab04      	add	r3, sp, #16
    afde:	7018      	strb	r0, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    afe0:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    afe2:	0025      	movs	r5, r4
    afe4:	4c19      	ldr	r4, [pc, #100]	; (b04c <send+0x90>)
    afe6:	1964      	adds	r4, r4, r5
    afe8:	88e4      	ldrh	r4, [r4, #6]
    afea:	819c      	strh	r4, [r3, #12]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    afec:	2550      	movs	r5, #80	; 0x50

		if(sock >= TCP_SOCK_MAX)
    afee:	2806      	cmp	r0, #6
    aff0:	dd00      	ble.n	aff4 <send+0x38>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    aff2:	3d0c      	subs	r5, #12
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    aff4:	0104      	lsls	r4, r0, #4
    aff6:	4b15      	ldr	r3, [pc, #84]	; (b04c <send+0x90>)
    aff8:	191b      	adds	r3, r3, r4
    affa:	7adc      	ldrb	r4, [r3, #11]
		u8Cmd			= SOCKET_CMD_SEND;
    affc:	2345      	movs	r3, #69	; 0x45
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    affe:	07e4      	lsls	r4, r4, #31
    b000:	d505      	bpl.n	b00e <send+0x52>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    b002:	0100      	lsls	r0, r0, #4
    b004:	4b11      	ldr	r3, [pc, #68]	; (b04c <send+0x90>)
    b006:	1818      	adds	r0, r3, r0
    b008:	8905      	ldrh	r5, [r0, #8]
    b00a:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    b00c:	234c      	movs	r3, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    b00e:	2080      	movs	r0, #128	; 0x80
    b010:	4318      	orrs	r0, r3
    b012:	9502      	str	r5, [sp, #8]
    b014:	9201      	str	r2, [sp, #4]
    b016:	9100      	str	r1, [sp, #0]
    b018:	2310      	movs	r3, #16
    b01a:	aa04      	add	r2, sp, #16
    b01c:	0001      	movs	r1, r0
    b01e:	2002      	movs	r0, #2
    b020:	4c0b      	ldr	r4, [pc, #44]	; (b050 <send+0x94>)
    b022:	47a0      	blx	r4
    b024:	2300      	movs	r3, #0
		if(s16Ret != SOCK_ERR_NO_ERROR)
    b026:	2800      	cmp	r0, #0
    b028:	d000      	beq.n	b02c <send+0x70>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    b02a:	3b0e      	subs	r3, #14
		}
	}
	return s16Ret;
}
    b02c:	0018      	movs	r0, r3
    b02e:	b009      	add	sp, #36	; 0x24
    b030:	bd30      	pop	{r4, r5, pc}
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    b032:	2306      	movs	r3, #6
    b034:	425b      	negs	r3, r3
    b036:	e7f9      	b.n	b02c <send+0x70>
    b038:	2306      	movs	r3, #6
    b03a:	425b      	negs	r3, r3
    b03c:	e7f6      	b.n	b02c <send+0x70>
    b03e:	2306      	movs	r3, #6
    b040:	425b      	negs	r3, r3
    b042:	e7f3      	b.n	b02c <send+0x70>
    b044:	2306      	movs	r3, #6
    b046:	425b      	negs	r3, r3
    b048:	e7f0      	b.n	b02c <send+0x70>
    b04a:	46c0      	nop			; (mov r8, r8)
    b04c:	200004cc 	.word	0x200004cc
    b050:	0000866d 	.word	0x0000866d

0000b054 <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    b054:	b530      	push	{r4, r5, lr}
    b056:	b087      	sub	sp, #28
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    b058:	2800      	cmp	r0, #0
    b05a:	db34      	blt.n	b0c6 <recv+0x72>
    b05c:	2900      	cmp	r1, #0
    b05e:	d035      	beq.n	b0cc <recv+0x78>
    b060:	2a00      	cmp	r2, #0
    b062:	d036      	beq.n	b0d2 <recv+0x7e>
    b064:	0105      	lsls	r5, r0, #4
    b066:	4c1e      	ldr	r4, [pc, #120]	; (b0e0 <recv+0x8c>)
    b068:	1964      	adds	r4, r4, r5
    b06a:	7aa4      	ldrb	r4, [r4, #10]
    b06c:	2c01      	cmp	r4, #1
    b06e:	d133      	bne.n	b0d8 <recv+0x84>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    b070:	4c1b      	ldr	r4, [pc, #108]	; (b0e0 <recv+0x8c>)
    b072:	5129      	str	r1, [r5, r4]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    b074:	1964      	adds	r4, r4, r5
    b076:	80a2      	strh	r2, [r4, #4]

		if(!gastrSockets[sock].bIsRecvPending)
    b078:	7b21      	ldrb	r1, [r4, #12]
		s16Ret = SOCK_ERR_NO_ERROR;
    b07a:	2200      	movs	r2, #0
		if(!gastrSockets[sock].bIsRecvPending)
    b07c:	2900      	cmp	r1, #0
    b07e:	d11d      	bne.n	b0bc <recv+0x68>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
    b080:	2101      	movs	r1, #1
    b082:	7321      	strb	r1, [r4, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    b084:	7ae2      	ldrb	r2, [r4, #11]
			uint8		u8Cmd = SOCKET_CMD_RECV;
    b086:	3145      	adds	r1, #69	; 0x45
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    b088:	07d2      	lsls	r2, r2, #31
    b08a:	d500      	bpl.n	b08e <recv+0x3a>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    b08c:	3107      	adds	r1, #7
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    b08e:	2b00      	cmp	r3, #0
    b090:	d117      	bne.n	b0c2 <recv+0x6e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    b092:	3b01      	subs	r3, #1
    b094:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
    b096:	aa04      	add	r2, sp, #16
    b098:	7110      	strb	r0, [r2, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    b09a:	0100      	lsls	r0, r0, #4
    b09c:	4b10      	ldr	r3, [pc, #64]	; (b0e0 <recv+0x8c>)
    b09e:	1818      	adds	r0, r3, r0
    b0a0:	88c3      	ldrh	r3, [r0, #6]
    b0a2:	80d3      	strh	r3, [r2, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    b0a4:	2300      	movs	r3, #0
    b0a6:	9302      	str	r3, [sp, #8]
    b0a8:	9301      	str	r3, [sp, #4]
    b0aa:	9300      	str	r3, [sp, #0]
    b0ac:	3308      	adds	r3, #8
    b0ae:	2002      	movs	r0, #2
    b0b0:	4c0c      	ldr	r4, [pc, #48]	; (b0e4 <recv+0x90>)
    b0b2:	47a0      	blx	r4
    b0b4:	2200      	movs	r2, #0
			if(s16Ret != SOCK_ERR_NO_ERROR)
    b0b6:	2800      	cmp	r0, #0
    b0b8:	d000      	beq.n	b0bc <recv+0x68>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    b0ba:	3a0e      	subs	r2, #14
			}
		}
	}
	return s16Ret;
}
    b0bc:	0010      	movs	r0, r2
    b0be:	b007      	add	sp, #28
    b0c0:	bd30      	pop	{r4, r5, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    b0c2:	9304      	str	r3, [sp, #16]
    b0c4:	e7e7      	b.n	b096 <recv+0x42>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    b0c6:	2206      	movs	r2, #6
    b0c8:	4252      	negs	r2, r2
    b0ca:	e7f7      	b.n	b0bc <recv+0x68>
    b0cc:	2206      	movs	r2, #6
    b0ce:	4252      	negs	r2, r2
    b0d0:	e7f4      	b.n	b0bc <recv+0x68>
    b0d2:	2206      	movs	r2, #6
    b0d4:	4252      	negs	r2, r2
    b0d6:	e7f1      	b.n	b0bc <recv+0x68>
    b0d8:	2206      	movs	r2, #6
    b0da:	4252      	negs	r2, r2
    b0dc:	e7ee      	b.n	b0bc <recv+0x68>
    b0de:	46c0      	nop			; (mov r8, r8)
    b0e0:	200004cc 	.word	0x200004cc
    b0e4:	0000866d 	.word	0x0000866d

0000b0e8 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    b0e8:	b530      	push	{r4, r5, lr}
    b0ea:	b087      	sub	sp, #28
    b0ec:	0004      	movs	r4, r0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    M2M_INFO("Sock to delete <%d>\n", sock);
    b0ee:	481e      	ldr	r0, [pc, #120]	; (b168 <close+0x80>)
    b0f0:	4d1e      	ldr	r5, [pc, #120]	; (b16c <close+0x84>)
    b0f2:	47a8      	blx	r5
    b0f4:	0021      	movs	r1, r4
    b0f6:	481e      	ldr	r0, [pc, #120]	; (b170 <close+0x88>)
    b0f8:	47a8      	blx	r5
    b0fa:	200d      	movs	r0, #13
    b0fc:	4b1d      	ldr	r3, [pc, #116]	; (b174 <close+0x8c>)
    b0fe:	4798      	blx	r3
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    b100:	2c00      	cmp	r4, #0
    b102:	db2a      	blt.n	b15a <close+0x72>
    b104:	0122      	lsls	r2, r4, #4
    b106:	4b1c      	ldr	r3, [pc, #112]	; (b178 <close+0x90>)
    b108:	189b      	adds	r3, r3, r2
    b10a:	7a9b      	ldrb	r3, [r3, #10]
    b10c:	2b01      	cmp	r3, #1
    b10e:	d127      	bne.n	b160 <close+0x78>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    b110:	a905      	add	r1, sp, #20
    b112:	700c      	strb	r4, [r1, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    b114:	4b18      	ldr	r3, [pc, #96]	; (b178 <close+0x90>)
    b116:	189b      	adds	r3, r3, r2
    b118:	88da      	ldrh	r2, [r3, #6]
    b11a:	804a      	strh	r2, [r1, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    b11c:	2200      	movs	r2, #0
    b11e:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
    b120:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    b122:	7adb      	ldrb	r3, [r3, #11]
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    b124:	2149      	movs	r1, #73	; 0x49
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    b126:	07db      	lsls	r3, r3, #31
    b128:	d500      	bpl.n	b12c <close+0x44>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    b12a:	3105      	adds	r1, #5
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    b12c:	2300      	movs	r3, #0
    b12e:	9302      	str	r3, [sp, #8]
    b130:	9301      	str	r3, [sp, #4]
    b132:	9300      	str	r3, [sp, #0]
    b134:	3304      	adds	r3, #4
    b136:	aa05      	add	r2, sp, #20
    b138:	2002      	movs	r0, #2
    b13a:	4d10      	ldr	r5, [pc, #64]	; (b17c <close+0x94>)
    b13c:	47a8      	blx	r5
    b13e:	1e05      	subs	r5, r0, #0
		if(s8Ret != SOCK_ERR_NO_ERROR)
    b140:	d001      	beq.n	b146 <close+0x5e>
		{
			s8Ret = SOCK_ERR_INVALID;
    b142:	2509      	movs	r5, #9
    b144:	426d      	negs	r5, r5
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    b146:	0124      	lsls	r4, r4, #4
    b148:	480b      	ldr	r0, [pc, #44]	; (b178 <close+0x90>)
    b14a:	1820      	adds	r0, r4, r0
    b14c:	2210      	movs	r2, #16
    b14e:	2100      	movs	r1, #0
    b150:	4b0b      	ldr	r3, [pc, #44]	; (b180 <close+0x98>)
    b152:	4798      	blx	r3
	}
	return s8Ret;
}
    b154:	0028      	movs	r0, r5
    b156:	b007      	add	sp, #28
    b158:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    b15a:	2506      	movs	r5, #6
    b15c:	426d      	negs	r5, r5
    b15e:	e7f9      	b.n	b154 <close+0x6c>
    b160:	2506      	movs	r5, #6
    b162:	426d      	negs	r5, r5
    b164:	e7f6      	b.n	b154 <close+0x6c>
    b166:	46c0      	nop			; (mov r8, r8)
    b168:	0001561c 	.word	0x0001561c
    b16c:	00013d61 	.word	0x00013d61
    b170:	00016094 	.word	0x00016094
    b174:	00013d95 	.word	0x00013d95
    b178:	200004cc 	.word	0x200004cc
    b17c:	0000866d 	.word	0x0000866d
    b180:	00008535 	.word	0x00008535

0000b184 <nmi_inet_addr>:

Date
		4 June 2012
*********************************************************************/
uint32 nmi_inet_addr(char *pcIpAddr)
{
    b184:	b570      	push	{r4, r5, r6, lr}
    b186:	b082      	sub	sp, #8
	uint8	tmp;
	uint32	u32IP = 0;
    b188:	2300      	movs	r3, #0
    b18a:	9301      	str	r3, [sp, #4]
    b18c:	2600      	movs	r6, #0
	for(i = 0; i < 4; ++i)
	{
		j = 0;
		do
		{
			c = *pcIpAddr;
    b18e:	2100      	movs	r1, #0
    b190:	7802      	ldrb	r2, [r0, #0]
    b192:	1c44      	adds	r4, r0, #1
    b194:	3005      	adds	r0, #5
    b196:	000b      	movs	r3, r1
    b198:	e009      	b.n	b1ae <nmi_inet_addr+0x2a>
				au8IP[i] = tmp;
				tmp = 0;
			}
			else if(c >= '0' && c <= '9')
			{
				tmp = (tmp * 10) + (c - '0');
    b19a:	009d      	lsls	r5, r3, #2
    b19c:	195b      	adds	r3, r3, r5
    b19e:	005b      	lsls	r3, r3, #1
    b1a0:	189b      	adds	r3, r3, r2
    b1a2:	b2db      	uxtb	r3, r3
			}
			else
			{
				return 0;
			}
			++pcIpAddr;
    b1a4:	0022      	movs	r2, r4
    b1a6:	3401      	adds	r4, #1
			if(j > 4)
    b1a8:	42a0      	cmp	r0, r4
    b1aa:	d00a      	beq.n	b1c2 <nmi_inet_addr+0x3e>
			c = *pcIpAddr;
    b1ac:	7812      	ldrb	r2, [r2, #0]
			if(c == '.' || c == 0)
    b1ae:	2a2e      	cmp	r2, #46	; 0x2e
    b1b0:	d00a      	beq.n	b1c8 <nmi_inet_addr+0x44>
    b1b2:	2a00      	cmp	r2, #0
    b1b4:	d00c      	beq.n	b1d0 <nmi_inet_addr+0x4c>
			else if(c >= '0' && c <= '9')
    b1b6:	3a30      	subs	r2, #48	; 0x30
    b1b8:	b2d2      	uxtb	r2, r2
    b1ba:	2a09      	cmp	r2, #9
    b1bc:	d9ed      	bls.n	b19a <nmi_inet_addr+0x16>
				return 0;
    b1be:	2000      	movs	r0, #0
    b1c0:	e000      	b.n	b1c4 <nmi_inet_addr+0x40>
				return 0;
    b1c2:	2000      	movs	r0, #0
		} while(c != '.' && c != 0);
	}
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
	return u32IP;
}
    b1c4:	b002      	add	sp, #8
    b1c6:	bd70      	pop	{r4, r5, r6, pc}
				au8IP[i] = tmp;
    b1c8:	466a      	mov	r2, sp
    b1ca:	54b3      	strb	r3, [r6, r2]
			++pcIpAddr;
    b1cc:	0020      	movs	r0, r4
    b1ce:	e002      	b.n	b1d6 <nmi_inet_addr+0x52>
				au8IP[i] = tmp;
    b1d0:	466a      	mov	r2, sp
    b1d2:	54b3      	strb	r3, [r6, r2]
			++pcIpAddr;
    b1d4:	0020      	movs	r0, r4
    b1d6:	3601      	adds	r6, #1
	for(i = 0; i < 4; ++i)
    b1d8:	2e04      	cmp	r6, #4
    b1da:	d1d9      	bne.n	b190 <nmi_inet_addr+0xc>
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
    b1dc:	2204      	movs	r2, #4
    b1de:	4669      	mov	r1, sp
    b1e0:	a801      	add	r0, sp, #4
    b1e2:	4b02      	ldr	r3, [pc, #8]	; (b1ec <nmi_inet_addr+0x68>)
    b1e4:	4798      	blx	r3
	return u32IP;
    b1e6:	9801      	ldr	r0, [sp, #4]
    b1e8:	e7ec      	b.n	b1c4 <nmi_inet_addr+0x40>
    b1ea:	46c0      	nop			; (mov r8, r8)
    b1ec:	00008521 	.word	0x00008521

0000b1f0 <gethostbyname>:

Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
    b1f0:	b510      	push	{r4, lr}
    b1f2:	b084      	sub	sp, #16
    b1f4:	0004      	movs	r4, r0
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
	uint8	u8HostNameSize = (uint8)m2m_strlen(pcHostName);
    b1f6:	4b0b      	ldr	r3, [pc, #44]	; (b224 <gethostbyname+0x34>)
    b1f8:	4798      	blx	r3
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
    b1fa:	b2c3      	uxtb	r3, r0
    b1fc:	2b40      	cmp	r3, #64	; 0x40
    b1fe:	d80d      	bhi.n	b21c <gethostbyname+0x2c>
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
    b200:	23ff      	movs	r3, #255	; 0xff
    b202:	4003      	ands	r3, r0
    b204:	3301      	adds	r3, #1
    b206:	2200      	movs	r2, #0
    b208:	9202      	str	r2, [sp, #8]
    b20a:	9201      	str	r2, [sp, #4]
    b20c:	9200      	str	r2, [sp, #0]
    b20e:	0022      	movs	r2, r4
    b210:	214a      	movs	r1, #74	; 0x4a
    b212:	2002      	movs	r0, #2
    b214:	4c04      	ldr	r4, [pc, #16]	; (b228 <gethostbyname+0x38>)
    b216:	47a0      	blx	r4
	}
	return s8Err;
}
    b218:	b004      	add	sp, #16
    b21a:	bd10      	pop	{r4, pc}
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
    b21c:	2006      	movs	r0, #6
    b21e:	4240      	negs	r0, r0
    b220:	e7fa      	b.n	b218 <gethostbyname+0x28>
    b222:	46c0      	nop			; (mov r8, r8)
    b224:	00008545 	.word	0x00008545
    b228:	0000866d 	.word	0x0000866d

0000b22c <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    b22c:	b570      	push	{r4, r5, r6, lr}
    b22e:	b082      	sub	sp, #8
    b230:	0004      	movs	r4, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    b232:	4b2a      	ldr	r3, [pc, #168]	; (b2dc <spi_flash_enable+0xb0>)
    b234:	4798      	blx	r3
    b236:	0500      	lsls	r0, r0, #20
    b238:	0d00      	lsrs	r0, r0, #20
    b23a:	4b29      	ldr	r3, [pc, #164]	; (b2e0 <spi_flash_enable+0xb4>)
	sint8 s8Ret = M2M_SUCCESS;
    b23c:	2500      	movs	r5, #0
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    b23e:	4298      	cmp	r0, r3
    b240:	d802      	bhi.n	b248 <spi_flash_enable+0x1c>
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
    b242:	0028      	movs	r0, r5
    b244:	b002      	add	sp, #8
    b246:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    b248:	a901      	add	r1, sp, #4
    b24a:	4826      	ldr	r0, [pc, #152]	; (b2e4 <spi_flash_enable+0xb8>)
    b24c:	4b26      	ldr	r3, [pc, #152]	; (b2e8 <spi_flash_enable+0xbc>)
    b24e:	4798      	blx	r3
    b250:	1e05      	subs	r5, r0, #0
		if(s8Ret != M2M_SUCCESS) {
    b252:	d1f6      	bne.n	b242 <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
    b254:	4b25      	ldr	r3, [pc, #148]	; (b2ec <spi_flash_enable+0xc0>)
    b256:	9a01      	ldr	r2, [sp, #4]
    b258:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
    b25a:	4925      	ldr	r1, [pc, #148]	; (b2f0 <spi_flash_enable+0xc4>)
    b25c:	4319      	orrs	r1, r3
    b25e:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    b260:	4820      	ldr	r0, [pc, #128]	; (b2e4 <spi_flash_enable+0xb8>)
    b262:	4b24      	ldr	r3, [pc, #144]	; (b2f4 <spi_flash_enable+0xc8>)
    b264:	4798      	blx	r3
		if(enable) {
    b266:	2c00      	cmp	r4, #0
    b268:	d020      	beq.n	b2ac <spi_flash_enable+0x80>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    b26a:	2100      	movs	r1, #0
    b26c:	4822      	ldr	r0, [pc, #136]	; (b2f8 <spi_flash_enable+0xcc>)
    b26e:	4c21      	ldr	r4, [pc, #132]	; (b2f4 <spi_flash_enable+0xc8>)
    b270:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    b272:	21ab      	movs	r1, #171	; 0xab
    b274:	4821      	ldr	r0, [pc, #132]	; (b2fc <spi_flash_enable+0xd0>)
    b276:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    b278:	2101      	movs	r1, #1
    b27a:	4821      	ldr	r0, [pc, #132]	; (b300 <spi_flash_enable+0xd4>)
    b27c:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    b27e:	2100      	movs	r1, #0
    b280:	4820      	ldr	r0, [pc, #128]	; (b304 <spi_flash_enable+0xd8>)
    b282:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    b284:	2181      	movs	r1, #129	; 0x81
    b286:	4820      	ldr	r0, [pc, #128]	; (b308 <spi_flash_enable+0xdc>)
    b288:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    b28a:	4e20      	ldr	r6, [pc, #128]	; (b30c <spi_flash_enable+0xe0>)
    b28c:	4c20      	ldr	r4, [pc, #128]	; (b310 <spi_flash_enable+0xe4>)
    b28e:	0030      	movs	r0, r6
    b290:	47a0      	blx	r4
    b292:	2801      	cmp	r0, #1
    b294:	d1fb      	bne.n	b28e <spi_flash_enable+0x62>
		u32Val &= ~((0x7777ul) << 12);
    b296:	4b15      	ldr	r3, [pc, #84]	; (b2ec <spi_flash_enable+0xc0>)
    b298:	9a01      	ldr	r2, [sp, #4]
    b29a:	4013      	ands	r3, r2
		u32Val |= ((0x0010ul) << 12);
    b29c:	2180      	movs	r1, #128	; 0x80
    b29e:	0249      	lsls	r1, r1, #9
    b2a0:	4319      	orrs	r1, r3
    b2a2:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    b2a4:	480f      	ldr	r0, [pc, #60]	; (b2e4 <spi_flash_enable+0xb8>)
    b2a6:	4b13      	ldr	r3, [pc, #76]	; (b2f4 <spi_flash_enable+0xc8>)
    b2a8:	4798      	blx	r3
    b2aa:	e7ca      	b.n	b242 <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    b2ac:	2100      	movs	r1, #0
    b2ae:	4812      	ldr	r0, [pc, #72]	; (b2f8 <spi_flash_enable+0xcc>)
    b2b0:	4c10      	ldr	r4, [pc, #64]	; (b2f4 <spi_flash_enable+0xc8>)
    b2b2:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    b2b4:	21b9      	movs	r1, #185	; 0xb9
    b2b6:	4811      	ldr	r0, [pc, #68]	; (b2fc <spi_flash_enable+0xd0>)
    b2b8:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    b2ba:	2101      	movs	r1, #1
    b2bc:	4810      	ldr	r0, [pc, #64]	; (b300 <spi_flash_enable+0xd4>)
    b2be:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    b2c0:	2100      	movs	r1, #0
    b2c2:	4810      	ldr	r0, [pc, #64]	; (b304 <spi_flash_enable+0xd8>)
    b2c4:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    b2c6:	2181      	movs	r1, #129	; 0x81
    b2c8:	480f      	ldr	r0, [pc, #60]	; (b308 <spi_flash_enable+0xdc>)
    b2ca:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    b2cc:	4e0f      	ldr	r6, [pc, #60]	; (b30c <spi_flash_enable+0xe0>)
    b2ce:	4c10      	ldr	r4, [pc, #64]	; (b310 <spi_flash_enable+0xe4>)
    b2d0:	0030      	movs	r0, r6
    b2d2:	47a0      	blx	r4
    b2d4:	2801      	cmp	r0, #1
    b2d6:	d1fb      	bne.n	b2d0 <spi_flash_enable+0xa4>
    b2d8:	e7dd      	b.n	b296 <spi_flash_enable+0x6a>
    b2da:	46c0      	nop			; (mov r8, r8)
    b2dc:	0000956d 	.word	0x0000956d
    b2e0:	0000039f 	.word	0x0000039f
    b2e4:	00001410 	.word	0x00001410
    b2e8:	000099bd 	.word	0x000099bd
    b2ec:	f8888fff 	.word	0xf8888fff
    b2f0:	01111000 	.word	0x01111000
    b2f4:	000099c9 	.word	0x000099c9
    b2f8:	00010208 	.word	0x00010208
    b2fc:	0001020c 	.word	0x0001020c
    b300:	00010214 	.word	0x00010214
    b304:	0001021c 	.word	0x0001021c
    b308:	00010204 	.word	0x00010204
    b30c:	00010218 	.word	0x00010218
    b310:	000099b1 	.word	0x000099b1

0000b314 <crc32_recalculate>:
 * first, then this function for the following blocks.
 *
 * \attention This implementation assumes a little-endian architecture.
 */
enum status_code crc32_recalculate(const void *data, size_t length, crc32_t *crc)
{
    b314:	b5f0      	push	{r4, r5, r6, r7, lr}
    b316:	46c6      	mov	lr, r8
    b318:	b500      	push	{lr}
	const word_t *word_ptr =
			(word_t *)((uintptr_t)data & WORD_ALIGNMENT_MASK);
    b31a:	2303      	movs	r3, #3
    b31c:	0007      	movs	r7, r0
    b31e:	439f      	bics	r7, r3
	size_t temp_length;
	crc32_t temp_crc = COMPLEMENT_CRC(*crc);
    b320:	6813      	ldr	r3, [r2, #0]
    b322:	43db      	mvns	r3, r3
	word_t word;

	// Calculate for initial bytes to get word-aligned
	if (length < WORD_SIZE) {
		temp_length = length;
    b324:	000c      	movs	r4, r1
	if (length < WORD_SIZE) {
    b326:	2903      	cmp	r1, #3
    b328:	d902      	bls.n	b330 <crc32_recalculate+0x1c>
	} else {
		temp_length = ~WORD_ALIGNMENT_MASK & (WORD_SIZE - (uintptr_t)data);
    b32a:	4244      	negs	r4, r0
    b32c:	2003      	movs	r0, #3
    b32e:	4004      	ands	r4, r0
	}

	if (temp_length) {
    b330:	2c00      	cmp	r4, #0
    b332:	d016      	beq.n	b362 <crc32_recalculate+0x4e>
		length -= temp_length;
    b334:	1b09      	subs	r1, r1, r4

		word = *(word_ptr++);
    b336:	1d3e      	adds	r6, r7, #4
    b338:	683d      	ldr	r5, [r7, #0]
		word >>= 8 * (WORD_SIZE - temp_length);
    b33a:	00e0      	lsls	r0, r4, #3
    b33c:	4240      	negs	r0, r0
    b33e:	3020      	adds	r0, #32
    b340:	40c5      	lsrs	r5, r0
	crc ^= data;
    b342:	406b      	eors	r3, r5
	for (bit = 8 * bytes; bit > 0; bit--) {
    b344:	00e0      	lsls	r0, r4, #3
    b346:	d019      	beq.n	b37c <crc32_recalculate+0x68>
		if (crc & 1) {
    b348:	2401      	movs	r4, #1
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    b34a:	4d27      	ldr	r5, [pc, #156]	; (b3e8 <crc32_recalculate+0xd4>)
    b34c:	e003      	b.n	b356 <crc32_recalculate+0x42>
			crc >>= 1;
    b34e:	085b      	lsrs	r3, r3, #1
	for (bit = 8 * bytes; bit > 0; bit--) {
    b350:	3801      	subs	r0, #1
    b352:	2800      	cmp	r0, #0
    b354:	d004      	beq.n	b360 <crc32_recalculate+0x4c>
		if (crc & 1) {
    b356:	421c      	tst	r4, r3
    b358:	d0f9      	beq.n	b34e <crc32_recalculate+0x3a>
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    b35a:	085b      	lsrs	r3, r3, #1
    b35c:	406b      	eors	r3, r5
    b35e:	e7f7      	b.n	b350 <crc32_recalculate+0x3c>
		word = *(word_ptr++);
    b360:	0037      	movs	r7, r6
		temp_crc = _crc32_recalculate_bytes_helper(word, temp_crc, temp_length);
	}

	// Calculate for whole words, if any
	temp_length = length & WORD_ALIGNMENT_MASK;
    b362:	2003      	movs	r0, #3
    b364:	000c      	movs	r4, r1
    b366:	4384      	bics	r4, r0

	if (temp_length) {
    b368:	d01e      	beq.n	b3a8 <crc32_recalculate+0x94>
		length -= temp_length;
    b36a:	1b08      	subs	r0, r1, r4
    b36c:	4684      	mov	ip, r0
		temp_length /= WORD_SIZE;
    b36e:	0889      	lsrs	r1, r1, #2
    b370:	4688      	mov	r8, r1
    b372:	003e      	movs	r6, r7
    b374:	000d      	movs	r5, r1
		if (crc & 1) {
    b376:	2001      	movs	r0, #1
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    b378:	4c1b      	ldr	r4, [pc, #108]	; (b3e8 <crc32_recalculate+0xd4>)

		while (temp_length--) {
    b37a:	e00b      	b.n	b394 <crc32_recalculate+0x80>
		word = *(word_ptr++);
    b37c:	0037      	movs	r7, r6
    b37e:	e7f0      	b.n	b362 <crc32_recalculate+0x4e>
			crc >>= 1;
    b380:	085b      	lsrs	r3, r3, #1
    b382:	3901      	subs	r1, #1
	for (bit = 8 * bytes; bit > 0; bit--) {
    b384:	2900      	cmp	r1, #0
    b386:	d004      	beq.n	b392 <crc32_recalculate+0x7e>
		if (crc & 1) {
    b388:	4218      	tst	r0, r3
    b38a:	d0f9      	beq.n	b380 <crc32_recalculate+0x6c>
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    b38c:	085b      	lsrs	r3, r3, #1
    b38e:	4063      	eors	r3, r4
    b390:	e7f7      	b.n	b382 <crc32_recalculate+0x6e>
    b392:	3604      	adds	r6, #4
		while (temp_length--) {
    b394:	3d01      	subs	r5, #1
    b396:	d303      	bcc.n	b3a0 <crc32_recalculate+0x8c>
	crc ^= data;
    b398:	6831      	ldr	r1, [r6, #0]
    b39a:	404b      	eors	r3, r1
    b39c:	2120      	movs	r1, #32
    b39e:	e7f3      	b.n	b388 <crc32_recalculate+0x74>
    b3a0:	4641      	mov	r1, r8
    b3a2:	0089      	lsls	r1, r1, #2
    b3a4:	187f      	adds	r7, r7, r1
		length -= temp_length;
    b3a6:	4661      	mov	r1, ip
			temp_crc = _crc32_recalculate_bytes_helper(word, temp_crc, WORD_SIZE);
		}
	}

	// Calculate for tailing bytes
	if (length) {
    b3a8:	2900      	cmp	r1, #0
    b3aa:	d017      	beq.n	b3dc <crc32_recalculate+0xc8>
		word = *word_ptr;
    b3ac:	683c      	ldr	r4, [r7, #0]
		word &= 0xffffffffUL >> (8 * (WORD_SIZE - length));
    b3ae:	00c8      	lsls	r0, r1, #3
    b3b0:	4240      	negs	r0, r0
    b3b2:	3020      	adds	r0, #32
    b3b4:	2501      	movs	r5, #1
    b3b6:	426d      	negs	r5, r5
    b3b8:	40c5      	lsrs	r5, r0
    b3ba:	0028      	movs	r0, r5
    b3bc:	4020      	ands	r0, r4
	crc ^= data;
    b3be:	4043      	eors	r3, r0
	for (bit = 8 * bytes; bit > 0; bit--) {
    b3c0:	00c9      	lsls	r1, r1, #3
    b3c2:	d00b      	beq.n	b3dc <crc32_recalculate+0xc8>
		if (crc & 1) {
    b3c4:	2001      	movs	r0, #1
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    b3c6:	4c08      	ldr	r4, [pc, #32]	; (b3e8 <crc32_recalculate+0xd4>)
    b3c8:	e003      	b.n	b3d2 <crc32_recalculate+0xbe>
			crc >>= 1;
    b3ca:	085b      	lsrs	r3, r3, #1
	for (bit = 8 * bytes; bit > 0; bit--) {
    b3cc:	3901      	subs	r1, #1
    b3ce:	2900      	cmp	r1, #0
    b3d0:	d004      	beq.n	b3dc <crc32_recalculate+0xc8>
		if (crc & 1) {
    b3d2:	4218      	tst	r0, r3
    b3d4:	d0f9      	beq.n	b3ca <crc32_recalculate+0xb6>
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    b3d6:	085b      	lsrs	r3, r3, #1
    b3d8:	4063      	eors	r3, r4
    b3da:	e7f7      	b.n	b3cc <crc32_recalculate+0xb8>
		temp_crc = _crc32_recalculate_bytes_helper(word, temp_crc, length);
	}

	*crc = COMPLEMENT_CRC(temp_crc);
    b3dc:	43db      	mvns	r3, r3
    b3de:	6013      	str	r3, [r2, #0]

	return STATUS_OK;
    b3e0:	2000      	movs	r0, #0
    b3e2:	bc04      	pop	{r2}
    b3e4:	4690      	mov	r8, r2
    b3e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b3e8:	edb88320 	.word	0xedb88320

0000b3ec <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    b3ec:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    b3ee:	2a00      	cmp	r2, #0
    b3f0:	d001      	beq.n	b3f6 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    b3f2:	0018      	movs	r0, r3
    b3f4:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    b3f6:	008b      	lsls	r3, r1, #2
    b3f8:	4a06      	ldr	r2, [pc, #24]	; (b414 <extint_register_callback+0x28>)
    b3fa:	589b      	ldr	r3, [r3, r2]
    b3fc:	2b00      	cmp	r3, #0
    b3fe:	d003      	beq.n	b408 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    b400:	4283      	cmp	r3, r0
    b402:	d005      	beq.n	b410 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    b404:	231d      	movs	r3, #29
    b406:	e7f4      	b.n	b3f2 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    b408:	0089      	lsls	r1, r1, #2
    b40a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    b40c:	2300      	movs	r3, #0
    b40e:	e7f0      	b.n	b3f2 <extint_register_callback+0x6>
		return STATUS_OK;
    b410:	2300      	movs	r3, #0
    b412:	e7ee      	b.n	b3f2 <extint_register_callback+0x6>
    b414:	2000058c 	.word	0x2000058c

0000b418 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    b418:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    b41a:	2900      	cmp	r1, #0
    b41c:	d001      	beq.n	b422 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    b41e:	0018      	movs	r0, r3
    b420:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    b422:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    b424:	281f      	cmp	r0, #31
    b426:	d800      	bhi.n	b42a <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    b428:	4a02      	ldr	r2, [pc, #8]	; (b434 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    b42a:	2301      	movs	r3, #1
    b42c:	4083      	lsls	r3, r0
    b42e:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
    b430:	2300      	movs	r3, #0
    b432:	e7f4      	b.n	b41e <extint_chan_enable_callback+0x6>
    b434:	40001800 	.word	0x40001800

0000b438 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    b438:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    b43a:	2900      	cmp	r1, #0
    b43c:	d001      	beq.n	b442 <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
    b43e:	0018      	movs	r0, r3
    b440:	4770      	bx	lr
		return NULL;
    b442:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    b444:	281f      	cmp	r0, #31
    b446:	d800      	bhi.n	b44a <extint_chan_disable_callback+0x12>
		return eics[eic_index];
    b448:	4a02      	ldr	r2, [pc, #8]	; (b454 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
    b44a:	2301      	movs	r3, #1
    b44c:	4083      	lsls	r3, r0
    b44e:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
    b450:	2300      	movs	r3, #0
    b452:	e7f4      	b.n	b43e <extint_chan_disable_callback+0x6>
    b454:	40001800 	.word	0x40001800

0000b458 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    b458:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    b45a:	2200      	movs	r2, #0
    b45c:	4b10      	ldr	r3, [pc, #64]	; (b4a0 <EIC_Handler+0x48>)
    b45e:	701a      	strb	r2, [r3, #0]
    b460:	2300      	movs	r3, #0
    b462:	4910      	ldr	r1, [pc, #64]	; (b4a4 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    b464:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    b466:	4e10      	ldr	r6, [pc, #64]	; (b4a8 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    b468:	4c0d      	ldr	r4, [pc, #52]	; (b4a0 <EIC_Handler+0x48>)
    b46a:	e00a      	b.n	b482 <EIC_Handler+0x2a>
		return eics[eic_index];
    b46c:	490d      	ldr	r1, [pc, #52]	; (b4a4 <EIC_Handler+0x4c>)
    b46e:	e008      	b.n	b482 <EIC_Handler+0x2a>
    b470:	7823      	ldrb	r3, [r4, #0]
    b472:	3301      	adds	r3, #1
    b474:	b2db      	uxtb	r3, r3
    b476:	7023      	strb	r3, [r4, #0]
    b478:	2b0f      	cmp	r3, #15
    b47a:	d810      	bhi.n	b49e <EIC_Handler+0x46>
		return NULL;
    b47c:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    b47e:	2b1f      	cmp	r3, #31
    b480:	d9f4      	bls.n	b46c <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    b482:	0028      	movs	r0, r5
    b484:	4018      	ands	r0, r3
    b486:	2201      	movs	r2, #1
    b488:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    b48a:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    b48c:	4210      	tst	r0, r2
    b48e:	d0ef      	beq.n	b470 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    b490:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    b492:	009b      	lsls	r3, r3, #2
    b494:	599b      	ldr	r3, [r3, r6]
    b496:	2b00      	cmp	r3, #0
    b498:	d0ea      	beq.n	b470 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    b49a:	4798      	blx	r3
    b49c:	e7e8      	b.n	b470 <EIC_Handler+0x18>
			}
		}
	}
}
    b49e:	bd70      	pop	{r4, r5, r6, pc}
    b4a0:	20000588 	.word	0x20000588
    b4a4:	40001800 	.word	0x40001800
    b4a8:	2000058c 	.word	0x2000058c

0000b4ac <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    b4ac:	4a04      	ldr	r2, [pc, #16]	; (b4c0 <_extint_enable+0x14>)
    b4ae:	7813      	ldrb	r3, [r2, #0]
    b4b0:	2102      	movs	r1, #2
    b4b2:	430b      	orrs	r3, r1
    b4b4:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    b4b6:	7853      	ldrb	r3, [r2, #1]
    b4b8:	b25b      	sxtb	r3, r3
    b4ba:	2b00      	cmp	r3, #0
    b4bc:	dbfb      	blt.n	b4b6 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    b4be:	4770      	bx	lr
    b4c0:	40001800 	.word	0x40001800

0000b4c4 <_system_extint_init>:
{
    b4c4:	b500      	push	{lr}
    b4c6:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    b4c8:	4a12      	ldr	r2, [pc, #72]	; (b514 <_system_extint_init+0x50>)
    b4ca:	6993      	ldr	r3, [r2, #24]
    b4cc:	2140      	movs	r1, #64	; 0x40
    b4ce:	430b      	orrs	r3, r1
    b4d0:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    b4d2:	a901      	add	r1, sp, #4
    b4d4:	2300      	movs	r3, #0
    b4d6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    b4d8:	2005      	movs	r0, #5
    b4da:	4b0f      	ldr	r3, [pc, #60]	; (b518 <_system_extint_init+0x54>)
    b4dc:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    b4de:	2005      	movs	r0, #5
    b4e0:	4b0e      	ldr	r3, [pc, #56]	; (b51c <_system_extint_init+0x58>)
    b4e2:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    b4e4:	4a0e      	ldr	r2, [pc, #56]	; (b520 <_system_extint_init+0x5c>)
    b4e6:	7813      	ldrb	r3, [r2, #0]
    b4e8:	2101      	movs	r1, #1
    b4ea:	430b      	orrs	r3, r1
    b4ec:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    b4ee:	7853      	ldrb	r3, [r2, #1]
    b4f0:	b25b      	sxtb	r3, r3
    b4f2:	2b00      	cmp	r3, #0
    b4f4:	dbfb      	blt.n	b4ee <_system_extint_init+0x2a>
    b4f6:	4b0b      	ldr	r3, [pc, #44]	; (b524 <_system_extint_init+0x60>)
    b4f8:	0019      	movs	r1, r3
    b4fa:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    b4fc:	2200      	movs	r2, #0
    b4fe:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    b500:	4299      	cmp	r1, r3
    b502:	d1fc      	bne.n	b4fe <_system_extint_init+0x3a>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    b504:	2210      	movs	r2, #16
    b506:	4b08      	ldr	r3, [pc, #32]	; (b528 <_system_extint_init+0x64>)
    b508:	601a      	str	r2, [r3, #0]
	_extint_enable();
    b50a:	4b08      	ldr	r3, [pc, #32]	; (b52c <_system_extint_init+0x68>)
    b50c:	4798      	blx	r3
}
    b50e:	b003      	add	sp, #12
    b510:	bd00      	pop	{pc}
    b512:	46c0      	nop			; (mov r8, r8)
    b514:	40000400 	.word	0x40000400
    b518:	0000fc99 	.word	0x0000fc99
    b51c:	0000fc0d 	.word	0x0000fc0d
    b520:	40001800 	.word	0x40001800
    b524:	2000058c 	.word	0x2000058c
    b528:	e000e100 	.word	0xe000e100
    b52c:	0000b4ad 	.word	0x0000b4ad

0000b530 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    b530:	2300      	movs	r3, #0
    b532:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    b534:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    b536:	2201      	movs	r2, #1
    b538:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    b53a:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    b53c:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    b53e:	3302      	adds	r3, #2
    b540:	72c3      	strb	r3, [r0, #11]
}
    b542:	4770      	bx	lr

0000b544 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    b544:	b5f0      	push	{r4, r5, r6, r7, lr}
    b546:	b083      	sub	sp, #12
    b548:	0005      	movs	r5, r0
    b54a:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    b54c:	a901      	add	r1, sp, #4
    b54e:	2300      	movs	r3, #0
    b550:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    b552:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    b554:	7923      	ldrb	r3, [r4, #4]
    b556:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    b558:	7a23      	ldrb	r3, [r4, #8]
    b55a:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    b55c:	7820      	ldrb	r0, [r4, #0]
    b55e:	4b15      	ldr	r3, [pc, #84]	; (b5b4 <extint_chan_set_config+0x70>)
    b560:	4798      	blx	r3
		return NULL;
    b562:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    b564:	2d1f      	cmp	r5, #31
    b566:	d800      	bhi.n	b56a <extint_chan_set_config+0x26>
		return eics[eic_index];
    b568:	4813      	ldr	r0, [pc, #76]	; (b5b8 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    b56a:	2207      	movs	r2, #7
    b56c:	402a      	ands	r2, r5
    b56e:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    b570:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    b572:	7aa3      	ldrb	r3, [r4, #10]
    b574:	2b00      	cmp	r3, #0
    b576:	d001      	beq.n	b57c <extint_chan_set_config+0x38>
    b578:	2308      	movs	r3, #8
    b57a:	431f      	orrs	r7, r3
    b57c:	08eb      	lsrs	r3, r5, #3
    b57e:	009b      	lsls	r3, r3, #2
    b580:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    b582:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    b584:	260f      	movs	r6, #15
    b586:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    b588:	43b1      	bics	r1, r6
			(new_config << config_pos);
    b58a:	4097      	lsls	r7, r2
    b58c:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    b58e:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    b590:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    b592:	7a63      	ldrb	r3, [r4, #9]
    b594:	2b00      	cmp	r3, #0
    b596:	d106      	bne.n	b5a6 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    b598:	6943      	ldr	r3, [r0, #20]
    b59a:	2201      	movs	r2, #1
    b59c:	40aa      	lsls	r2, r5
    b59e:	4393      	bics	r3, r2
    b5a0:	6143      	str	r3, [r0, #20]
	}
}
    b5a2:	b003      	add	sp, #12
    b5a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    b5a6:	6942      	ldr	r2, [r0, #20]
    b5a8:	2301      	movs	r3, #1
    b5aa:	40ab      	lsls	r3, r5
    b5ac:	4313      	orrs	r3, r2
    b5ae:	6143      	str	r3, [r0, #20]
    b5b0:	e7f7      	b.n	b5a2 <extint_chan_set_config+0x5e>
    b5b2:	46c0      	nop			; (mov r8, r8)
    b5b4:	0000fd91 	.word	0x0000fd91
    b5b8:	40001800 	.word	0x40001800

0000b5bc <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    b5bc:	b510      	push	{r4, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
    b5be:	4b0f      	ldr	r3, [pc, #60]	; (b5fc <RTC_Handler+0x40>)
    b5c0:	681a      	ldr	r2, [r3, #0]
	Rtc *const rtc_module = module->hw;
    b5c2:	6814      	ldr	r4, [r2, #0]
	uint16_t callback_mask = module->enabled_callback;
    b5c4:	8a51      	ldrh	r1, [r2, #18]
	callback_mask &= module->registered_callback;
    b5c6:	8a13      	ldrh	r3, [r2, #16]
    b5c8:	4019      	ands	r1, r3
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    b5ca:	7a20      	ldrb	r0, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    b5cc:	79e3      	ldrb	r3, [r4, #7]
    b5ce:	4003      	ands	r3, r0
	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    b5d0:	b258      	sxtb	r0, r3
    b5d2:	2800      	cmp	r0, #0
    b5d4:	db06      	blt.n	b5e4 <RTC_Handler+0x28>
	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    b5d6:	07db      	lsls	r3, r3, #31
    b5d8:	d503      	bpl.n	b5e2 <RTC_Handler+0x26>
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    b5da:	07cb      	lsls	r3, r1, #31
    b5dc:	d40a      	bmi.n	b5f4 <RTC_Handler+0x38>
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    b5de:	2301      	movs	r3, #1
    b5e0:	7223      	strb	r3, [r4, #8]
	_rtc_interrupt_handler(0);
}
    b5e2:	bd10      	pop	{r4, pc}
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    b5e4:	078b      	lsls	r3, r1, #30
    b5e6:	d402      	bmi.n	b5ee <RTC_Handler+0x32>
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    b5e8:	2380      	movs	r3, #128	; 0x80
    b5ea:	7223      	strb	r3, [r4, #8]
    b5ec:	e7f9      	b.n	b5e2 <RTC_Handler+0x26>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    b5ee:	68d3      	ldr	r3, [r2, #12]
    b5f0:	4798      	blx	r3
    b5f2:	e7f9      	b.n	b5e8 <RTC_Handler+0x2c>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    b5f4:	6893      	ldr	r3, [r2, #8]
    b5f6:	4798      	blx	r3
    b5f8:	e7f1      	b.n	b5de <RTC_Handler+0x22>
    b5fa:	46c0      	nop			; (mov r8, r8)
    b5fc:	200005cc 	.word	0x200005cc

0000b600 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    b600:	b5f0      	push	{r4, r5, r6, r7, lr}
    b602:	46d6      	mov	lr, sl
    b604:	464f      	mov	r7, r9
    b606:	4646      	mov	r6, r8
    b608:	b5c0      	push	{r6, r7, lr}
    b60a:	b08a      	sub	sp, #40	; 0x28
    b60c:	0006      	movs	r6, r0
    b60e:	000f      	movs	r7, r1
    b610:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    b612:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    b614:	0008      	movs	r0, r1
    b616:	4ba0      	ldr	r3, [pc, #640]	; (b898 <i2c_master_init+0x298>)
    b618:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    b61a:	4aa0      	ldr	r2, [pc, #640]	; (b89c <i2c_master_init+0x29c>)
    b61c:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    b61e:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    b620:	2301      	movs	r3, #1
    b622:	40ab      	lsls	r3, r5
    b624:	430b      	orrs	r3, r1
    b626:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    b628:	a909      	add	r1, sp, #36	; 0x24
    b62a:	7b23      	ldrb	r3, [r4, #12]
    b62c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    b62e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    b630:	b2c5      	uxtb	r5, r0
    b632:	0028      	movs	r0, r5
    b634:	4b9a      	ldr	r3, [pc, #616]	; (b8a0 <i2c_master_init+0x2a0>)
    b636:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    b638:	0028      	movs	r0, r5
    b63a:	4b9a      	ldr	r3, [pc, #616]	; (b8a4 <i2c_master_init+0x2a4>)
    b63c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    b63e:	7b20      	ldrb	r0, [r4, #12]
    b640:	2100      	movs	r1, #0
    b642:	4b99      	ldr	r3, [pc, #612]	; (b8a8 <i2c_master_init+0x2a8>)
    b644:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    b646:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
    b648:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    b64a:	079b      	lsls	r3, r3, #30
    b64c:	d505      	bpl.n	b65a <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    b64e:	b00a      	add	sp, #40	; 0x28
    b650:	bc1c      	pop	{r2, r3, r4}
    b652:	4690      	mov	r8, r2
    b654:	4699      	mov	r9, r3
    b656:	46a2      	mov	sl, r4
    b658:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    b65a:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
    b65c:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    b65e:	07db      	lsls	r3, r3, #31
    b660:	d4f5      	bmi.n	b64e <i2c_master_init+0x4e>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    b662:	6830      	ldr	r0, [r6, #0]
    b664:	4b8c      	ldr	r3, [pc, #560]	; (b898 <i2c_master_init+0x298>)
    b666:	4699      	mov	r9, r3
    b668:	4798      	blx	r3
    b66a:	0005      	movs	r5, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    b66c:	498f      	ldr	r1, [pc, #572]	; (b8ac <i2c_master_init+0x2ac>)
    b66e:	4b90      	ldr	r3, [pc, #576]	; (b8b0 <i2c_master_init+0x2b0>)
    b670:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    b672:	00ad      	lsls	r5, r5, #2
    b674:	4b8f      	ldr	r3, [pc, #572]	; (b8b4 <i2c_master_init+0x2b4>)
    b676:	50ee      	str	r6, [r5, r3]
	module->registered_callback = 0;
    b678:	2300      	movs	r3, #0
    b67a:	7633      	strb	r3, [r6, #24]
	module->enabled_callback = 0;
    b67c:	7673      	strb	r3, [r6, #25]
	module->buffer_length = 0;
    b67e:	2500      	movs	r5, #0
    b680:	8373      	strh	r3, [r6, #26]
	module->buffer_remaining = 0;
    b682:	83b3      	strh	r3, [r6, #28]
	module->status = STATUS_OK;
    b684:	2225      	movs	r2, #37	; 0x25
    b686:	54b5      	strb	r5, [r6, r2]
	module->buffer = NULL;
    b688:	6233      	str	r3, [r6, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    b68a:	3314      	adds	r3, #20
    b68c:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    b68e:	6833      	ldr	r3, [r6, #0]
    b690:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    b692:	0018      	movs	r0, r3
    b694:	47c8      	blx	r9
    b696:	4681      	mov	r9, r0
	config->mux_position = SYSTEM_PINMUX_GPIO;
    b698:	2380      	movs	r3, #128	; 0x80
    b69a:	aa08      	add	r2, sp, #32
    b69c:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    b69e:	7055      	strb	r5, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    b6a0:	2301      	movs	r3, #1
    b6a2:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
    b6a4:	70d5      	strb	r5, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
    b6a6:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
    b6a8:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
    b6aa:	2800      	cmp	r0, #0
    b6ac:	d100      	bne.n	b6b0 <i2c_master_init+0xb0>
    b6ae:	e0af      	b.n	b810 <i2c_master_init+0x210>
	pin_conf.mux_position = pad0 & 0xFFFF;
    b6b0:	ab08      	add	r3, sp, #32
    b6b2:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    b6b4:	2302      	movs	r3, #2
    b6b6:	aa08      	add	r2, sp, #32
    b6b8:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    b6ba:	0c00      	lsrs	r0, r0, #16
    b6bc:	b2c0      	uxtb	r0, r0
    b6be:	0011      	movs	r1, r2
    b6c0:	4b7d      	ldr	r3, [pc, #500]	; (b8b8 <i2c_master_init+0x2b8>)
    b6c2:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
    b6c4:	2f00      	cmp	r7, #0
    b6c6:	d100      	bne.n	b6ca <i2c_master_init+0xca>
    b6c8:	e0a7      	b.n	b81a <i2c_master_init+0x21a>
	pin_conf.mux_position = pad1 & 0xFFFF;
    b6ca:	ab08      	add	r3, sp, #32
    b6cc:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    b6ce:	2302      	movs	r3, #2
    b6d0:	aa08      	add	r2, sp, #32
    b6d2:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    b6d4:	0c3f      	lsrs	r7, r7, #16
    b6d6:	b2f8      	uxtb	r0, r7
    b6d8:	0011      	movs	r1, r2
    b6da:	4b77      	ldr	r3, [pc, #476]	; (b8b8 <i2c_master_init+0x2b8>)
    b6dc:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    b6de:	8aa3      	ldrh	r3, [r4, #20]
    b6e0:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
    b6e2:	8ae3      	ldrh	r3, [r4, #22]
    b6e4:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
    b6e6:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    b6e8:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
    b6ea:	2b00      	cmp	r3, #0
    b6ec:	d104      	bne.n	b6f8 <i2c_master_init+0xf8>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    b6ee:	4b73      	ldr	r3, [pc, #460]	; (b8bc <i2c_master_init+0x2bc>)
    b6f0:	789b      	ldrb	r3, [r3, #2]
    b6f2:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    b6f4:	0fdb      	lsrs	r3, r3, #31
    b6f6:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
    b6f8:	68a1      	ldr	r1, [r4, #8]
    b6fa:	6923      	ldr	r3, [r4, #16]
    b6fc:	430b      	orrs	r3, r1
    b6fe:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
    b700:	2224      	movs	r2, #36	; 0x24
    b702:	5ca2      	ldrb	r2, [r4, r2]
    b704:	2a00      	cmp	r2, #0
    b706:	d002      	beq.n	b70e <i2c_master_init+0x10e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    b708:	2280      	movs	r2, #128	; 0x80
    b70a:	05d2      	lsls	r2, r2, #23
    b70c:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
    b70e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    b710:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    b712:	222c      	movs	r2, #44	; 0x2c
    b714:	5ca2      	ldrb	r2, [r4, r2]
    b716:	2a00      	cmp	r2, #0
    b718:	d103      	bne.n	b722 <i2c_master_init+0x122>
    b71a:	2280      	movs	r2, #128	; 0x80
    b71c:	0492      	lsls	r2, r2, #18
    b71e:	4291      	cmp	r1, r2
    b720:	d102      	bne.n	b728 <i2c_master_init+0x128>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    b722:	2280      	movs	r2, #128	; 0x80
    b724:	0512      	lsls	r2, r2, #20
    b726:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
    b728:	222d      	movs	r2, #45	; 0x2d
    b72a:	5ca2      	ldrb	r2, [r4, r2]
    b72c:	2a00      	cmp	r2, #0
    b72e:	d002      	beq.n	b736 <i2c_master_init+0x136>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    b730:	2280      	movs	r2, #128	; 0x80
    b732:	0412      	lsls	r2, r2, #16
    b734:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
    b736:	222e      	movs	r2, #46	; 0x2e
    b738:	5ca2      	ldrb	r2, [r4, r2]
    b73a:	2a00      	cmp	r2, #0
    b73c:	d002      	beq.n	b744 <i2c_master_init+0x144>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    b73e:	2280      	movs	r2, #128	; 0x80
    b740:	03d2      	lsls	r2, r2, #15
    b742:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
    b744:	4642      	mov	r2, r8
    b746:	6812      	ldr	r2, [r2, #0]
    b748:	4313      	orrs	r3, r2
    b74a:	4642      	mov	r2, r8
    b74c:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    b74e:	2380      	movs	r3, #128	; 0x80
    b750:	005b      	lsls	r3, r3, #1
    b752:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    b754:	4648      	mov	r0, r9
    b756:	3014      	adds	r0, #20
    b758:	b2c0      	uxtb	r0, r0
    b75a:	4b59      	ldr	r3, [pc, #356]	; (b8c0 <i2c_master_init+0x2c0>)
    b75c:	4798      	blx	r3
    b75e:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
    b760:	23fa      	movs	r3, #250	; 0xfa
    b762:	009b      	lsls	r3, r3, #2
    b764:	6822      	ldr	r2, [r4, #0]
    b766:	435a      	muls	r2, r3
    b768:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    b76a:	6863      	ldr	r3, [r4, #4]
    b76c:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
    b76e:	4d55      	ldr	r5, [pc, #340]	; (b8c4 <i2c_master_init+0x2c4>)
    b770:	47a8      	blx	r5
    b772:	9000      	str	r0, [sp, #0]
    b774:	9101      	str	r1, [sp, #4]
    b776:	464b      	mov	r3, r9
    b778:	0058      	lsls	r0, r3, #1
    b77a:	47a8      	blx	r5
    b77c:	9002      	str	r0, [sp, #8]
    b77e:	9103      	str	r1, [sp, #12]
    b780:	8e20      	ldrh	r0, [r4, #48]	; 0x30
    b782:	47a8      	blx	r5
    b784:	9004      	str	r0, [sp, #16]
    b786:	9105      	str	r1, [sp, #20]
    b788:	4f4f      	ldr	r7, [pc, #316]	; (b8c8 <i2c_master_init+0x2c8>)
    b78a:	4a50      	ldr	r2, [pc, #320]	; (b8cc <i2c_master_init+0x2cc>)
    b78c:	4b50      	ldr	r3, [pc, #320]	; (b8d0 <i2c_master_init+0x2d0>)
    b78e:	9800      	ldr	r0, [sp, #0]
    b790:	9901      	ldr	r1, [sp, #4]
    b792:	47b8      	blx	r7
    b794:	0002      	movs	r2, r0
    b796:	000b      	movs	r3, r1
    b798:	9804      	ldr	r0, [sp, #16]
    b79a:	9905      	ldr	r1, [sp, #20]
    b79c:	47b8      	blx	r7
    b79e:	4e4d      	ldr	r6, [pc, #308]	; (b8d4 <i2c_master_init+0x2d4>)
    b7a0:	2200      	movs	r2, #0
    b7a2:	4b4d      	ldr	r3, [pc, #308]	; (b8d8 <i2c_master_init+0x2d8>)
    b7a4:	47b0      	blx	r6
    b7a6:	9004      	str	r0, [sp, #16]
    b7a8:	9105      	str	r1, [sp, #20]
    b7aa:	4648      	mov	r0, r9
    b7ac:	47a8      	blx	r5
    b7ae:	0002      	movs	r2, r0
    b7b0:	000b      	movs	r3, r1
    b7b2:	9804      	ldr	r0, [sp, #16]
    b7b4:	9905      	ldr	r1, [sp, #20]
    b7b6:	47b8      	blx	r7
    b7b8:	0002      	movs	r2, r0
    b7ba:	000b      	movs	r3, r1
    b7bc:	4d47      	ldr	r5, [pc, #284]	; (b8dc <i2c_master_init+0x2dc>)
    b7be:	9800      	ldr	r0, [sp, #0]
    b7c0:	9901      	ldr	r1, [sp, #4]
    b7c2:	47a8      	blx	r5
    b7c4:	9a02      	ldr	r2, [sp, #8]
    b7c6:	9b03      	ldr	r3, [sp, #12]
    b7c8:	47b0      	blx	r6
    b7ca:	2200      	movs	r2, #0
    b7cc:	4b44      	ldr	r3, [pc, #272]	; (b8e0 <i2c_master_init+0x2e0>)
    b7ce:	47a8      	blx	r5
    b7d0:	9a02      	ldr	r2, [sp, #8]
    b7d2:	9b03      	ldr	r3, [sp, #12]
    b7d4:	4d43      	ldr	r5, [pc, #268]	; (b8e4 <i2c_master_init+0x2e4>)
    b7d6:	47a8      	blx	r5
    b7d8:	4b43      	ldr	r3, [pc, #268]	; (b8e8 <i2c_master_init+0x2e8>)
    b7da:	4798      	blx	r3
    b7dc:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    b7de:	2380      	movs	r3, #128	; 0x80
    b7e0:	049b      	lsls	r3, r3, #18
    b7e2:	68a2      	ldr	r2, [r4, #8]
    b7e4:	429a      	cmp	r2, r3
    b7e6:	d01e      	beq.n	b826 <i2c_master_init+0x226>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    b7e8:	0003      	movs	r3, r0
    b7ea:	2040      	movs	r0, #64	; 0x40
    b7ec:	2dff      	cmp	r5, #255	; 0xff
    b7ee:	d900      	bls.n	b7f2 <i2c_master_init+0x1f2>
    b7f0:	e72d      	b.n	b64e <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
    b7f2:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
    b7f4:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    b7f6:	25ff      	movs	r5, #255	; 0xff
    b7f8:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    b7fa:	0624      	lsls	r4, r4, #24
    b7fc:	4325      	orrs	r5, r4
    b7fe:	0400      	lsls	r0, r0, #16
    b800:	23ff      	movs	r3, #255	; 0xff
    b802:	041b      	lsls	r3, r3, #16
    b804:	4018      	ands	r0, r3
    b806:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    b808:	4643      	mov	r3, r8
    b80a:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
    b80c:	2000      	movs	r0, #0
    b80e:	e71e      	b.n	b64e <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    b810:	2100      	movs	r1, #0
    b812:	4640      	mov	r0, r8
    b814:	4b35      	ldr	r3, [pc, #212]	; (b8ec <i2c_master_init+0x2ec>)
    b816:	4798      	blx	r3
    b818:	e74a      	b.n	b6b0 <i2c_master_init+0xb0>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    b81a:	2101      	movs	r1, #1
    b81c:	4640      	mov	r0, r8
    b81e:	4b33      	ldr	r3, [pc, #204]	; (b8ec <i2c_master_init+0x2ec>)
    b820:	4798      	blx	r3
    b822:	0007      	movs	r7, r0
    b824:	e751      	b.n	b6ca <i2c_master_init+0xca>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    b826:	26fa      	movs	r6, #250	; 0xfa
    b828:	00b6      	lsls	r6, r6, #2
    b82a:	4653      	mov	r3, sl
    b82c:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    b82e:	9800      	ldr	r0, [sp, #0]
    b830:	9901      	ldr	r1, [sp, #4]
    b832:	0002      	movs	r2, r0
    b834:	000b      	movs	r3, r1
    b836:	4c27      	ldr	r4, [pc, #156]	; (b8d4 <i2c_master_init+0x2d4>)
    b838:	47a0      	blx	r4
    b83a:	9000      	str	r0, [sp, #0]
    b83c:	9101      	str	r1, [sp, #4]
    b83e:	0030      	movs	r0, r6
    b840:	4b20      	ldr	r3, [pc, #128]	; (b8c4 <i2c_master_init+0x2c4>)
    b842:	4798      	blx	r3
    b844:	2200      	movs	r2, #0
    b846:	4b2a      	ldr	r3, [pc, #168]	; (b8f0 <i2c_master_init+0x2f0>)
    b848:	47b8      	blx	r7
    b84a:	0002      	movs	r2, r0
    b84c:	000b      	movs	r3, r1
    b84e:	9800      	ldr	r0, [sp, #0]
    b850:	9901      	ldr	r1, [sp, #4]
    b852:	4c24      	ldr	r4, [pc, #144]	; (b8e4 <i2c_master_init+0x2e4>)
    b854:	47a0      	blx	r4
    b856:	2200      	movs	r2, #0
    b858:	4b21      	ldr	r3, [pc, #132]	; (b8e0 <i2c_master_init+0x2e0>)
    b85a:	4c20      	ldr	r4, [pc, #128]	; (b8dc <i2c_master_init+0x2dc>)
    b85c:	47a0      	blx	r4
    b85e:	4b22      	ldr	r3, [pc, #136]	; (b8e8 <i2c_master_init+0x2e8>)
    b860:	4798      	blx	r3
    b862:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
    b864:	d00c      	beq.n	b880 <i2c_master_init+0x280>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    b866:	0031      	movs	r1, r6
    b868:	9807      	ldr	r0, [sp, #28]
    b86a:	4b22      	ldr	r3, [pc, #136]	; (b8f4 <i2c_master_init+0x2f4>)
    b86c:	4798      	blx	r3
    b86e:	3802      	subs	r0, #2
    b870:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    b872:	002b      	movs	r3, r5
    b874:	2dff      	cmp	r5, #255	; 0xff
    b876:	d80c      	bhi.n	b892 <i2c_master_init+0x292>
    b878:	28ff      	cmp	r0, #255	; 0xff
    b87a:	d9bc      	bls.n	b7f6 <i2c_master_init+0x1f6>
    b87c:	2040      	movs	r0, #64	; 0x40
    b87e:	e6e6      	b.n	b64e <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    b880:	0071      	lsls	r1, r6, #1
    b882:	1e48      	subs	r0, r1, #1
    b884:	9b07      	ldr	r3, [sp, #28]
    b886:	469c      	mov	ip, r3
    b888:	4460      	add	r0, ip
    b88a:	4b1a      	ldr	r3, [pc, #104]	; (b8f4 <i2c_master_init+0x2f4>)
    b88c:	4798      	blx	r3
    b88e:	3801      	subs	r0, #1
    b890:	e7ef      	b.n	b872 <i2c_master_init+0x272>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    b892:	2040      	movs	r0, #64	; 0x40
    b894:	e6db      	b.n	b64e <i2c_master_init+0x4e>
    b896:	46c0      	nop			; (mov r8, r8)
    b898:	0000e781 	.word	0x0000e781
    b89c:	40000400 	.word	0x40000400
    b8a0:	0000fc99 	.word	0x0000fc99
    b8a4:	0000fc0d 	.word	0x0000fc0d
    b8a8:	0000e5bd 	.word	0x0000e5bd
    b8ac:	0000bbbd 	.word	0x0000bbbd
    b8b0:	0000e7bd 	.word	0x0000e7bd
    b8b4:	200005dc 	.word	0x200005dc
    b8b8:	0000fd91 	.word	0x0000fd91
    b8bc:	41002000 	.word	0x41002000
    b8c0:	0000fcb5 	.word	0x0000fcb5
    b8c4:	00013aa1 	.word	0x00013aa1
    b8c8:	00012f0d 	.word	0x00012f0d
    b8cc:	e826d695 	.word	0xe826d695
    b8d0:	3e112e0b 	.word	0x3e112e0b
    b8d4:	00012285 	.word	0x00012285
    b8d8:	40240000 	.word	0x40240000
    b8dc:	0001340d 	.word	0x0001340d
    b8e0:	3ff00000 	.word	0x3ff00000
    b8e4:	000128a5 	.word	0x000128a5
    b8e8:	00013a39 	.word	0x00013a39
    b8ec:	0000e609 	.word	0x0000e609
    b8f0:	40080000 	.word	0x40080000
    b8f4:	00011f45 	.word	0x00011f45

0000b8f8 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    b8f8:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    b8fa:	7e1a      	ldrb	r2, [r3, #24]
    b8fc:	0792      	lsls	r2, r2, #30
    b8fe:	d507      	bpl.n	b910 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    b900:	2202      	movs	r2, #2
    b902:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    b904:	8b5b      	ldrh	r3, [r3, #26]
    b906:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    b908:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    b90a:	17db      	asrs	r3, r3, #31
    b90c:	4018      	ands	r0, r3
}
    b90e:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    b910:	8b5a      	ldrh	r2, [r3, #26]
    b912:	0752      	lsls	r2, r2, #29
    b914:	d506      	bpl.n	b924 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    b916:	6859      	ldr	r1, [r3, #4]
    b918:	22c0      	movs	r2, #192	; 0xc0
    b91a:	0292      	lsls	r2, r2, #10
    b91c:	430a      	orrs	r2, r1
    b91e:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
    b920:	2018      	movs	r0, #24
    b922:	e7f4      	b.n	b90e <_i2c_master_address_response+0x16>
	return STATUS_OK;
    b924:	2000      	movs	r0, #0
    b926:	e7f2      	b.n	b90e <_i2c_master_address_response+0x16>

0000b928 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    b928:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    b92a:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    b92c:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    b92e:	2401      	movs	r4, #1
    b930:	2502      	movs	r5, #2
    b932:	7e11      	ldrb	r1, [r2, #24]
    b934:	4221      	tst	r1, r4
    b936:	d10b      	bne.n	b950 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    b938:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    b93a:	4229      	tst	r1, r5
    b93c:	d106      	bne.n	b94c <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    b93e:	3301      	adds	r3, #1
    b940:	b29b      	uxth	r3, r3
    b942:	8901      	ldrh	r1, [r0, #8]
    b944:	4299      	cmp	r1, r3
    b946:	d8f4      	bhi.n	b932 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
    b948:	2012      	movs	r0, #18
    b94a:	e002      	b.n	b952 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
    b94c:	2000      	movs	r0, #0
    b94e:	e000      	b.n	b952 <_i2c_master_wait_for_bus+0x2a>
    b950:	2000      	movs	r0, #0
}
    b952:	bd30      	pop	{r4, r5, pc}

0000b954 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    b954:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    b956:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    b958:	6862      	ldr	r2, [r4, #4]
    b95a:	2380      	movs	r3, #128	; 0x80
    b95c:	02db      	lsls	r3, r3, #11
    b95e:	4313      	orrs	r3, r2
    b960:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    b962:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    b964:	4b02      	ldr	r3, [pc, #8]	; (b970 <_i2c_master_send_hs_master_code+0x1c>)
    b966:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    b968:	2301      	movs	r3, #1
    b96a:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    b96c:	bd10      	pop	{r4, pc}
    b96e:	46c0      	nop			; (mov r8, r8)
    b970:	0000b929 	.word	0x0000b929

0000b974 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    b974:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    b976:	2207      	movs	r2, #7
    b978:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    b97a:	421a      	tst	r2, r3
    b97c:	d1fc      	bne.n	b978 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    b97e:	4770      	bx	lr

0000b980 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    b980:	b570      	push	{r4, r5, r6, lr}
    b982:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    b984:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    b986:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    b988:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
    b98a:	8b83      	ldrh	r3, [r0, #28]
    b98c:	1aed      	subs	r5, r5, r3
    b98e:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    b990:	8b83      	ldrh	r3, [r0, #28]
    b992:	3b01      	subs	r3, #1
    b994:	b29b      	uxth	r3, r3
    b996:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
    b998:	0113      	lsls	r3, r2, #4
    b99a:	d51d      	bpl.n	b9d8 <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
    b99c:	7ac3      	ldrb	r3, [r0, #11]
    b99e:	2b00      	cmp	r3, #0
    b9a0:	d003      	beq.n	b9aa <_i2c_master_read+0x2a>
    b9a2:	8b83      	ldrh	r3, [r0, #28]
    b9a4:	b29b      	uxth	r3, r3
    b9a6:	2b01      	cmp	r3, #1
    b9a8:	d010      	beq.n	b9cc <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
    b9aa:	8ba3      	ldrh	r3, [r4, #28]
    b9ac:	b29b      	uxth	r3, r3
    b9ae:	2b00      	cmp	r3, #0
    b9b0:	d102      	bne.n	b9b8 <_i2c_master_read+0x38>
		if (module->send_stop) {
    b9b2:	7aa3      	ldrb	r3, [r4, #10]
    b9b4:	2b00      	cmp	r3, #0
    b9b6:	d11c      	bne.n	b9f2 <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    b9b8:	0020      	movs	r0, r4
    b9ba:	4b12      	ldr	r3, [pc, #72]	; (ba04 <_i2c_master_read+0x84>)
    b9bc:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    b9be:	6a23      	ldr	r3, [r4, #32]
    b9c0:	195d      	adds	r5, r3, r5
    b9c2:	2328      	movs	r3, #40	; 0x28
    b9c4:	5cf3      	ldrb	r3, [r6, r3]
    b9c6:	b2db      	uxtb	r3, r3
    b9c8:	702b      	strb	r3, [r5, #0]
}
    b9ca:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    b9cc:	6872      	ldr	r2, [r6, #4]
    b9ce:	2380      	movs	r3, #128	; 0x80
    b9d0:	02db      	lsls	r3, r3, #11
    b9d2:	4313      	orrs	r3, r2
    b9d4:	6073      	str	r3, [r6, #4]
    b9d6:	e7e8      	b.n	b9aa <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
    b9d8:	7ac3      	ldrb	r3, [r0, #11]
    b9da:	2b00      	cmp	r3, #0
    b9dc:	d0e5      	beq.n	b9aa <_i2c_master_read+0x2a>
    b9de:	8b83      	ldrh	r3, [r0, #28]
    b9e0:	b29b      	uxth	r3, r3
    b9e2:	2b00      	cmp	r3, #0
    b9e4:	d1e1      	bne.n	b9aa <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    b9e6:	6872      	ldr	r2, [r6, #4]
    b9e8:	2380      	movs	r3, #128	; 0x80
    b9ea:	02db      	lsls	r3, r3, #11
    b9ec:	4313      	orrs	r3, r2
    b9ee:	6073      	str	r3, [r6, #4]
    b9f0:	e7db      	b.n	b9aa <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
    b9f2:	0020      	movs	r0, r4
    b9f4:	4b03      	ldr	r3, [pc, #12]	; (ba04 <_i2c_master_read+0x84>)
    b9f6:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    b9f8:	6872      	ldr	r2, [r6, #4]
    b9fa:	23c0      	movs	r3, #192	; 0xc0
    b9fc:	029b      	lsls	r3, r3, #10
    b9fe:	4313      	orrs	r3, r2
    ba00:	6073      	str	r3, [r6, #4]
    ba02:	e7d9      	b.n	b9b8 <_i2c_master_read+0x38>
    ba04:	0000b975 	.word	0x0000b975

0000ba08 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    ba08:	b570      	push	{r4, r5, r6, lr}
    ba0a:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    ba0c:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    ba0e:	8b6b      	ldrh	r3, [r5, #26]
    ba10:	075b      	lsls	r3, r3, #29
    ba12:	d503      	bpl.n	ba1c <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    ba14:	221e      	movs	r2, #30
    ba16:	2325      	movs	r3, #37	; 0x25
    ba18:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
    ba1a:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
    ba1c:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
    ba1e:	8b83      	ldrh	r3, [r0, #28]
    ba20:	1af6      	subs	r6, r6, r3
    ba22:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
    ba24:	8b83      	ldrh	r3, [r0, #28]
    ba26:	3b01      	subs	r3, #1
    ba28:	b29b      	uxth	r3, r3
    ba2a:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
    ba2c:	4b04      	ldr	r3, [pc, #16]	; (ba40 <_i2c_master_write+0x38>)
    ba2e:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    ba30:	6a23      	ldr	r3, [r4, #32]
    ba32:	199e      	adds	r6, r3, r6
    ba34:	7833      	ldrb	r3, [r6, #0]
    ba36:	b2db      	uxtb	r3, r3
    ba38:	2228      	movs	r2, #40	; 0x28
    ba3a:	54ab      	strb	r3, [r5, r2]
    ba3c:	e7ed      	b.n	ba1a <_i2c_master_write+0x12>
    ba3e:	46c0      	nop			; (mov r8, r8)
    ba40:	0000b975 	.word	0x0000b975

0000ba44 <_i2c_master_write_packet>:
 * \retval STATUS_BUSY If module is currently busy with another transfer
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    ba44:	b570      	push	{r4, r5, r6, lr}
    ba46:	0005      	movs	r5, r0
    ba48:	000c      	movs	r4, r1
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    ba4a:	6806      	ldr	r6, [r0, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
    ba4c:	7a4b      	ldrb	r3, [r1, #9]
    ba4e:	2b00      	cmp	r3, #0
    ba50:	d11a      	bne.n	ba88 <_i2c_master_write_packet+0x44>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    ba52:	6873      	ldr	r3, [r6, #4]
    ba54:	4a13      	ldr	r2, [pc, #76]	; (baa4 <_i2c_master_write_packet+0x60>)
    ba56:	4013      	ands	r3, r2
    ba58:	6073      	str	r3, [r6, #4]

	/* Save packet to software module */
	module->buffer             = packet->data;
    ba5a:	6863      	ldr	r3, [r4, #4]
    ba5c:	622b      	str	r3, [r5, #32]
	module->buffer_remaining   = packet->data_length;
    ba5e:	8863      	ldrh	r3, [r4, #2]
    ba60:	83ab      	strh	r3, [r5, #28]
	module->transfer_direction = I2C_TRANSFER_WRITE;
    ba62:	2200      	movs	r2, #0
    ba64:	2324      	movs	r3, #36	; 0x24
    ba66:	54ea      	strb	r2, [r5, r3]
	module->status             = STATUS_BUSY;
    ba68:	3205      	adds	r2, #5
    ba6a:	3301      	adds	r3, #1
    ba6c:	54ea      	strb	r2, [r5, r3]

	/* Enable interrupts */
	i2c_module->INTENSET.reg =
    ba6e:	3b22      	subs	r3, #34	; 0x22
    ba70:	75b3      	strb	r3, [r6, #22]
			SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB;

	/* Set address and direction bit, will send start command on bus */
	if (packet->ten_bit_address) {
    ba72:	7a23      	ldrb	r3, [r4, #8]
    ba74:	2b00      	cmp	r3, #0
    ba76:	d10b      	bne.n	ba90 <_i2c_master_write_packet+0x4c>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    ba78:	8823      	ldrh	r3, [r4, #0]
    ba7a:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    ba7c:	7a62      	ldrb	r2, [r4, #9]
    ba7e:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    ba80:	4313      	orrs	r3, r2
    ba82:	6273      	str	r3, [r6, #36]	; 0x24
	}

	return STATUS_OK;
}
    ba84:	2000      	movs	r0, #0
    ba86:	bd70      	pop	{r4, r5, r6, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    ba88:	7a89      	ldrb	r1, [r1, #10]
    ba8a:	4b07      	ldr	r3, [pc, #28]	; (baa8 <_i2c_master_write_packet+0x64>)
    ba8c:	4798      	blx	r3
    ba8e:	e7e0      	b.n	ba52 <_i2c_master_write_packet+0xe>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    ba90:	8823      	ldrh	r3, [r4, #0]
    ba92:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    ba94:	7a62      	ldrb	r2, [r4, #9]
    ba96:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    ba98:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    ba9a:	2280      	movs	r2, #128	; 0x80
    ba9c:	0212      	lsls	r2, r2, #8
    ba9e:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    baa0:	6273      	str	r3, [r6, #36]	; 0x24
    baa2:	e7ef      	b.n	ba84 <_i2c_master_write_packet+0x40>
    baa4:	fffbffff 	.word	0xfffbffff
    baa8:	0000b955 	.word	0x0000b955

0000baac <_i2c_master_read_packet>:
{
    baac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    baae:	0005      	movs	r5, r0
    bab0:	000c      	movs	r4, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    bab2:	6806      	ldr	r6, [r0, #0]
	module->buffer             = packet->data;
    bab4:	684b      	ldr	r3, [r1, #4]
    bab6:	6203      	str	r3, [r0, #32]
	module->buffer_remaining   = packet->data_length;
    bab8:	884b      	ldrh	r3, [r1, #2]
    baba:	8383      	strh	r3, [r0, #28]
	module->transfer_direction = I2C_TRANSFER_READ;
    babc:	2201      	movs	r2, #1
    babe:	2324      	movs	r3, #36	; 0x24
    bac0:	54c2      	strb	r2, [r0, r3]
	module->status             = STATUS_BUSY;
    bac2:	3204      	adds	r2, #4
    bac4:	3301      	adds	r3, #1
    bac6:	54c2      	strb	r2, [r0, r3]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    bac8:	6837      	ldr	r7, [r6, #0]
    baca:	013f      	lsls	r7, r7, #4
    bacc:	0fff      	lsrs	r7, r7, #31
	if (packet->high_speed) {
    bace:	7a4b      	ldrb	r3, [r1, #9]
    bad0:	2b00      	cmp	r3, #0
    bad2:	d117      	bne.n	bb04 <_i2c_master_read_packet+0x58>
	if ((sclsm_flag) && (packet->data_length == 1)) {
    bad4:	2f00      	cmp	r7, #0
    bad6:	d002      	beq.n	bade <_i2c_master_read_packet+0x32>
    bad8:	8863      	ldrh	r3, [r4, #2]
    bada:	2b01      	cmp	r3, #1
    badc:	d016      	beq.n	bb0c <_i2c_master_read_packet+0x60>
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    bade:	6873      	ldr	r3, [r6, #4]
    bae0:	4a20      	ldr	r2, [pc, #128]	; (bb64 <_i2c_master_read_packet+0xb8>)
    bae2:	4013      	ands	r3, r2
    bae4:	6073      	str	r3, [r6, #4]
	if (packet->ten_bit_address) {
    bae6:	7a23      	ldrb	r3, [r4, #8]
    bae8:	2b00      	cmp	r3, #0
    baea:	d115      	bne.n	bb18 <_i2c_master_read_packet+0x6c>
		i2c_module->INTENSET.reg =
    baec:	2303      	movs	r3, #3
    baee:	75b3      	strb	r3, [r6, #22]
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    baf0:	8823      	ldrh	r3, [r4, #0]
    baf2:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    baf4:	7a62      	ldrb	r2, [r4, #9]
    baf6:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    baf8:	4313      	orrs	r3, r2
    bafa:	2201      	movs	r2, #1
    bafc:	4313      	orrs	r3, r2
    bafe:	6273      	str	r3, [r6, #36]	; 0x24
	return STATUS_OK;
    bb00:	2000      	movs	r0, #0
}
    bb02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    bb04:	7a89      	ldrb	r1, [r1, #10]
    bb06:	4b18      	ldr	r3, [pc, #96]	; (bb68 <_i2c_master_read_packet+0xbc>)
    bb08:	4798      	blx	r3
    bb0a:	e7e3      	b.n	bad4 <_i2c_master_read_packet+0x28>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    bb0c:	6872      	ldr	r2, [r6, #4]
    bb0e:	2380      	movs	r3, #128	; 0x80
    bb10:	02db      	lsls	r3, r3, #11
    bb12:	4313      	orrs	r3, r2
    bb14:	6073      	str	r3, [r6, #4]
    bb16:	e7e6      	b.n	bae6 <_i2c_master_read_packet+0x3a>
		i2c_module->ADDR.reg = (packet->address << 1) |
    bb18:	8823      	ldrh	r3, [r4, #0]
    bb1a:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    bb1c:	7a62      	ldrb	r2, [r4, #9]
    bb1e:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
    bb20:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    bb22:	2280      	movs	r2, #128	; 0x80
    bb24:	0212      	lsls	r2, r2, #8
    bb26:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
    bb28:	6273      	str	r3, [r6, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
    bb2a:	0028      	movs	r0, r5
    bb2c:	4b0f      	ldr	r3, [pc, #60]	; (bb6c <_i2c_master_read_packet+0xc0>)
    bb2e:	4798      	blx	r3
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    bb30:	6873      	ldr	r3, [r6, #4]
    bb32:	4a0c      	ldr	r2, [pc, #48]	; (bb64 <_i2c_master_read_packet+0xb8>)
    bb34:	4013      	ands	r3, r2
    bb36:	6073      	str	r3, [r6, #4]
		if (tmp_status == STATUS_OK) {
    bb38:	2800      	cmp	r0, #0
    bb3a:	d1e2      	bne.n	bb02 <_i2c_master_read_packet+0x56>
			tmp_status = _i2c_master_address_response(module);
    bb3c:	0028      	movs	r0, r5
    bb3e:	4b0c      	ldr	r3, [pc, #48]	; (bb70 <_i2c_master_read_packet+0xc4>)
    bb40:	4798      	blx	r3
		if (tmp_status == STATUS_OK) {
    bb42:	2800      	cmp	r0, #0
    bb44:	d1dd      	bne.n	bb02 <_i2c_master_read_packet+0x56>
			i2c_module->INTENSET.reg =
    bb46:	2303      	movs	r3, #3
    bb48:	75b3      	strb	r3, [r6, #22]
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    bb4a:	8823      	ldrh	r3, [r4, #0]
    bb4c:	0a1b      	lsrs	r3, r3, #8
    bb4e:	2278      	movs	r2, #120	; 0x78
    bb50:	4313      	orrs	r3, r2
    bb52:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    bb54:	7a62      	ldrb	r2, [r4, #9]
    bb56:	0392      	lsls	r2, r2, #14
    bb58:	2101      	movs	r1, #1
    bb5a:	430a      	orrs	r2, r1
    bb5c:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    bb5e:	6273      	str	r3, [r6, #36]	; 0x24
    bb60:	e7cf      	b.n	bb02 <_i2c_master_read_packet+0x56>
    bb62:	46c0      	nop			; (mov r8, r8)
    bb64:	fffbffff 	.word	0xfffbffff
    bb68:	0000b955 	.word	0x0000b955
    bb6c:	0000b929 	.word	0x0000b929
    bb70:	0000b8f9 	.word	0x0000b8f9

0000bb74 <i2c_master_read_packet_job>:
{
    bb74:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
    bb76:	8b83      	ldrh	r3, [r0, #28]
    bb78:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    bb7a:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
    bb7c:	2b00      	cmp	r3, #0
    bb7e:	d001      	beq.n	bb84 <i2c_master_read_packet_job+0x10>
}
    bb80:	0010      	movs	r0, r2
    bb82:	bd10      	pop	{r4, pc}
	module->send_stop = true;
    bb84:	3301      	adds	r3, #1
    bb86:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    bb88:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
    bb8a:	4b02      	ldr	r3, [pc, #8]	; (bb94 <i2c_master_read_packet_job+0x20>)
    bb8c:	4798      	blx	r3
    bb8e:	0002      	movs	r2, r0
    bb90:	e7f6      	b.n	bb80 <i2c_master_read_packet_job+0xc>
    bb92:	46c0      	nop			; (mov r8, r8)
    bb94:	0000baad 	.word	0x0000baad

0000bb98 <i2c_master_write_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_master_write_packet_job(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    bb98:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with another job. */
	if (module->buffer_remaining > 0) {
    bb9a:	8b83      	ldrh	r3, [r0, #28]
    bb9c:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    bb9e:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
    bba0:	2b00      	cmp	r3, #0
    bba2:	d001      	beq.n	bba8 <i2c_master_write_packet_job+0x10>
	/* Make sure we send STOP at end*/
	module->send_stop = true;
	module->send_nack = true;
	/* Start write operation */
	return _i2c_master_write_packet(module, packet);
}
    bba4:	0010      	movs	r0, r2
    bba6:	bd10      	pop	{r4, pc}
	module->send_stop = true;
    bba8:	3301      	adds	r3, #1
    bbaa:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    bbac:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
    bbae:	4b02      	ldr	r3, [pc, #8]	; (bbb8 <i2c_master_write_packet_job+0x20>)
    bbb0:	4798      	blx	r3
    bbb2:	0002      	movs	r2, r0
    bbb4:	e7f6      	b.n	bba4 <i2c_master_write_packet_job+0xc>
    bbb6:	46c0      	nop			; (mov r8, r8)
    bbb8:	0000ba45 	.word	0x0000ba45

0000bbbc <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    bbbc:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    bbbe:	0080      	lsls	r0, r0, #2
    bbc0:	4b75      	ldr	r3, [pc, #468]	; (bd98 <_i2c_master_interrupt_handler+0x1dc>)
    bbc2:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    bbc4:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    bbc6:	682b      	ldr	r3, [r5, #0]
    bbc8:	011b      	lsls	r3, r3, #4
    bbca:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    bbcc:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
    bbce:	7e26      	ldrb	r6, [r4, #24]
    bbd0:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    bbd2:	8b63      	ldrh	r3, [r4, #26]
    bbd4:	b29b      	uxth	r3, r3
    bbd6:	2b00      	cmp	r3, #0
    bbd8:	d103      	bne.n	bbe2 <_i2c_master_interrupt_handler+0x26>
    bbda:	8ba3      	ldrh	r3, [r4, #28]
    bbdc:	b29b      	uxth	r3, r3
    bbde:	2b00      	cmp	r3, #0
    bbe0:	d123      	bne.n	bc2a <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    bbe2:	8b63      	ldrh	r3, [r4, #26]
    bbe4:	b29b      	uxth	r3, r3
    bbe6:	2b00      	cmp	r3, #0
    bbe8:	d008      	beq.n	bbfc <_i2c_master_interrupt_handler+0x40>
    bbea:	8ba3      	ldrh	r3, [r4, #28]
    bbec:	b29b      	uxth	r3, r3
    bbee:	2b00      	cmp	r3, #0
    bbf0:	d104      	bne.n	bbfc <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
    bbf2:	3325      	adds	r3, #37	; 0x25
    bbf4:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    bbf6:	2b05      	cmp	r3, #5
    bbf8:	d100      	bne.n	bbfc <_i2c_master_interrupt_handler+0x40>
    bbfa:	e06d      	b.n	bcd8 <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    bbfc:	8b63      	ldrh	r3, [r4, #26]
    bbfe:	b29b      	uxth	r3, r3
    bc00:	2b00      	cmp	r3, #0
    bc02:	d024      	beq.n	bc4e <_i2c_master_interrupt_handler+0x92>
    bc04:	8ba3      	ldrh	r3, [r4, #28]
    bc06:	b29b      	uxth	r3, r3
    bc08:	2b00      	cmp	r3, #0
    bc0a:	d020      	beq.n	bc4e <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    bc0c:	8b6b      	ldrh	r3, [r5, #26]
    bc0e:	069b      	lsls	r3, r3, #26
    bc10:	d500      	bpl.n	bc14 <_i2c_master_interrupt_handler+0x58>
    bc12:	e081      	b.n	bd18 <_i2c_master_interrupt_handler+0x15c>
    bc14:	2a00      	cmp	r2, #0
    bc16:	d004      	beq.n	bc22 <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    bc18:	8ba3      	ldrh	r3, [r4, #28]
    bc1a:	b29b      	uxth	r3, r3
    bc1c:	2b01      	cmp	r3, #1
    bc1e:	d100      	bne.n	bc22 <_i2c_master_interrupt_handler+0x66>
    bc20:	e07a      	b.n	bd18 <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
    bc22:	2241      	movs	r2, #65	; 0x41
    bc24:	2325      	movs	r3, #37	; 0x25
    bc26:	54e2      	strb	r2, [r4, r3]
    bc28:	e011      	b.n	bc4e <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    bc2a:	7e2b      	ldrb	r3, [r5, #24]
    bc2c:	07db      	lsls	r3, r3, #31
    bc2e:	d507      	bpl.n	bc40 <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    bc30:	2301      	movs	r3, #1
    bc32:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    bc34:	8b6b      	ldrh	r3, [r5, #26]
    bc36:	079b      	lsls	r3, r3, #30
    bc38:	d52e      	bpl.n	bc98 <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
    bc3a:	2241      	movs	r2, #65	; 0x41
    bc3c:	2325      	movs	r3, #37	; 0x25
    bc3e:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
    bc40:	8ba3      	ldrh	r3, [r4, #28]
    bc42:	b29b      	uxth	r3, r3
    bc44:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
    bc46:	2325      	movs	r3, #37	; 0x25
    bc48:	5ce3      	ldrb	r3, [r4, r3]
    bc4a:	2b05      	cmp	r3, #5
    bc4c:	d038      	beq.n	bcc0 <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    bc4e:	8b63      	ldrh	r3, [r4, #26]
    bc50:	b29b      	uxth	r3, r3
    bc52:	2b00      	cmp	r3, #0
    bc54:	d007      	beq.n	bc66 <_i2c_master_interrupt_handler+0xaa>
    bc56:	8ba3      	ldrh	r3, [r4, #28]
    bc58:	b29b      	uxth	r3, r3
    bc5a:	2b00      	cmp	r3, #0
    bc5c:	d103      	bne.n	bc66 <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
    bc5e:	3325      	adds	r3, #37	; 0x25
    bc60:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    bc62:	2b05      	cmp	r3, #5
    bc64:	d064      	beq.n	bd30 <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    bc66:	2325      	movs	r3, #37	; 0x25
    bc68:	5ce3      	ldrb	r3, [r4, r3]
    bc6a:	2b05      	cmp	r3, #5
    bc6c:	d013      	beq.n	bc96 <_i2c_master_interrupt_handler+0xda>
    bc6e:	2325      	movs	r3, #37	; 0x25
    bc70:	5ce3      	ldrb	r3, [r4, r3]
    bc72:	2b00      	cmp	r3, #0
    bc74:	d00f      	beq.n	bc96 <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    bc76:	2303      	movs	r3, #3
    bc78:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    bc7a:	2300      	movs	r3, #0
    bc7c:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    bc7e:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    bc80:	3325      	adds	r3, #37	; 0x25
    bc82:	5ce3      	ldrb	r3, [r4, r3]
    bc84:	2b41      	cmp	r3, #65	; 0x41
    bc86:	d003      	beq.n	bc90 <_i2c_master_interrupt_handler+0xd4>
    bc88:	7aa3      	ldrb	r3, [r4, #10]
    bc8a:	2b00      	cmp	r3, #0
    bc8c:	d000      	beq.n	bc90 <_i2c_master_interrupt_handler+0xd4>
    bc8e:	e075      	b.n	bd7c <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    bc90:	0773      	lsls	r3, r6, #29
    bc92:	d500      	bpl.n	bc96 <_i2c_master_interrupt_handler+0xda>
    bc94:	e07b      	b.n	bd8e <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
    bc96:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    bc98:	8b6b      	ldrh	r3, [r5, #26]
    bc9a:	075b      	lsls	r3, r3, #29
    bc9c:	d5d0      	bpl.n	bc40 <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    bc9e:	2218      	movs	r2, #24
    bca0:	2325      	movs	r3, #37	; 0x25
    bca2:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
    bca4:	2300      	movs	r3, #0
    bca6:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
    bca8:	7aa3      	ldrb	r3, [r4, #10]
    bcaa:	2b00      	cmp	r3, #0
    bcac:	d0c8      	beq.n	bc40 <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
    bcae:	0020      	movs	r0, r4
    bcb0:	4b3a      	ldr	r3, [pc, #232]	; (bd9c <_i2c_master_interrupt_handler+0x1e0>)
    bcb2:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    bcb4:	686a      	ldr	r2, [r5, #4]
    bcb6:	23c0      	movs	r3, #192	; 0xc0
    bcb8:	029b      	lsls	r3, r3, #10
    bcba:	4313      	orrs	r3, r2
    bcbc:	606b      	str	r3, [r5, #4]
    bcbe:	e7bf      	b.n	bc40 <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    bcc0:	331f      	adds	r3, #31
    bcc2:	5ce3      	ldrb	r3, [r4, r3]
    bcc4:	2b00      	cmp	r3, #0
    bcc6:	d003      	beq.n	bcd0 <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
    bcc8:	0020      	movs	r0, r4
    bcca:	4b35      	ldr	r3, [pc, #212]	; (bda0 <_i2c_master_interrupt_handler+0x1e4>)
    bccc:	4798      	blx	r3
    bcce:	e7be      	b.n	bc4e <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
    bcd0:	0020      	movs	r0, r4
    bcd2:	4b34      	ldr	r3, [pc, #208]	; (bda4 <_i2c_master_interrupt_handler+0x1e8>)
    bcd4:	4798      	blx	r3
    bcd6:	e7ba      	b.n	bc4e <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    bcd8:	331f      	adds	r3, #31
    bcda:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    bcdc:	2b00      	cmp	r3, #0
    bcde:	d000      	beq.n	bce2 <_i2c_master_interrupt_handler+0x126>
    bce0:	e78c      	b.n	bbfc <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
    bce2:	3303      	adds	r3, #3
    bce4:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    bce6:	2300      	movs	r3, #0
    bce8:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    bcea:	3325      	adds	r3, #37	; 0x25
    bcec:	2200      	movs	r2, #0
    bcee:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
    bcf0:	7aa3      	ldrb	r3, [r4, #10]
    bcf2:	2b00      	cmp	r3, #0
    bcf4:	d107      	bne.n	bd06 <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    bcf6:	2301      	movs	r3, #1
    bcf8:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    bcfa:	07f3      	lsls	r3, r6, #31
    bcfc:	d5a7      	bpl.n	bc4e <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    bcfe:	68e3      	ldr	r3, [r4, #12]
    bd00:	0020      	movs	r0, r4
    bd02:	4798      	blx	r3
    bd04:	e7a3      	b.n	bc4e <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
    bd06:	0020      	movs	r0, r4
    bd08:	4b24      	ldr	r3, [pc, #144]	; (bd9c <_i2c_master_interrupt_handler+0x1e0>)
    bd0a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    bd0c:	686a      	ldr	r2, [r5, #4]
    bd0e:	23c0      	movs	r3, #192	; 0xc0
    bd10:	029b      	lsls	r3, r3, #10
    bd12:	4313      	orrs	r3, r2
    bd14:	606b      	str	r3, [r5, #4]
    bd16:	e7f0      	b.n	bcfa <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    bd18:	2324      	movs	r3, #36	; 0x24
    bd1a:	5ce3      	ldrb	r3, [r4, r3]
    bd1c:	2b00      	cmp	r3, #0
    bd1e:	d103      	bne.n	bd28 <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
    bd20:	0020      	movs	r0, r4
    bd22:	4b20      	ldr	r3, [pc, #128]	; (bda4 <_i2c_master_interrupt_handler+0x1e8>)
    bd24:	4798      	blx	r3
    bd26:	e792      	b.n	bc4e <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
    bd28:	0020      	movs	r0, r4
    bd2a:	4b1d      	ldr	r3, [pc, #116]	; (bda0 <_i2c_master_interrupt_handler+0x1e4>)
    bd2c:	4798      	blx	r3
    bd2e:	e78e      	b.n	bc4e <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    bd30:	331f      	adds	r3, #31
    bd32:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    bd34:	2b01      	cmp	r3, #1
    bd36:	d196      	bne.n	bc66 <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    bd38:	7e2b      	ldrb	r3, [r5, #24]
    bd3a:	079b      	lsls	r3, r3, #30
    bd3c:	d501      	bpl.n	bd42 <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    bd3e:	2302      	movs	r3, #2
    bd40:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
    bd42:	2303      	movs	r3, #3
    bd44:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    bd46:	2300      	movs	r3, #0
    bd48:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    bd4a:	3325      	adds	r3, #37	; 0x25
    bd4c:	2200      	movs	r2, #0
    bd4e:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    bd50:	07b3      	lsls	r3, r6, #30
    bd52:	d503      	bpl.n	bd5c <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    bd54:	2324      	movs	r3, #36	; 0x24
    bd56:	5ce3      	ldrb	r3, [r4, r3]
    bd58:	2b01      	cmp	r3, #1
    bd5a:	d00b      	beq.n	bd74 <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    bd5c:	07f3      	lsls	r3, r6, #31
    bd5e:	d400      	bmi.n	bd62 <_i2c_master_interrupt_handler+0x1a6>
    bd60:	e781      	b.n	bc66 <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    bd62:	2324      	movs	r3, #36	; 0x24
    bd64:	5ce3      	ldrb	r3, [r4, r3]
    bd66:	2b00      	cmp	r3, #0
    bd68:	d000      	beq.n	bd6c <_i2c_master_interrupt_handler+0x1b0>
    bd6a:	e77c      	b.n	bc66 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    bd6c:	68e3      	ldr	r3, [r4, #12]
    bd6e:	0020      	movs	r0, r4
    bd70:	4798      	blx	r3
    bd72:	e778      	b.n	bc66 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    bd74:	6923      	ldr	r3, [r4, #16]
    bd76:	0020      	movs	r0, r4
    bd78:	4798      	blx	r3
    bd7a:	e774      	b.n	bc66 <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
    bd7c:	0020      	movs	r0, r4
    bd7e:	4b07      	ldr	r3, [pc, #28]	; (bd9c <_i2c_master_interrupt_handler+0x1e0>)
    bd80:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    bd82:	686a      	ldr	r2, [r5, #4]
    bd84:	23e0      	movs	r3, #224	; 0xe0
    bd86:	02db      	lsls	r3, r3, #11
    bd88:	4313      	orrs	r3, r2
    bd8a:	606b      	str	r3, [r5, #4]
    bd8c:	e780      	b.n	bc90 <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    bd8e:	6963      	ldr	r3, [r4, #20]
    bd90:	0020      	movs	r0, r4
    bd92:	4798      	blx	r3
}
    bd94:	e77f      	b.n	bc96 <_i2c_master_interrupt_handler+0xda>
    bd96:	46c0      	nop			; (mov r8, r8)
    bd98:	200005dc 	.word	0x200005dc
    bd9c:	0000b975 	.word	0x0000b975
    bda0:	0000b981 	.word	0x0000b981
    bda4:	0000ba09 	.word	0x0000ba09

0000bda8 <_tcc_get_inst_index>:
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if (hw == tcc_modules[i]) {
    bda8:	4b09      	ldr	r3, [pc, #36]	; (bdd0 <_tcc_get_inst_index+0x28>)
    bdaa:	4298      	cmp	r0, r3
    bdac:	d00c      	beq.n	bdc8 <_tcc_get_inst_index+0x20>
    bdae:	4b09      	ldr	r3, [pc, #36]	; (bdd4 <_tcc_get_inst_index+0x2c>)
    bdb0:	4298      	cmp	r0, r3
    bdb2:	d007      	beq.n	bdc4 <_tcc_get_inst_index+0x1c>
    bdb4:	4a08      	ldr	r2, [pc, #32]	; (bdd8 <_tcc_get_inst_index+0x30>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    bdb6:	2300      	movs	r3, #0
		if (hw == tcc_modules[i]) {
    bdb8:	4290      	cmp	r0, r2
    bdba:	d001      	beq.n	bdc0 <_tcc_get_inst_index+0x18>
}
    bdbc:	0018      	movs	r0, r3
    bdbe:	4770      	bx	lr
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    bdc0:	3302      	adds	r3, #2
    bdc2:	e002      	b.n	bdca <_tcc_get_inst_index+0x22>
    bdc4:	2301      	movs	r3, #1
    bdc6:	e000      	b.n	bdca <_tcc_get_inst_index+0x22>
    bdc8:	2300      	movs	r3, #0
			return i;
    bdca:	b2db      	uxtb	r3, r3
    bdcc:	e7f6      	b.n	bdbc <_tcc_get_inst_index+0x14>
    bdce:	46c0      	nop			; (mov r8, r8)
    bdd0:	42002000 	.word	0x42002000
    bdd4:	42002400 	.word	0x42002400
    bdd8:	42002800 	.word	0x42002800

0000bddc <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
    bddc:	b510      	push	{r4, lr}
    bdde:	0004      	movs	r4, r0
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    bde0:	0008      	movs	r0, r1
    bde2:	4b4f      	ldr	r3, [pc, #316]	; (bf20 <tcc_get_config_defaults+0x144>)
    bde4:	4798      	blx	r3

	/* Base counter defaults */
	config->counter.count                  = 0;
    bde6:	2300      	movs	r3, #0
    bde8:	6023      	str	r3, [r4, #0]

	config->counter.period                 = _tcc_maxs[module_index];
    bdea:	0080      	lsls	r0, r0, #2
    bdec:	4a4d      	ldr	r2, [pc, #308]	; (bf24 <tcc_get_config_defaults+0x148>)
    bdee:	5882      	ldr	r2, [r0, r2]
    bdf0:	6062      	str	r2, [r4, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
    bdf2:	72a3      	strb	r3, [r4, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    bdf4:	72e3      	strb	r3, [r4, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    bdf6:	7323      	strb	r3, [r4, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    bdf8:	7263      	strb	r3, [r4, #9]
	config->counter.oneshot                = false;
    bdfa:	7223      	strb	r3, [r4, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    bdfc:	61e3      	str	r3, [r4, #28]
    bdfe:	6223      	str	r3, [r4, #32]
    be00:	6263      	str	r3, [r4, #36]	; 0x24
    be02:	62a3      	str	r3, [r4, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    be04:	7523      	strb	r3, [r4, #20]
    be06:	7563      	strb	r3, [r4, #21]
    be08:	75a3      	strb	r3, [r4, #22]
    be0a:	75e3      	strb	r3, [r4, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    be0c:	7623      	strb	r3, [r4, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    be0e:	7663      	strb	r3, [r4, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    be10:	7423      	strb	r3, [r4, #16]
    be12:	7463      	strb	r3, [r4, #17]
    be14:	74a3      	strb	r3, [r4, #18]
    be16:	74e3      	strb	r3, [r4, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    be18:	222c      	movs	r2, #44	; 0x2c
    be1a:	54a3      	strb	r3, [r4, r2]
    be1c:	3201      	adds	r2, #1
    be1e:	54a3      	strb	r3, [r4, r2]
    be20:	3201      	adds	r2, #1
    be22:	54a3      	strb	r3, [r4, r2]
    be24:	3201      	adds	r2, #1
    be26:	54a3      	strb	r3, [r4, r2]
    be28:	3201      	adds	r2, #1
    be2a:	54a3      	strb	r3, [r4, r2]
    be2c:	3201      	adds	r2, #1
    be2e:	54a3      	strb	r3, [r4, r2]
    be30:	3201      	adds	r2, #1
    be32:	54a3      	strb	r3, [r4, r2]
    be34:	3201      	adds	r2, #1
    be36:	54a3      	strb	r3, [r4, r2]
    be38:	3201      	adds	r2, #1
    be3a:	54a3      	strb	r3, [r4, r2]
    be3c:	3201      	adds	r2, #1
    be3e:	54a3      	strb	r3, [r4, r2]
    be40:	3201      	adds	r2, #1
    be42:	54a3      	strb	r3, [r4, r2]
    be44:	3201      	adds	r2, #1
    be46:	54a3      	strb	r3, [r4, r2]
    be48:	3201      	adds	r2, #1
    be4a:	54a3      	strb	r3, [r4, r2]
    be4c:	3201      	adds	r2, #1
    be4e:	54a3      	strb	r3, [r4, r2]
    be50:	3201      	adds	r2, #1
    be52:	54a3      	strb	r3, [r4, r2]
    be54:	3201      	adds	r2, #1
    be56:	54a3      	strb	r3, [r4, r2]
    be58:	3201      	adds	r2, #1
    be5a:	54a3      	strb	r3, [r4, r2]
    be5c:	3201      	adds	r2, #1
    be5e:	54a3      	strb	r3, [r4, r2]
    be60:	3201      	adds	r2, #1
    be62:	54a3      	strb	r3, [r4, r2]
    be64:	3201      	adds	r2, #1
    be66:	54a3      	strb	r3, [r4, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    be68:	3201      	adds	r2, #1
    be6a:	54a3      	strb	r3, [r4, r2]
    be6c:	3201      	adds	r2, #1
    be6e:	54a3      	strb	r3, [r4, r2]
    be70:	3201      	adds	r2, #1
    be72:	54a3      	strb	r3, [r4, r2]
    be74:	3201      	adds	r2, #1
    be76:	54a3      	strb	r3, [r4, r2]
    be78:	3201      	adds	r2, #1
    be7a:	54a3      	strb	r3, [r4, r2]
    be7c:	3201      	adds	r2, #1
    be7e:	54a3      	strb	r3, [r4, r2]
    be80:	3201      	adds	r2, #1
    be82:	54a3      	strb	r3, [r4, r2]
    be84:	3201      	adds	r2, #1
    be86:	54a3      	strb	r3, [r4, r2]
    be88:	3201      	adds	r2, #1
    be8a:	54a3      	strb	r3, [r4, r2]
    be8c:	3201      	adds	r2, #1
    be8e:	54a3      	strb	r3, [r4, r2]
    be90:	3201      	adds	r2, #1
    be92:	54a3      	strb	r3, [r4, r2]
    be94:	3201      	adds	r2, #1
    be96:	54a3      	strb	r3, [r4, r2]
    be98:	3201      	adds	r2, #1
    be9a:	54a3      	strb	r3, [r4, r2]
    be9c:	3201      	adds	r2, #1
    be9e:	54a3      	strb	r3, [r4, r2]
    bea0:	3201      	adds	r2, #1
    bea2:	54a3      	strb	r3, [r4, r2]
    bea4:	3201      	adds	r2, #1
    bea6:	54a3      	strb	r3, [r4, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    bea8:	3201      	adds	r2, #1
    beaa:	54a3      	strb	r3, [r4, r2]
    beac:	3201      	adds	r2, #1
    beae:	54a3      	strb	r3, [r4, r2]
    beb0:	3201      	adds	r2, #1
    beb2:	54a3      	strb	r3, [r4, r2]
    beb4:	3201      	adds	r2, #1
    beb6:	54a3      	strb	r3, [r4, r2]
    beb8:	3201      	adds	r2, #1
    beba:	54a3      	strb	r3, [r4, r2]
    bebc:	3201      	adds	r2, #1
    bebe:	54a3      	strb	r3, [r4, r2]
    bec0:	3201      	adds	r2, #1
    bec2:	54a3      	strb	r3, [r4, r2]
    bec4:	3201      	adds	r2, #1
    bec6:	54a3      	strb	r3, [r4, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    bec8:	3241      	adds	r2, #65	; 0x41
    beca:	54a3      	strb	r3, [r4, r2]
    becc:	65a3      	str	r3, [r4, #88]	; 0x58
    bece:	67a3      	str	r3, [r4, #120]	; 0x78
    bed0:	3201      	adds	r2, #1
    bed2:	54a3      	strb	r3, [r4, r2]
    bed4:	65e3      	str	r3, [r4, #92]	; 0x5c
    bed6:	67e3      	str	r3, [r4, #124]	; 0x7c
    bed8:	3201      	adds	r2, #1
    beda:	54a3      	strb	r3, [r4, r2]
    bedc:	6623      	str	r3, [r4, #96]	; 0x60
    bede:	3a1a      	subs	r2, #26
    bee0:	50a3      	str	r3, [r4, r2]
    bee2:	321b      	adds	r2, #27
    bee4:	54a3      	strb	r3, [r4, r2]
    bee6:	6663      	str	r3, [r4, #100]	; 0x64
    bee8:	3a17      	subs	r2, #23
    beea:	50a3      	str	r3, [r4, r2]
    beec:	3218      	adds	r2, #24
    beee:	54a3      	strb	r3, [r4, r2]
    bef0:	66a3      	str	r3, [r4, #104]	; 0x68
    bef2:	3a14      	subs	r2, #20
    bef4:	50a3      	str	r3, [r4, r2]
    bef6:	3215      	adds	r2, #21
    bef8:	54a3      	strb	r3, [r4, r2]
    befa:	66e3      	str	r3, [r4, #108]	; 0x6c
    befc:	3a11      	subs	r2, #17
    befe:	50a3      	str	r3, [r4, r2]
    bf00:	3212      	adds	r2, #18
    bf02:	54a3      	strb	r3, [r4, r2]
    bf04:	6723      	str	r3, [r4, #112]	; 0x70
    bf06:	3a0e      	subs	r2, #14
    bf08:	50a3      	str	r3, [r4, r2]
    bf0a:	320f      	adds	r2, #15
    bf0c:	54a3      	strb	r3, [r4, r2]
    bf0e:	6763      	str	r3, [r4, #116]	; 0x74
    bf10:	3a0b      	subs	r2, #11
    bf12:	50a3      	str	r3, [r4, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
    bf14:	2101      	movs	r1, #1
    bf16:	320c      	adds	r2, #12
    bf18:	54a1      	strb	r1, [r4, r2]
	config->run_in_standby            = false;
    bf1a:	3201      	adds	r2, #1
    bf1c:	54a3      	strb	r3, [r4, r2]
}
    bf1e:	bd10      	pop	{r4, pc}
    bf20:	0000bda9 	.word	0x0000bda9
    bf24:	000160dc 	.word	0x000160dc

0000bf28 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
    bf28:	b5f0      	push	{r4, r5, r6, r7, lr}
    bf2a:	46de      	mov	lr, fp
    bf2c:	4657      	mov	r7, sl
    bf2e:	464e      	mov	r6, r9
    bf30:	4645      	mov	r5, r8
    bf32:	b5e0      	push	{r5, r6, r7, lr}
    bf34:	b091      	sub	sp, #68	; 0x44
    bf36:	9001      	str	r0, [sp, #4]
    bf38:	000c      	movs	r4, r1
    bf3a:	0015      	movs	r5, r2
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    bf3c:	0008      	movs	r0, r1
    bf3e:	4bc3      	ldr	r3, [pc, #780]	; (c24c <tcc_init+0x324>)
    bf40:	4798      	blx	r3
    bf42:	0003      	movs	r3, r0

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    bf44:	0001      	movs	r1, r0
    bf46:	48c2      	ldr	r0, [pc, #776]	; (c250 <tcc_init+0x328>)
    bf48:	6a02      	ldr	r2, [r0, #32]
    bf4a:	009e      	lsls	r6, r3, #2
    bf4c:	4fc1      	ldr	r7, [pc, #772]	; (c254 <tcc_init+0x32c>)
    bf4e:	59f7      	ldr	r7, [r6, r7]
    bf50:	433a      	orrs	r2, r7
    bf52:	6202      	str	r2, [r0, #32]
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    bf54:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
    bf56:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    bf58:	0792      	lsls	r2, r2, #30
    bf5a:	d506      	bpl.n	bf6a <tcc_init+0x42>
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
}
    bf5c:	b011      	add	sp, #68	; 0x44
    bf5e:	bc3c      	pop	{r2, r3, r4, r5}
    bf60:	4690      	mov	r8, r2
    bf62:	4699      	mov	r9, r3
    bf64:	46a2      	mov	sl, r4
    bf66:	46ab      	mov	fp, r5
    bf68:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    bf6a:	6822      	ldr	r2, [r4, #0]
    bf6c:	2701      	movs	r7, #1
    bf6e:	4017      	ands	r7, r2
    bf70:	d1f4      	bne.n	bf5c <tcc_init+0x34>
	uint32_t count_max  = _tcc_maxs[module_index];
    bf72:	48b9      	ldr	r0, [pc, #740]	; (c258 <tcc_init+0x330>)
    bf74:	5832      	ldr	r2, [r6, r0]
		return STATUS_ERR_INVALID_ARG;
    bf76:	2017      	movs	r0, #23
	if ((config->counter.count > count_max)
    bf78:	682e      	ldr	r6, [r5, #0]
    bf7a:	42b2      	cmp	r2, r6
    bf7c:	d3ee      	bcc.n	bf5c <tcc_init+0x34>
		|| (config->counter.period > count_max)
    bf7e:	686e      	ldr	r6, [r5, #4]
    bf80:	42b2      	cmp	r2, r6
    bf82:	d3eb      	bcc.n	bf5c <tcc_init+0x34>
		if ((config->compare.match[i] > count_max)
    bf84:	69e8      	ldr	r0, [r5, #28]
    bf86:	4282      	cmp	r2, r0
    bf88:	d200      	bcs.n	bf8c <tcc_init+0x64>
    bf8a:	e1b9      	b.n	c300 <tcc_init+0x3d8>
    bf8c:	6a28      	ldr	r0, [r5, #32]
    bf8e:	4282      	cmp	r2, r0
    bf90:	d200      	bcs.n	bf94 <tcc_init+0x6c>
    bf92:	e1b7      	b.n	c304 <tcc_init+0x3dc>
    bf94:	6a68      	ldr	r0, [r5, #36]	; 0x24
    bf96:	4282      	cmp	r2, r0
    bf98:	d200      	bcs.n	bf9c <tcc_init+0x74>
    bf9a:	e1b5      	b.n	c308 <tcc_init+0x3e0>
    bf9c:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    bf9e:	4282      	cmp	r2, r0
    bfa0:	d200      	bcs.n	bfa4 <tcc_init+0x7c>
    bfa2:	e1b3      	b.n	c30c <tcc_init+0x3e4>
    bfa4:	2298      	movs	r2, #152	; 0x98
    bfa6:	4694      	mov	ip, r2
    bfa8:	44ac      	add	ip, r5
    bfaa:	4662      	mov	r2, ip
    bfac:	9208      	str	r2, [sp, #32]
    bfae:	2000      	movs	r0, #0
    bfb0:	e003      	b.n	bfba <tcc_init+0x92>
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    bfb2:	3001      	adds	r0, #1
    bfb4:	3201      	adds	r2, #1
    bfb6:	2808      	cmp	r0, #8
    bfb8:	d008      	beq.n	bfcc <tcc_init+0xa4>
		if (!config->pins.enable_wave_out_pin[i]) {
    bfba:	7816      	ldrb	r6, [r2, #0]
    bfbc:	2e00      	cmp	r6, #0
    bfbe:	d0f8      	beq.n	bfb2 <tcc_init+0x8a>
		if (i >= _tcc_ow_nums[module_index]) {
    bfc0:	4ea6      	ldr	r6, [pc, #664]	; (c25c <tcc_init+0x334>)
    bfc2:	5c76      	ldrb	r6, [r6, r1]
    bfc4:	4286      	cmp	r6, r0
    bfc6:	dcf4      	bgt.n	bfb2 <tcc_init+0x8a>
			return STATUS_ERR_INVALID_ARG;
    bfc8:	2017      	movs	r0, #23
    bfca:	e7c7      	b.n	bf5c <tcc_init+0x34>
    bfcc:	2200      	movs	r2, #0
    bfce:	9202      	str	r2, [sp, #8]
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    bfd0:	2080      	movs	r0, #128	; 0x80
    bfd2:	0440      	lsls	r0, r0, #17
    bfd4:	4684      	mov	ip, r0
    bfd6:	e002      	b.n	bfde <tcc_init+0xb6>
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    bfd8:	3201      	adds	r2, #1
    bfda:	2a04      	cmp	r2, #4
    bfdc:	d00e      	beq.n	bffc <tcc_init+0xd4>
		if (config->capture.channel_function[i] ==
    bfde:	18a8      	adds	r0, r5, r2
    bfe0:	7c00      	ldrb	r0, [r0, #16]
    bfe2:	2801      	cmp	r0, #1
    bfe4:	d1f8      	bne.n	bfd8 <tcc_init+0xb0>
			if (i > _tcc_cc_nums[module_index]) {
    bfe6:	489e      	ldr	r0, [pc, #632]	; (c260 <tcc_init+0x338>)
    bfe8:	5c40      	ldrb	r0, [r0, r1]
    bfea:	4290      	cmp	r0, r2
    bfec:	da00      	bge.n	bff0 <tcc_init+0xc8>
    bfee:	e18f      	b.n	c310 <tcc_init+0x3e8>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    bff0:	4660      	mov	r0, ip
    bff2:	4090      	lsls	r0, r2
    bff4:	9e02      	ldr	r6, [sp, #8]
    bff6:	4306      	orrs	r6, r0
    bff8:	9602      	str	r6, [sp, #8]
    bffa:	e7ed      	b.n	bfd8 <tcc_init+0xb0>
	if (config->run_in_standby) {
    bffc:	329d      	adds	r2, #157	; 0x9d
    bffe:	5caa      	ldrb	r2, [r5, r2]
    c000:	2a00      	cmp	r2, #0
    c002:	d004      	beq.n	c00e <tcc_init+0xe6>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    c004:	2280      	movs	r2, #128	; 0x80
    c006:	0112      	lsls	r2, r2, #4
    c008:	9902      	ldr	r1, [sp, #8]
    c00a:	4311      	orrs	r1, r2
    c00c:	9102      	str	r1, [sp, #8]
	if (config->counter.oneshot) {
    c00e:	7a2a      	ldrb	r2, [r5, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    c010:	1e51      	subs	r1, r2, #1
    c012:	418a      	sbcs	r2, r1
    c014:	0092      	lsls	r2, r2, #2
    c016:	9206      	str	r2, [sp, #24]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    c018:	7a6a      	ldrb	r2, [r5, #9]
    c01a:	2a01      	cmp	r2, #1
    c01c:	d022      	beq.n	c064 <tcc_init+0x13c>
	uint8_t cc_num = _tcc_cc_nums[module_index];
    c01e:	4a90      	ldr	r2, [pc, #576]	; (c260 <tcc_init+0x338>)
    c020:	5cd2      	ldrb	r2, [r2, r3]
    c022:	0011      	movs	r1, r2
    c024:	9205      	str	r2, [sp, #20]
		if (cfg->capture_channel >= cc_num) {
    c026:	2235      	movs	r2, #53	; 0x35
    c028:	5caa      	ldrb	r2, [r5, r2]
    c02a:	428a      	cmp	r2, r1
    c02c:	d300      	bcc.n	c030 <tcc_init+0x108>
    c02e:	e179      	b.n	c324 <tcc_init+0x3fc>
		if (cfg->filter_value > 0xF) {
    c030:	212c      	movs	r1, #44	; 0x2c
    c032:	5c69      	ldrb	r1, [r5, r1]
    c034:	290f      	cmp	r1, #15
    c036:	d900      	bls.n	c03a <tcc_init+0x112>
    c038:	e174      	b.n	c324 <tcc_init+0x3fc>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    c03a:	7b28      	ldrb	r0, [r5, #12]
    c03c:	900a      	str	r0, [sp, #40]	; 0x28
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    c03e:	7ae8      	ldrb	r0, [r5, #11]
    c040:	900b      	str	r0, [sp, #44]	; 0x2c
    c042:	202d      	movs	r0, #45	; 0x2d
    c044:	4682      	mov	sl, r0
    c046:	44aa      	add	sl, r5
    c048:	2000      	movs	r0, #0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    c04a:	9704      	str	r7, [sp, #16]
		value_buffer[i] = fault;
    c04c:	ae0e      	add	r6, sp, #56	; 0x38
    c04e:	9607      	str	r6, [sp, #28]
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    c050:	26c0      	movs	r6, #192	; 0xc0
    c052:	0136      	lsls	r6, r6, #4
    c054:	46b1      	mov	r9, r6
    c056:	4684      	mov	ip, r0
    c058:	46a0      	mov	r8, r4
    c05a:	0028      	movs	r0, r5
    c05c:	4655      	mov	r5, sl
    c05e:	9309      	str	r3, [sp, #36]	; 0x24
    c060:	4682      	mov	sl, r0
    c062:	e035      	b.n	c0d0 <tcc_init+0x1a8>
		ctrlb |= TCC_CTRLBSET_DIR;
    c064:	9906      	ldr	r1, [sp, #24]
    c066:	4311      	orrs	r1, r2
    c068:	9106      	str	r1, [sp, #24]
    c06a:	e7d8      	b.n	c01e <tcc_init+0xf6>
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    c06c:	0292      	lsls	r2, r2, #10
    c06e:	464f      	mov	r7, r9
    c070:	403a      	ands	r2, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    c072:	430a      	orrs	r2, r1
				| TCC_FCTRLA_SRC(cfg->source)
    c074:	7919      	ldrb	r1, [r3, #4]
    c076:	468b      	mov	fp, r1
    c078:	2103      	movs	r1, #3
    c07a:	465f      	mov	r7, fp
    c07c:	4039      	ands	r1, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    c07e:	430a      	orrs	r2, r1
    c080:	4316      	orrs	r6, r2
				| TCC_FCTRLA_BLANK(cfg->blanking)
    c082:	795a      	ldrb	r2, [r3, #5]
    c084:	0152      	lsls	r2, r2, #5
    c086:	2160      	movs	r1, #96	; 0x60
    c088:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    c08a:	4332      	orrs	r2, r6
				| TCC_FCTRLA_HALT(cfg->halt_action)
    c08c:	7999      	ldrb	r1, [r3, #6]
    c08e:	0209      	lsls	r1, r1, #8
    c090:	26c0      	movs	r6, #192	; 0xc0
    c092:	00b6      	lsls	r6, r6, #2
    c094:	400e      	ands	r6, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    c096:	4316      	orrs	r6, r2
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    c098:	79da      	ldrb	r2, [r3, #7]
    c09a:	0312      	lsls	r2, r2, #12
    c09c:	21e0      	movs	r1, #224	; 0xe0
    c09e:	01c9      	lsls	r1, r1, #7
    c0a0:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    c0a2:	4316      	orrs	r6, r2
    c0a4:	4334      	orrs	r4, r6
    c0a6:	9a03      	ldr	r2, [sp, #12]
    c0a8:	4314      	orrs	r4, r2
    c0aa:	4320      	orrs	r0, r4
		value_buffer[i] = fault;
    c0ac:	4662      	mov	r2, ip
    c0ae:	9907      	ldr	r1, [sp, #28]
    c0b0:	5050      	str	r0, [r2, r1]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    c0b2:	2a04      	cmp	r2, #4
    c0b4:	d02a      	beq.n	c10c <tcc_init+0x1e4>
		if (cfg->capture_channel >= cc_num) {
    c0b6:	7c9a      	ldrb	r2, [r3, #18]
    c0b8:	9905      	ldr	r1, [sp, #20]
    c0ba:	4291      	cmp	r1, r2
    c0bc:	d800      	bhi.n	c0c0 <tcc_init+0x198>
    c0be:	e131      	b.n	c324 <tcc_init+0x3fc>
		if (cfg->filter_value > 0xF) {
    c0c0:	7a59      	ldrb	r1, [r3, #9]
    c0c2:	350a      	adds	r5, #10
    c0c4:	2304      	movs	r3, #4
    c0c6:	469b      	mov	fp, r3
    c0c8:	44dc      	add	ip, fp
    c0ca:	290f      	cmp	r1, #15
    c0cc:	d900      	bls.n	c0d0 <tcc_init+0x1a8>
    c0ce:	e129      	b.n	c324 <tcc_init+0x3fc>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    c0d0:	0609      	lsls	r1, r1, #24
    c0d2:	23f0      	movs	r3, #240	; 0xf0
    c0d4:	051b      	lsls	r3, r3, #20
    c0d6:	4019      	ands	r1, r3
    c0d8:	002b      	movs	r3, r5
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    c0da:	782e      	ldrb	r6, [r5, #0]
    c0dc:	0436      	lsls	r6, r6, #16
    c0de:	20ff      	movs	r0, #255	; 0xff
    c0e0:	0400      	lsls	r0, r0, #16
    c0e2:	4006      	ands	r6, r0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    c0e4:	7868      	ldrb	r0, [r5, #1]
    c0e6:	2480      	movs	r4, #128	; 0x80
    c0e8:	2800      	cmp	r0, #0
    c0ea:	d100      	bne.n	c0ee <tcc_init+0x1c6>
    c0ec:	9c04      	ldr	r4, [sp, #16]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    c0ee:	7898      	ldrb	r0, [r3, #2]
    c0f0:	2708      	movs	r7, #8
    c0f2:	9703      	str	r7, [sp, #12]
    c0f4:	2800      	cmp	r0, #0
    c0f6:	d101      	bne.n	c0fc <tcc_init+0x1d4>
    c0f8:	9804      	ldr	r0, [sp, #16]
    c0fa:	9003      	str	r0, [sp, #12]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    c0fc:	78d8      	ldrb	r0, [r3, #3]
    c0fe:	4683      	mov	fp, r0
    c100:	2010      	movs	r0, #16
    c102:	465f      	mov	r7, fp
    c104:	2f00      	cmp	r7, #0
    c106:	d1b1      	bne.n	c06c <tcc_init+0x144>
    c108:	9804      	ldr	r0, [sp, #16]
    c10a:	e7af      	b.n	c06c <tcc_init+0x144>
    c10c:	4644      	mov	r4, r8
    c10e:	4655      	mov	r5, sl
    c110:	9b09      	ldr	r3, [sp, #36]	; 0x24
	uint8_t ow_num = _tcc_ow_nums[module_index];
    c112:	4a52      	ldr	r2, [pc, #328]	; (c25c <tcc_init+0x334>)
    c114:	5cd2      	ldrb	r2, [r2, r3]
    c116:	4691      	mov	r9, r2
    c118:	4651      	mov	r1, sl
    c11a:	3150      	adds	r1, #80	; 0x50
    c11c:	4650      	mov	r0, sl
    c11e:	3041      	adds	r0, #65	; 0x41
	drvctrl = 0;
    c120:	2700      	movs	r7, #0
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    c122:	2200      	movs	r2, #0
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    c124:	2601      	movs	r6, #1
    c126:	46b2      	mov	sl, r6
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    c128:	2602      	movs	r6, #2
    c12a:	36ff      	adds	r6, #255	; 0xff
    c12c:	46b3      	mov	fp, r6
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    c12e:	2680      	movs	r6, #128	; 0x80
    c130:	0276      	lsls	r6, r6, #9
    c132:	46b0      	mov	r8, r6
    c134:	46a4      	mov	ip, r4
    c136:	001c      	movs	r4, r3
    c138:	464b      	mov	r3, r9
    c13a:	e00f      	b.n	c15c <tcc_init+0x234>
		if (config->wave_ext.non_recoverable_fault[i].output !=
    c13c:	7806      	ldrb	r6, [r0, #0]
    c13e:	2e00      	cmp	r6, #0
    c140:	d007      	beq.n	c152 <tcc_init+0x22a>
			if (i >= ow_num) {
    c142:	4293      	cmp	r3, r2
    c144:	d800      	bhi.n	c148 <tcc_init+0x220>
    c146:	e0e7      	b.n	c318 <tcc_init+0x3f0>
			if (config->wave_ext.non_recoverable_fault[i].output ==
    c148:	2e02      	cmp	r6, #2
    c14a:	d014      	beq.n	c176 <tcc_init+0x24e>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    c14c:	4656      	mov	r6, sl
    c14e:	4096      	lsls	r6, r2
    c150:	4337      	orrs	r7, r6
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    c152:	3201      	adds	r2, #1
    c154:	3101      	adds	r1, #1
    c156:	3002      	adds	r0, #2
    c158:	2a08      	cmp	r2, #8
    c15a:	d010      	beq.n	c17e <tcc_init+0x256>
		if (config->wave_ext.invert[i]) {
    c15c:	780e      	ldrb	r6, [r1, #0]
    c15e:	2e00      	cmp	r6, #0
    c160:	d0ec      	beq.n	c13c <tcc_init+0x214>
			if (i >= ow_num) {
    c162:	4293      	cmp	r3, r2
    c164:	d800      	bhi.n	c168 <tcc_init+0x240>
    c166:	e0d5      	b.n	c314 <tcc_init+0x3ec>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    c168:	4646      	mov	r6, r8
    c16a:	4096      	lsls	r6, r2
    c16c:	4337      	orrs	r7, r6
		if (config->wave_ext.non_recoverable_fault[i].output !=
    c16e:	7806      	ldrb	r6, [r0, #0]
    c170:	2e00      	cmp	r6, #0
    c172:	d1e9      	bne.n	c148 <tcc_init+0x220>
    c174:	e7ed      	b.n	c152 <tcc_init+0x22a>
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    c176:	465e      	mov	r6, fp
    c178:	4096      	lsls	r6, r2
    c17a:	4337      	orrs	r7, r6
    c17c:	e7e9      	b.n	c152 <tcc_init+0x22a>
    c17e:	4699      	mov	r9, r3
    c180:	0023      	movs	r3, r4
    c182:	4664      	mov	r4, ip
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    c184:	7e6a      	ldrb	r2, [r5, #25]
    c186:	0112      	lsls	r2, r2, #4
    c188:	2130      	movs	r1, #48	; 0x30
    c18a:	4011      	ands	r1, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    c18c:	7e28      	ldrb	r0, [r5, #24]
    c18e:	2207      	movs	r2, #7
    c190:	4002      	ands	r2, r0
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    c192:	4311      	orrs	r1, r2
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    c194:	2200      	movs	r2, #0
			wave |= (TCC_WAVE_POL0 << n);
    c196:	2080      	movs	r0, #128	; 0x80
    c198:	0240      	lsls	r0, r0, #9
    c19a:	000e      	movs	r6, r1
    c19c:	e002      	b.n	c1a4 <tcc_init+0x27c>
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    c19e:	3201      	adds	r2, #1
    c1a0:	2a04      	cmp	r2, #4
    c1a2:	d00b      	beq.n	c1bc <tcc_init+0x294>
		if (wav_cfg->wave_polarity[n]) {
    c1a4:	18a9      	adds	r1, r5, r2
    c1a6:	7d09      	ldrb	r1, [r1, #20]
    c1a8:	2900      	cmp	r1, #0
    c1aa:	d0f8      	beq.n	c19e <tcc_init+0x276>
			if (n >= cc_num) {
    c1ac:	9905      	ldr	r1, [sp, #20]
    c1ae:	4291      	cmp	r1, r2
    c1b0:	dc00      	bgt.n	c1b4 <tcc_init+0x28c>
    c1b2:	e0b3      	b.n	c31c <tcc_init+0x3f4>
			wave |= (TCC_WAVE_POL0 << n);
    c1b4:	0001      	movs	r1, r0
    c1b6:	4091      	lsls	r1, r2
    c1b8:	430e      	orrs	r6, r1
    c1ba:	e7f0      	b.n	c19e <tcc_init+0x276>
    c1bc:	46b2      	mov	sl, r6
    c1be:	9801      	ldr	r0, [sp, #4]
    c1c0:	0002      	movs	r2, r0
    c1c2:	3204      	adds	r2, #4
    c1c4:	3034      	adds	r0, #52	; 0x34
		module_inst->callback[i] = NULL;
    c1c6:	2100      	movs	r1, #0
    c1c8:	c202      	stmia	r2!, {r1}
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    c1ca:	4282      	cmp	r2, r0
    c1cc:	d1fc      	bne.n	c1c8 <tcc_init+0x2a0>
	module_inst->register_callback_mask = 0;
    c1ce:	2200      	movs	r2, #0
    c1d0:	9801      	ldr	r0, [sp, #4]
    c1d2:	6342      	str	r2, [r0, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    c1d4:	6382      	str	r2, [r0, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    c1d6:	0099      	lsls	r1, r3, #2
    c1d8:	4a22      	ldr	r2, [pc, #136]	; (c264 <tcc_init+0x33c>)
    c1da:	5088      	str	r0, [r1, r2]
	module_inst->hw = hw;
    c1dc:	6004      	str	r4, [r0, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    c1de:	22a0      	movs	r2, #160	; 0xa0
    c1e0:	5ca9      	ldrb	r1, [r5, r2]
    c1e2:	3a64      	subs	r2, #100	; 0x64
    c1e4:	5481      	strb	r1, [r0, r2]
	gclk_chan_config.source_generator = config->counter.clock_source;
    c1e6:	a90d      	add	r1, sp, #52	; 0x34
    c1e8:	7aaa      	ldrb	r2, [r5, #10]
    c1ea:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    c1ec:	4a1e      	ldr	r2, [pc, #120]	; (c268 <tcc_init+0x340>)
    c1ee:	5cd6      	ldrb	r6, [r2, r3]
    c1f0:	0030      	movs	r0, r6
    c1f2:	4b1e      	ldr	r3, [pc, #120]	; (c26c <tcc_init+0x344>)
    c1f4:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    c1f6:	0030      	movs	r0, r6
    c1f8:	4b1d      	ldr	r3, [pc, #116]	; (c270 <tcc_init+0x348>)
    c1fa:	4798      	blx	r3
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    c1fc:	464b      	mov	r3, r9
    c1fe:	2b00      	cmp	r3, #0
    c200:	dd3c      	ble.n	c27c <tcc_init+0x354>
    c202:	002e      	movs	r6, r5
    c204:	3658      	adds	r6, #88	; 0x58
    c206:	3398      	adds	r3, #152	; 0x98
    c208:	4698      	mov	r8, r3
    c20a:	44a8      	add	r8, r5
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    c20c:	2301      	movs	r3, #1
    c20e:	4699      	mov	r9, r3
		system_pinmux_pin_set_config(
    c210:	46ab      	mov	fp, r5
    c212:	4645      	mov	r5, r8
    c214:	46a0      	mov	r8, r4
    c216:	9c08      	ldr	r4, [sp, #32]
    c218:	e003      	b.n	c222 <tcc_init+0x2fa>
    c21a:	3401      	adds	r4, #1
    c21c:	3604      	adds	r6, #4
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    c21e:	42ac      	cmp	r4, r5
    c220:	d02a      	beq.n	c278 <tcc_init+0x350>
		if (!config->pins.enable_wave_out_pin[i]) {
    c222:	7823      	ldrb	r3, [r4, #0]
    c224:	2b00      	cmp	r3, #0
    c226:	d0f8      	beq.n	c21a <tcc_init+0x2f2>
    c228:	ab0c      	add	r3, sp, #48	; 0x30
    c22a:	464a      	mov	r2, r9
    c22c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    c22e:	2300      	movs	r3, #0
    c230:	aa0c      	add	r2, sp, #48	; 0x30
    c232:	70d3      	strb	r3, [r2, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    c234:	0013      	movs	r3, r2
    c236:	2220      	movs	r2, #32
    c238:	18b2      	adds	r2, r6, r2
    c23a:	7812      	ldrb	r2, [r2, #0]
    c23c:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    c23e:	464a      	mov	r2, r9
    c240:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
    c242:	7830      	ldrb	r0, [r6, #0]
    c244:	0019      	movs	r1, r3
    c246:	4b0b      	ldr	r3, [pc, #44]	; (c274 <tcc_init+0x34c>)
    c248:	4798      	blx	r3
    c24a:	e7e6      	b.n	c21a <tcc_init+0x2f2>
    c24c:	0000bda9 	.word	0x0000bda9
    c250:	40000400 	.word	0x40000400
    c254:	000160c8 	.word	0x000160c8
    c258:	000160dc 	.word	0x000160dc
    c25c:	000160e8 	.word	0x000160e8
    c260:	000160d4 	.word	0x000160d4
    c264:	200005d0 	.word	0x200005d0
    c268:	000160d8 	.word	0x000160d8
    c26c:	0000fc99 	.word	0x0000fc99
    c270:	0000fc0d 	.word	0x0000fc0d
    c274:	0000fd91 	.word	0x0000fd91
    c278:	4644      	mov	r4, r8
    c27a:	465d      	mov	r5, fp
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    c27c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    c27e:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    c280:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    c282:	0212      	lsls	r2, r2, #8
    c284:	4313      	orrs	r3, r2
    c286:	9a02      	ldr	r2, [sp, #8]
    c288:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
    c28a:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    c28c:	2204      	movs	r2, #4
    c28e:	68a3      	ldr	r3, [r4, #8]
    c290:	421a      	tst	r2, r3
    c292:	d1fc      	bne.n	c28e <tcc_init+0x366>
	hw->CTRLBCLR.reg = 0xFF;
    c294:	23ff      	movs	r3, #255	; 0xff
    c296:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    c298:	2204      	movs	r2, #4
    c29a:	68a3      	ldr	r3, [r4, #8]
    c29c:	421a      	tst	r2, r3
    c29e:	d1fc      	bne.n	c29a <tcc_init+0x372>
	hw->CTRLBSET.reg = ctrlb;
    c2a0:	466b      	mov	r3, sp
    c2a2:	7e1b      	ldrb	r3, [r3, #24]
    c2a4:	7163      	strb	r3, [r4, #5]
	hw->FCTRLA.reg = faults[0];
    c2a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    c2a8:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
    c2aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    c2ac:	6123      	str	r3, [r4, #16]
	hw->DRVCTRL.reg = drvctrl;
    c2ae:	61a7      	str	r7, [r4, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    c2b0:	4a1d      	ldr	r2, [pc, #116]	; (c328 <tcc_init+0x400>)
    c2b2:	68a3      	ldr	r3, [r4, #8]
    c2b4:	4213      	tst	r3, r2
    c2b6:	d1fc      	bne.n	c2b2 <tcc_init+0x38a>
	hw->WAVE.reg = waves[0];
    c2b8:	4653      	mov	r3, sl
    c2ba:	63e3      	str	r3, [r4, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    c2bc:	2210      	movs	r2, #16
    c2be:	68a3      	ldr	r3, [r4, #8]
    c2c0:	421a      	tst	r2, r3
    c2c2:	d1fc      	bne.n	c2be <tcc_init+0x396>
	hw->COUNT.reg = config->counter.count;
    c2c4:	682b      	ldr	r3, [r5, #0]
    c2c6:	6363      	str	r3, [r4, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    c2c8:	4a18      	ldr	r2, [pc, #96]	; (c32c <tcc_init+0x404>)
    c2ca:	68a3      	ldr	r3, [r4, #8]
    c2cc:	4213      	tst	r3, r2
    c2ce:	d1fc      	bne.n	c2ca <tcc_init+0x3a2>
	hw->PER.reg = (config->counter.period);
    c2d0:	686b      	ldr	r3, [r5, #4]
    c2d2:	6423      	str	r3, [r4, #64]	; 0x40
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    c2d4:	9805      	ldr	r0, [sp, #20]
    c2d6:	2800      	cmp	r0, #0
    c2d8:	dd22      	ble.n	c320 <tcc_init+0x3f8>
    c2da:	351c      	adds	r5, #28
    c2dc:	2100      	movs	r1, #0
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    c2de:	4e14      	ldr	r6, [pc, #80]	; (c330 <tcc_init+0x408>)
    c2e0:	0032      	movs	r2, r6
    c2e2:	408a      	lsls	r2, r1
		while (hw->SYNCBUSY.reg & (
    c2e4:	68a3      	ldr	r3, [r4, #8]
    c2e6:	421a      	tst	r2, r3
    c2e8:	d1fc      	bne.n	c2e4 <tcc_init+0x3bc>
		hw->CC[i].reg = (config->compare.match[i]);
    c2ea:	cd04      	ldmia	r5!, {r2}
    c2ec:	000b      	movs	r3, r1
    c2ee:	3310      	adds	r3, #16
    c2f0:	009b      	lsls	r3, r3, #2
    c2f2:	18e3      	adds	r3, r4, r3
    c2f4:	605a      	str	r2, [r3, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    c2f6:	3101      	adds	r1, #1
    c2f8:	4288      	cmp	r0, r1
    c2fa:	dcf1      	bgt.n	c2e0 <tcc_init+0x3b8>
	return STATUS_OK;
    c2fc:	2000      	movs	r0, #0
    c2fe:	e62d      	b.n	bf5c <tcc_init+0x34>
			return STATUS_ERR_INVALID_ARG;
    c300:	2017      	movs	r0, #23
    c302:	e62b      	b.n	bf5c <tcc_init+0x34>
    c304:	2017      	movs	r0, #23
    c306:	e629      	b.n	bf5c <tcc_init+0x34>
    c308:	2017      	movs	r0, #23
    c30a:	e627      	b.n	bf5c <tcc_init+0x34>
    c30c:	2017      	movs	r0, #23
    c30e:	e625      	b.n	bf5c <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    c310:	2017      	movs	r0, #23
    c312:	e623      	b.n	bf5c <tcc_init+0x34>
			if (i >= ow_num) {
    c314:	2017      	movs	r0, #23
    c316:	e621      	b.n	bf5c <tcc_init+0x34>
			if (i >= ow_num) {
    c318:	2017      	movs	r0, #23
    c31a:	e61f      	b.n	bf5c <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    c31c:	2017      	movs	r0, #23
    c31e:	e61d      	b.n	bf5c <tcc_init+0x34>
	return STATUS_OK;
    c320:	2000      	movs	r0, #0
    c322:	e61b      	b.n	bf5c <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    c324:	2017      	movs	r0, #23
    c326:	e619      	b.n	bf5c <tcc_init+0x34>
    c328:	00020040 	.word	0x00020040
    c32c:	00040080 	.word	0x00040080
    c330:	00080100 	.word	0x00080100

0000c334 <tcc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    c334:	0092      	lsls	r2, r2, #2
    c336:	1883      	adds	r3, r0, r2
    c338:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->register_callback_mask |= _tcc_intflag[callback_type];
    c33a:	4b03      	ldr	r3, [pc, #12]	; (c348 <tcc_register_callback+0x14>)
    c33c:	58d3      	ldr	r3, [r2, r3]
    c33e:	6b42      	ldr	r2, [r0, #52]	; 0x34
    c340:	4313      	orrs	r3, r2
    c342:	6343      	str	r3, [r0, #52]	; 0x34

	return STATUS_OK;
}
    c344:	2000      	movs	r0, #0
    c346:	4770      	bx	lr
    c348:	000160ec 	.word	0x000160ec

0000c34c <tcc_enable_callback>:
 * \param[in]     callback_type Callback type given by an enum
 */
void tcc_enable_callback(
		struct tcc_module *const module,
		const enum tcc_callback callback_type)
{
    c34c:	b570      	push	{r4, r5, r6, lr}
    c34e:	0004      	movs	r4, r0
    c350:	000d      	movs	r5, r1
	Assert(module);
	Assert(module->hw);

	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));
    c352:	6800      	ldr	r0, [r0, #0]
    c354:	4b09      	ldr	r3, [pc, #36]	; (c37c <tcc_enable_callback+0x30>)
    c356:	4798      	blx	r3
	return (enum system_interrupt_vector)tcc_interrupt_vectors[inst_num];
    c358:	4b09      	ldr	r3, [pc, #36]	; (c380 <tcc_enable_callback+0x34>)
    c35a:	5c1b      	ldrb	r3, [r3, r0]
    c35c:	221f      	movs	r2, #31
    c35e:	401a      	ands	r2, r3
    c360:	2301      	movs	r3, #1
    c362:	4093      	lsls	r3, r2
    c364:	4a07      	ldr	r2, [pc, #28]	; (c384 <tcc_enable_callback+0x38>)
    c366:	6013      	str	r3, [r2, #0]

	/* Enable channel or other callbacks */
	module->enable_callback_mask |= _tcc_intflag[callback_type];
    c368:	00ad      	lsls	r5, r5, #2
    c36a:	4b07      	ldr	r3, [pc, #28]	; (c388 <tcc_enable_callback+0x3c>)
    c36c:	58ea      	ldr	r2, [r5, r3]
    c36e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    c370:	4313      	orrs	r3, r2
    c372:	63a3      	str	r3, [r4, #56]	; 0x38
	module->hw->INTENSET.reg = _tcc_intflag[callback_type];
    c374:	6823      	ldr	r3, [r4, #0]
    c376:	629a      	str	r2, [r3, #40]	; 0x28
}
    c378:	bd70      	pop	{r4, r5, r6, pc}
    c37a:	46c0      	nop			; (mov r8, r8)
    c37c:	0000bda9 	.word	0x0000bda9
    c380:	0001611c 	.word	0x0001611c
    c384:	e000e100 	.word	0xe000e100
    c388:	000160ec 	.word	0x000160ec

0000c38c <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    c38c:	b5f0      	push	{r4, r5, r6, r7, lr}
    c38e:	46c6      	mov	lr, r8
    c390:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    c392:	0080      	lsls	r0, r0, #2
    c394:	4b0e      	ldr	r3, [pc, #56]	; (c3d0 <_tcc_interrupt_handler+0x44>)
    c396:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    c398:	683b      	ldr	r3, [r7, #0]
    c39a:	6ade      	ldr	r6, [r3, #44]	; 0x2c
    c39c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    c39e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    c3a0:	4013      	ands	r3, r2
    c3a2:	401e      	ands	r6, r3
    c3a4:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    c3a6:	4b0b      	ldr	r3, [pc, #44]	; (c3d4 <_tcc_interrupt_handler+0x48>)
    c3a8:	4698      	mov	r8, r3
    c3aa:	e002      	b.n	c3b2 <_tcc_interrupt_handler+0x26>
    c3ac:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    c3ae:	2c30      	cmp	r4, #48	; 0x30
    c3b0:	d00a      	beq.n	c3c8 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    c3b2:	4643      	mov	r3, r8
    c3b4:	58e5      	ldr	r5, [r4, r3]
    c3b6:	4235      	tst	r5, r6
    c3b8:	d0f8      	beq.n	c3ac <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    c3ba:	193b      	adds	r3, r7, r4
    c3bc:	685b      	ldr	r3, [r3, #4]
    c3be:	0038      	movs	r0, r7
    c3c0:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    c3c2:	683b      	ldr	r3, [r7, #0]
    c3c4:	62dd      	str	r5, [r3, #44]	; 0x2c
    c3c6:	e7f1      	b.n	c3ac <_tcc_interrupt_handler+0x20>
		}
	}
}
    c3c8:	bc04      	pop	{r2}
    c3ca:	4690      	mov	r8, r2
    c3cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c3ce:	46c0      	nop			; (mov r8, r8)
    c3d0:	200005d0 	.word	0x200005d0
    c3d4:	000160ec 	.word	0x000160ec

0000c3d8 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    c3d8:	b510      	push	{r4, lr}
    c3da:	2000      	movs	r0, #0
    c3dc:	4b01      	ldr	r3, [pc, #4]	; (c3e4 <TCC0_Handler+0xc>)
    c3de:	4798      	blx	r3
    c3e0:	bd10      	pop	{r4, pc}
    c3e2:	46c0      	nop			; (mov r8, r8)
    c3e4:	0000c38d 	.word	0x0000c38d

0000c3e8 <TCC1_Handler>:
    c3e8:	b510      	push	{r4, lr}
    c3ea:	2001      	movs	r0, #1
    c3ec:	4b01      	ldr	r3, [pc, #4]	; (c3f4 <TCC1_Handler+0xc>)
    c3ee:	4798      	blx	r3
    c3f0:	bd10      	pop	{r4, pc}
    c3f2:	46c0      	nop			; (mov r8, r8)
    c3f4:	0000c38d 	.word	0x0000c38d

0000c3f8 <TCC2_Handler>:
    c3f8:	b510      	push	{r4, lr}
    c3fa:	2002      	movs	r0, #2
    c3fc:	4b01      	ldr	r3, [pc, #4]	; (c404 <TCC2_Handler+0xc>)
    c3fe:	4798      	blx	r3
    c400:	bd10      	pop	{r4, pc}
    c402:	46c0      	nop			; (mov r8, r8)
    c404:	0000c38d 	.word	0x0000c38d

0000c408 <_http_client_send_wait>:
		module->cb(module, HTTP_CLIENT_CALLBACK_DISCONNECTED, &data);
	}
}

int _http_client_send_wait(void *_module, char *buffer, size_t buffer_len)
{
    c408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c40a:	0004      	movs	r4, r0
	int result;
	struct http_client_module *const module = (struct http_client_module *const)_module;
	
	module->sending = 1;
    c40c:	2041      	movs	r0, #65	; 0x41
    c40e:	5c23      	ldrb	r3, [r4, r0]
    c410:	2501      	movs	r5, #1
    c412:	432b      	orrs	r3, r5
    c414:	5423      	strb	r3, [r4, r0]

	if ((result = send(module->sock, (void*)buffer, buffer_len, 0)) < 0) {
    c416:	b292      	uxth	r2, r2
    c418:	2000      	movs	r0, #0
    c41a:	5620      	ldrsb	r0, [r4, r0]
    c41c:	2300      	movs	r3, #0
    c41e:	4d12      	ldr	r5, [pc, #72]	; (c468 <_http_client_send_wait+0x60>)
    c420:	47a8      	blx	r5
    c422:	2800      	cmp	r0, #0
    c424:	db16      	blt.n	c454 <_http_client_send_wait+0x4c>
		module->sending = 0;
		return result;
	}
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    c426:	2341      	movs	r3, #65	; 0x41
    c428:	5ce3      	ldrb	r3, [r4, r3]
    c42a:	07db      	lsls	r3, r3, #31
    c42c:	d518      	bpl.n	c460 <_http_client_send_wait+0x58>
    c42e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
		m2m_wifi_handle_events(NULL);
		sw_timer_task(module->config.timer_inst);
	}

	return 0;
    c430:	2000      	movs	r0, #0
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    c432:	2b02      	cmp	r3, #2
    c434:	d917      	bls.n	c466 <_http_client_send_wait+0x5e>
		m2m_wifi_handle_events(NULL);
    c436:	4f0d      	ldr	r7, [pc, #52]	; (c46c <_http_client_send_wait+0x64>)
		sw_timer_task(module->config.timer_inst);
    c438:	4e0d      	ldr	r6, [pc, #52]	; (c470 <_http_client_send_wait+0x68>)
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    c43a:	2541      	movs	r5, #65	; 0x41
		m2m_wifi_handle_events(NULL);
    c43c:	2000      	movs	r0, #0
    c43e:	47b8      	blx	r7
		sw_timer_task(module->config.timer_inst);
    c440:	6d60      	ldr	r0, [r4, #84]	; 0x54
    c442:	47b0      	blx	r6
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    c444:	5d63      	ldrb	r3, [r4, r5]
    c446:	07db      	lsls	r3, r3, #31
    c448:	d50c      	bpl.n	c464 <_http_client_send_wait+0x5c>
    c44a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    c44c:	2b02      	cmp	r3, #2
    c44e:	d8f5      	bhi.n	c43c <_http_client_send_wait+0x34>
	return 0;
    c450:	2000      	movs	r0, #0
    c452:	e008      	b.n	c466 <_http_client_send_wait+0x5e>
		module->sending = 0;
    c454:	2241      	movs	r2, #65	; 0x41
    c456:	5ca3      	ldrb	r3, [r4, r2]
    c458:	2101      	movs	r1, #1
    c45a:	438b      	bics	r3, r1
    c45c:	54a3      	strb	r3, [r4, r2]
		return result;
    c45e:	e002      	b.n	c466 <_http_client_send_wait+0x5e>
	return 0;
    c460:	2000      	movs	r0, #0
    c462:	e000      	b.n	c466 <_http_client_send_wait+0x5e>
    c464:	2000      	movs	r0, #0
}
    c466:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c468:	0000afbd 	.word	0x0000afbd
    c46c:	0000921d 	.word	0x0000921d
    c470:	0000d5c5 	.word	0x0000d5c5

0000c474 <http_client_get_config_defaults>:
	config->port = 80;
    c474:	2350      	movs	r3, #80	; 0x50
    c476:	8003      	strh	r3, [r0, #0]
	config->tls = 0;
    c478:	2300      	movs	r3, #0
    c47a:	7083      	strb	r3, [r0, #2]
	config->timeout = 20000;
    c47c:	4a05      	ldr	r2, [pc, #20]	; (c494 <http_client_get_config_defaults+0x20>)
    c47e:	8102      	strh	r2, [r0, #8]
	config->timer_inst = NULL;
    c480:	6043      	str	r3, [r0, #4]
	config->recv_buffer = NULL;
    c482:	60c3      	str	r3, [r0, #12]
	config->recv_buffer_size = 256;
    c484:	3301      	adds	r3, #1
    c486:	33ff      	adds	r3, #255	; 0xff
    c488:	6103      	str	r3, [r0, #16]
	config->send_buffer_size = MIN_SEND_BUFFER_SIZE;
    c48a:	3bae      	subs	r3, #174	; 0xae
    c48c:	6143      	str	r3, [r0, #20]
	config->user_agent = DEFAULT_USER_AGENT;
    c48e:	4b02      	ldr	r3, [pc, #8]	; (c498 <http_client_get_config_defaults+0x24>)
    c490:	6183      	str	r3, [r0, #24]
}
    c492:	4770      	bx	lr
    c494:	00004e20 	.word	0x00004e20
    c498:	000162e8 	.word	0x000162e8

0000c49c <http_client_init>:
{
    c49c:	b570      	push	{r4, r5, r6, lr}
    c49e:	0004      	movs	r4, r0
    c4a0:	000d      	movs	r5, r1
	if (module == NULL || config == NULL) {
    c4a2:	2800      	cmp	r0, #0
    c4a4:	d038      	beq.n	c518 <http_client_init+0x7c>
    c4a6:	2900      	cmp	r1, #0
    c4a8:	d039      	beq.n	c51e <http_client_init+0x82>
	if (config->recv_buffer_size == 0) {
    c4aa:	690b      	ldr	r3, [r1, #16]
    c4ac:	2b00      	cmp	r3, #0
    c4ae:	d039      	beq.n	c524 <http_client_init+0x88>
	if (config->timer_inst == NULL) {
    c4b0:	684b      	ldr	r3, [r1, #4]
    c4b2:	2b00      	cmp	r3, #0
    c4b4:	d039      	beq.n	c52a <http_client_init+0x8e>
	if (config->send_buffer_size < MIN_SEND_BUFFER_SIZE) {
    c4b6:	694b      	ldr	r3, [r1, #20]
    c4b8:	2b51      	cmp	r3, #81	; 0x51
    c4ba:	d939      	bls.n	c530 <http_client_init+0x94>
	memset(module, 0, sizeof(struct http_client_module));
    c4bc:	22e8      	movs	r2, #232	; 0xe8
    c4be:	2100      	movs	r1, #0
    c4c0:	4b1e      	ldr	r3, [pc, #120]	; (c53c <http_client_init+0xa0>)
    c4c2:	4798      	blx	r3
	memcpy(&module->config, config, sizeof(struct http_client_config));
    c4c4:	0020      	movs	r0, r4
    c4c6:	3050      	adds	r0, #80	; 0x50
    c4c8:	221c      	movs	r2, #28
    c4ca:	0029      	movs	r1, r5
    c4cc:	4b1c      	ldr	r3, [pc, #112]	; (c540 <http_client_init+0xa4>)
    c4ce:	4798      	blx	r3
	if (module->config.recv_buffer == NULL) {
    c4d0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    c4d2:	2b00      	cmp	r3, #0
    c4d4:	d008      	beq.n	c4e8 <http_client_init+0x4c>
	if (config->timeout > 0) {
    c4d6:	892b      	ldrh	r3, [r5, #8]
    c4d8:	2b00      	cmp	r3, #0
    c4da:	d111      	bne.n	c500 <http_client_init+0x64>
	module->req.state = STATE_INIT;
    c4dc:	2300      	movs	r3, #0
    c4de:	66e3      	str	r3, [r4, #108]	; 0x6c
	module->resp.state = STATE_PARSE_HEADER;
    c4e0:	22d8      	movs	r2, #216	; 0xd8
    c4e2:	50a3      	str	r3, [r4, r2]
	return 0;
    c4e4:	2000      	movs	r0, #0
}
    c4e6:	bd70      	pop	{r4, r5, r6, pc}
		module->config.recv_buffer = malloc(config->recv_buffer_size);
    c4e8:	6928      	ldr	r0, [r5, #16]
    c4ea:	4b16      	ldr	r3, [pc, #88]	; (c544 <http_client_init+0xa8>)
    c4ec:	4798      	blx	r3
    c4ee:	65e0      	str	r0, [r4, #92]	; 0x5c
		if (module->config.recv_buffer == NULL) {
    c4f0:	2800      	cmp	r0, #0
    c4f2:	d020      	beq.n	c536 <http_client_init+0x9a>
		module->alloc_buffer = 1;
    c4f4:	2241      	movs	r2, #65	; 0x41
    c4f6:	5ca3      	ldrb	r3, [r4, r2]
    c4f8:	2104      	movs	r1, #4
    c4fa:	430b      	orrs	r3, r1
    c4fc:	54a3      	strb	r3, [r4, r2]
    c4fe:	e7ea      	b.n	c4d6 <http_client_init+0x3a>
		module->timer_id = sw_timer_register_callback(config->timer_inst, http_client_timer_callback, (void *)module, 0);
    c500:	6868      	ldr	r0, [r5, #4]
    c502:	2300      	movs	r3, #0
    c504:	0022      	movs	r2, r4
    c506:	4910      	ldr	r1, [pc, #64]	; (c548 <http_client_init+0xac>)
    c508:	4d10      	ldr	r5, [pc, #64]	; (c54c <http_client_init+0xb0>)
    c50a:	47a8      	blx	r5
    c50c:	64a0      	str	r0, [r4, #72]	; 0x48
		if (module->timer_id < 0) {
    c50e:	2800      	cmp	r0, #0
    c510:	dae4      	bge.n	c4dc <http_client_init+0x40>
			return -ENOSPC;
    c512:	201c      	movs	r0, #28
    c514:	4240      	negs	r0, r0
    c516:	e7e6      	b.n	c4e6 <http_client_init+0x4a>
		return -EINVAL;
    c518:	2016      	movs	r0, #22
    c51a:	4240      	negs	r0, r0
    c51c:	e7e3      	b.n	c4e6 <http_client_init+0x4a>
    c51e:	2016      	movs	r0, #22
    c520:	4240      	negs	r0, r0
    c522:	e7e0      	b.n	c4e6 <http_client_init+0x4a>
		return -EINVAL;
    c524:	2016      	movs	r0, #22
    c526:	4240      	negs	r0, r0
    c528:	e7dd      	b.n	c4e6 <http_client_init+0x4a>
		return -EINVAL;
    c52a:	2016      	movs	r0, #22
    c52c:	4240      	negs	r0, r0
    c52e:	e7da      	b.n	c4e6 <http_client_init+0x4a>
		return -EINVAL;
    c530:	2016      	movs	r0, #22
    c532:	4240      	negs	r0, r0
    c534:	e7d7      	b.n	c4e6 <http_client_init+0x4a>
			return -ENOMEM;
    c536:	200c      	movs	r0, #12
    c538:	4240      	negs	r0, r0
    c53a:	e7d4      	b.n	c4e6 <http_client_init+0x4a>
    c53c:	00013bff 	.word	0x00013bff
    c540:	00013bc9 	.word	0x00013bc9
    c544:	00013ba1 	.word	0x00013ba1
    c548:	0000c661 	.word	0x0000c661
    c54c:	0000d541 	.word	0x0000d541

0000c550 <http_client_register_callback>:
	if (module == NULL) {
    c550:	2800      	cmp	r0, #0
    c552:	d002      	beq.n	c55a <http_client_register_callback+0xa>
	module->cb = callback;
    c554:	64c1      	str	r1, [r0, #76]	; 0x4c
	return 0;
    c556:	2000      	movs	r0, #0
}
    c558:	4770      	bx	lr
		return -EINVAL;
    c55a:	2016      	movs	r0, #22
    c55c:	4240      	negs	r0, r0
    c55e:	e7fb      	b.n	c558 <http_client_register_callback+0x8>

0000c560 <_http_client_clear_conn>:
{
    c560:	b5f0      	push	{r4, r5, r6, r7, lr}
    c562:	b085      	sub	sp, #20
    c564:	0004      	movs	r4, r0
    c566:	000e      	movs	r6, r1
	if (module->req.entity.close) {
    c568:	23c0      	movs	r3, #192	; 0xc0
    c56a:	58c3      	ldr	r3, [r0, r3]
    c56c:	2b00      	cmp	r3, #0
    c56e:	d002      	beq.n	c576 <_http_client_clear_conn+0x16>
		module->req.entity.close(module->req.entity.priv_data);
    c570:	22c4      	movs	r2, #196	; 0xc4
    c572:	5880      	ldr	r0, [r0, r2]
    c574:	4798      	blx	r3
	memset(&module->req.entity, 0, sizeof(struct http_entity));
    c576:	0020      	movs	r0, r4
    c578:	30b0      	adds	r0, #176	; 0xb0
    c57a:	2218      	movs	r2, #24
    c57c:	2100      	movs	r1, #0
    c57e:	4b17      	ldr	r3, [pc, #92]	; (c5dc <_http_client_clear_conn+0x7c>)
    c580:	4798      	blx	r3
	if (module->req.state >= STATE_TRY_SOCK_CONNECT) {
    c582:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    c584:	2b00      	cmp	r3, #0
    c586:	d124      	bne.n	c5d2 <_http_client_clear_conn+0x72>
	module_ref_inst[module->sock] = NULL;
    c588:	2300      	movs	r3, #0
    c58a:	56e3      	ldrsb	r3, [r4, r3]
    c58c:	009b      	lsls	r3, r3, #2
    c58e:	2500      	movs	r5, #0
    c590:	4a13      	ldr	r2, [pc, #76]	; (c5e0 <_http_client_clear_conn+0x80>)
    c592:	509d      	str	r5, [r3, r2]
	memset(&module->req, 0, sizeof(struct http_client_req));
    c594:	0020      	movs	r0, r4
    c596:	306c      	adds	r0, #108	; 0x6c
    c598:	226c      	movs	r2, #108	; 0x6c
    c59a:	2100      	movs	r1, #0
    c59c:	4f0f      	ldr	r7, [pc, #60]	; (c5dc <_http_client_clear_conn+0x7c>)
    c59e:	47b8      	blx	r7
	memset(&module->resp, 0, sizeof(struct http_client_resp));
    c5a0:	0020      	movs	r0, r4
    c5a2:	30d8      	adds	r0, #216	; 0xd8
    c5a4:	2210      	movs	r2, #16
    c5a6:	2100      	movs	r1, #0
    c5a8:	47b8      	blx	r7
	module->req.state = STATE_INIT;
    c5aa:	66e5      	str	r5, [r4, #108]	; 0x6c
	module->resp.state = STATE_PARSE_HEADER;
    c5ac:	23d8      	movs	r3, #216	; 0xd8
    c5ae:	50e5      	str	r5, [r4, r3]
	module->sending = 0;
    c5b0:	2241      	movs	r2, #65	; 0x41
    c5b2:	5ca3      	ldrb	r3, [r4, r2]
	module->permanent = 0;
    c5b4:	2101      	movs	r1, #1
    c5b6:	438b      	bics	r3, r1
    c5b8:	3101      	adds	r1, #1
    c5ba:	438b      	bics	r3, r1
    c5bc:	54a3      	strb	r3, [r4, r2]
	data.disconnected.reason = reason;
    c5be:	9601      	str	r6, [sp, #4]
	if (module->cb) {
    c5c0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    c5c2:	2b00      	cmp	r3, #0
    c5c4:	d003      	beq.n	c5ce <_http_client_clear_conn+0x6e>
		module->cb(module, HTTP_CLIENT_CALLBACK_DISCONNECTED, &data);
    c5c6:	aa01      	add	r2, sp, #4
    c5c8:	3102      	adds	r1, #2
    c5ca:	0020      	movs	r0, r4
    c5cc:	4798      	blx	r3
}
    c5ce:	b005      	add	sp, #20
    c5d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		close(module->sock);
    c5d2:	2000      	movs	r0, #0
    c5d4:	5620      	ldrsb	r0, [r4, r0]
    c5d6:	4b03      	ldr	r3, [pc, #12]	; (c5e4 <_http_client_clear_conn+0x84>)
    c5d8:	4798      	blx	r3
    c5da:	e7d5      	b.n	c588 <_http_client_clear_conn+0x28>
    c5dc:	00013bff 	.word	0x00013bff
    c5e0:	20000228 	.word	0x20000228
    c5e4:	0000b0e9 	.word	0x0000b0e9

0000c5e8 <http_client_socket_resolve_handler>:
{
    c5e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    c5ea:	b087      	sub	sp, #28
    c5ec:	9000      	str	r0, [sp, #0]
    c5ee:	9101      	str	r1, [sp, #4]
    c5f0:	4c17      	ldr	r4, [pc, #92]	; (c650 <http_client_socket_resolve_handler+0x68>)
    c5f2:	0026      	movs	r6, r4
    c5f4:	361c      	adds	r6, #28
			if (!strcmp((const char*)doamin_name, module->host) && module->req.state == STATE_TRY_SOCK_CONNECT) {
    c5f6:	4f17      	ldr	r7, [pc, #92]	; (c654 <http_client_socket_resolve_handler+0x6c>)
    c5f8:	e015      	b.n	c626 <http_client_socket_resolve_handler+0x3e>
				addr_in.sin_family = AF_INET;
    c5fa:	2302      	movs	r3, #2
    c5fc:	aa02      	add	r2, sp, #8
    c5fe:	8013      	strh	r3, [r2, #0]
				addr_in.sin_port = _htons(module->config.port);
    c600:	334e      	adds	r3, #78	; 0x4e
    c602:	5aeb      	ldrh	r3, [r5, r3]
    c604:	021a      	lsls	r2, r3, #8
    c606:	0a1b      	lsrs	r3, r3, #8
    c608:	4313      	orrs	r3, r2
    c60a:	aa02      	add	r2, sp, #8
    c60c:	8053      	strh	r3, [r2, #2]
				addr_in.sin_addr.s_addr = server_ip;
    c60e:	9b01      	ldr	r3, [sp, #4]
    c610:	9303      	str	r3, [sp, #12]
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
    c612:	2000      	movs	r0, #0
    c614:	5628      	ldrsb	r0, [r5, r0]
    c616:	2210      	movs	r2, #16
    c618:	a902      	add	r1, sp, #8
    c61a:	4b0f      	ldr	r3, [pc, #60]	; (c658 <http_client_socket_resolve_handler+0x70>)
    c61c:	4798      	blx	r3
				return;
    c61e:	e015      	b.n	c64c <http_client_socket_resolve_handler+0x64>
    c620:	3404      	adds	r4, #4
	for (i = 0; i < TCP_SOCK_MAX; i++) {
    c622:	42b4      	cmp	r4, r6
    c624:	d012      	beq.n	c64c <http_client_socket_resolve_handler+0x64>
		if (module_ref_inst[i] != NULL) {
    c626:	6825      	ldr	r5, [r4, #0]
    c628:	2d00      	cmp	r5, #0
    c62a:	d0f9      	beq.n	c620 <http_client_socket_resolve_handler+0x38>
			if (!strcmp((const char*)doamin_name, module->host) && module->req.state == STATE_TRY_SOCK_CONNECT) {
    c62c:	1c69      	adds	r1, r5, #1
    c62e:	9800      	ldr	r0, [sp, #0]
    c630:	47b8      	blx	r7
    c632:	2800      	cmp	r0, #0
    c634:	d1f4      	bne.n	c620 <http_client_socket_resolve_handler+0x38>
    c636:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
    c638:	2b01      	cmp	r3, #1
    c63a:	d1f1      	bne.n	c620 <http_client_socket_resolve_handler+0x38>
				if (server_ip == 0) { /* Host was not found or was not reachable. */ 
    c63c:	9b01      	ldr	r3, [sp, #4]
    c63e:	2b00      	cmp	r3, #0
    c640:	d1db      	bne.n	c5fa <http_client_socket_resolve_handler+0x12>
					_http_client_clear_conn(module, -EHOSTUNREACH);
    c642:	2176      	movs	r1, #118	; 0x76
    c644:	4249      	negs	r1, r1
    c646:	0028      	movs	r0, r5
    c648:	4b04      	ldr	r3, [pc, #16]	; (c65c <http_client_socket_resolve_handler+0x74>)
    c64a:	4798      	blx	r3
}
    c64c:	b007      	add	sp, #28
    c64e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c650:	20000228 	.word	0x20000228
    c654:	00014065 	.word	0x00014065
    c658:	0000af2d 	.word	0x0000af2d
    c65c:	0000c561 	.word	0x0000c561

0000c660 <http_client_timer_callback>:
{
    c660:	b510      	push	{r4, lr}
	if (module_inst == NULL) {
    c662:	2a00      	cmp	r2, #0
    c664:	d004      	beq.n	c670 <http_client_timer_callback+0x10>
	_http_client_clear_conn(module_inst, -ETIME);
    c666:	213e      	movs	r1, #62	; 0x3e
    c668:	4249      	negs	r1, r1
    c66a:	0010      	movs	r0, r2
    c66c:	4b01      	ldr	r3, [pc, #4]	; (c674 <http_client_timer_callback+0x14>)
    c66e:	4798      	blx	r3
}
    c670:	bd10      	pop	{r4, pc}
    c672:	46c0      	nop			; (mov r8, r8)
    c674:	0000c561 	.word	0x0000c561

0000c678 <_http_client_request>:

void _http_client_request(struct http_client_module *const module)
{
    c678:	b5f0      	push	{r4, r5, r6, r7, lr}
    c67a:	46de      	mov	lr, fp
    c67c:	4657      	mov	r7, sl
    c67e:	b580      	push	{r7, lr}
    c680:	b095      	sub	sp, #84	; 0x54
    c682:	af02      	add	r7, sp, #8
    c684:	0004      	movs	r4, r0
    c686:	46eb      	mov	fp, sp
	struct stream_writer writer;
	int size;
	int result;
	char length[11];
	char *ptr;
	const char CH_LUT[] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'a', 'b', 'c', 'd', 'e', 'f'};
    c688:	2210      	movs	r2, #16
    c68a:	49b2      	ldr	r1, [pc, #712]	; (c954 <_http_client_request+0x2dc>)
    c68c:	2310      	movs	r3, #16
    c68e:	2008      	movs	r0, #8
    c690:	1838      	adds	r0, r7, r0
    c692:	18c0      	adds	r0, r0, r3
    c694:	4bb0      	ldr	r3, [pc, #704]	; (c958 <_http_client_request+0x2e0>)
    c696:	4798      	blx	r3
	struct http_entity * entity;
	union http_client_data data;
#define HTTP_CHUNKED_MAX_LENGTH 3 /*TCP MTU is 1400(0x578) */
	char buffer[module->config.send_buffer_size];
    c698:	6e62      	ldr	r2, [r4, #100]	; 0x64
    c69a:	1dd3      	adds	r3, r2, #7
    c69c:	08db      	lsrs	r3, r3, #3
    c69e:	00db      	lsls	r3, r3, #3
    c6a0:	4669      	mov	r1, sp
    c6a2:	1acb      	subs	r3, r1, r3
    c6a4:	469d      	mov	sp, r3
    c6a6:	ae02      	add	r6, sp, #8

	if (module == NULL) {
    c6a8:	2c00      	cmp	r4, #0
    c6aa:	d100      	bne.n	c6ae <_http_client_request+0x36>
    c6ac:	e1f1      	b.n	ca92 <_http_client_request+0x41a>
		return;
	}

	if (module->sending != 0) {
    c6ae:	2341      	movs	r3, #65	; 0x41
    c6b0:	5ce3      	ldrb	r3, [r4, r3]
    c6b2:	07db      	lsls	r3, r3, #31
    c6b4:	d500      	bpl.n	c6b8 <_http_client_request+0x40>
    c6b6:	e1ec      	b.n	ca92 <_http_client_request+0x41a>
		return;
	}

	entity = &module->req.entity;

	switch (module->req.state) {
    c6b8:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    c6ba:	2b03      	cmp	r3, #3
    c6bc:	d004      	beq.n	c6c8 <_http_client_request+0x50>
    c6be:	2b04      	cmp	r3, #4
    c6c0:	d100      	bne.n	c6c4 <_http_client_request+0x4c>
    c6c2:	e120      	b.n	c906 <_http_client_request+0x28e>
    c6c4:	46dd      	mov	sp, fp
    c6c6:	e1e5      	b.n	ca94 <_http_client_request+0x41c>
	case STATE_REQ_SEND_HEADER:
		/* Initializing variables. */
		module->req.content_length = 0;
    c6c8:	2300      	movs	r3, #0
    c6ca:	21cc      	movs	r1, #204	; 0xcc
    c6cc:	5063      	str	r3, [r4, r1]
		module->req.sent_length = 0;
    c6ce:	3104      	adds	r1, #4
    c6d0:	5063      	str	r3, [r4, r1]

		stream_writer_init(&writer, buffer, module->config.send_buffer_size, _http_client_send_wait, (void *)module);
    c6d2:	9400      	str	r4, [sp, #0]
    c6d4:	4ba1      	ldr	r3, [pc, #644]	; (c95c <_http_client_request+0x2e4>)
    c6d6:	0031      	movs	r1, r6
    c6d8:	202c      	movs	r0, #44	; 0x2c
    c6da:	2508      	movs	r5, #8
    c6dc:	46ac      	mov	ip, r5
    c6de:	44bc      	add	ip, r7
    c6e0:	4460      	add	r0, ip
    c6e2:	4d9f      	ldr	r5, [pc, #636]	; (c960 <_http_client_request+0x2e8>)
    c6e4:	47a8      	blx	r5
		/* Write Method. */
		if (module->req.method == HTTP_METHOD_GET) {
    c6e6:	23c8      	movs	r3, #200	; 0xc8
    c6e8:	5ce3      	ldrb	r3, [r4, r3]
    c6ea:	2b01      	cmp	r3, #1
    c6ec:	d100      	bne.n	c6f0 <_http_client_request+0x78>
    c6ee:	e0a9      	b.n	c844 <_http_client_request+0x1cc>
			stream_writer_send_buffer(&writer, "GET ", 4);
		} else if (module->req.method == HTTP_METHOD_POST) {
    c6f0:	2b02      	cmp	r3, #2
    c6f2:	d100      	bne.n	c6f6 <_http_client_request+0x7e>
    c6f4:	e0af      	b.n	c856 <_http_client_request+0x1de>
			stream_writer_send_buffer(&writer, "POST ", 5);
		} else if (module->req.method == HTTP_METHOD_DELETE) {
    c6f6:	2b03      	cmp	r3, #3
    c6f8:	d100      	bne.n	c6fc <_http_client_request+0x84>
    c6fa:	e0b5      	b.n	c868 <_http_client_request+0x1f0>
			stream_writer_send_buffer(&writer, "DELETE ", 7);
		} else if (module->req.method == HTTP_METHOD_PUT) {
    c6fc:	2b04      	cmp	r3, #4
    c6fe:	d100      	bne.n	c702 <_http_client_request+0x8a>
    c700:	e0bb      	b.n	c87a <_http_client_request+0x202>
			stream_writer_send_buffer(&writer, "PUT ", 4);
		} else if (module->req.method == HTTP_METHOD_OPTIONS) {
    c702:	2b05      	cmp	r3, #5
    c704:	d100      	bne.n	c708 <_http_client_request+0x90>
    c706:	e0c1      	b.n	c88c <_http_client_request+0x214>
			stream_writer_send_buffer(&writer, "OPTIONS ", 8);
		} else if (module->req.method == HTTP_METHOD_HEAD) {
    c708:	2b06      	cmp	r3, #6
    c70a:	d100      	bne.n	c70e <_http_client_request+0x96>
    c70c:	e0c7      	b.n	c89e <_http_client_request+0x226>
			stream_writer_send_buffer(&writer, "HEAD ", 5);
		}

		/* Write URI. */
		stream_writer_send_buffer(&writer, module->req.uri, strlen(module->req.uri));
    c70e:	0025      	movs	r5, r4
    c710:	3570      	adds	r5, #112	; 0x70
    c712:	0028      	movs	r0, r5
    c714:	4b93      	ldr	r3, [pc, #588]	; (c964 <_http_client_request+0x2ec>)
    c716:	469a      	mov	sl, r3
    c718:	4798      	blx	r3
    c71a:	0002      	movs	r2, r0
    c71c:	0029      	movs	r1, r5
    c71e:	232c      	movs	r3, #44	; 0x2c
    c720:	2008      	movs	r0, #8
    c722:	1838      	adds	r0, r7, r0
    c724:	18c0      	adds	r0, r0, r3
    c726:	4d90      	ldr	r5, [pc, #576]	; (c968 <_http_client_request+0x2f0>)
    c728:	47a8      	blx	r5

		stream_writer_send_buffer(&writer, " "HTTP_PROTO_NAME"\r\n", strlen(" "HTTP_PROTO_NAME"\r\n"));
    c72a:	220b      	movs	r2, #11
    c72c:	498f      	ldr	r1, [pc, #572]	; (c96c <_http_client_request+0x2f4>)
    c72e:	232c      	movs	r3, #44	; 0x2c
    c730:	2008      	movs	r0, #8
    c732:	1838      	adds	r0, r7, r0
    c734:	18c0      	adds	r0, r0, r3
    c736:	47a8      	blx	r5

		/* Write HTTP headers. */
		/* Default value. */
		stream_writer_send_buffer(&writer, "User-Agent: ", strlen("User-agent: "));
    c738:	220c      	movs	r2, #12
    c73a:	498d      	ldr	r1, [pc, #564]	; (c970 <_http_client_request+0x2f8>)
    c73c:	232c      	movs	r3, #44	; 0x2c
    c73e:	2008      	movs	r0, #8
    c740:	1838      	adds	r0, r7, r0
    c742:	18c0      	adds	r0, r0, r3
    c744:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, (char *)module->config.user_agent, strlen(module->config.user_agent));
    c746:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    c748:	607b      	str	r3, [r7, #4]
    c74a:	0018      	movs	r0, r3
    c74c:	47d0      	blx	sl
    c74e:	0002      	movs	r2, r0
    c750:	6879      	ldr	r1, [r7, #4]
    c752:	232c      	movs	r3, #44	; 0x2c
    c754:	2008      	movs	r0, #8
    c756:	1838      	adds	r0, r7, r0
    c758:	18c0      	adds	r0, r0, r3
    c75a:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    c75c:	2202      	movs	r2, #2
    c75e:	4985      	ldr	r1, [pc, #532]	; (c974 <_http_client_request+0x2fc>)
    c760:	232c      	movs	r3, #44	; 0x2c
    c762:	2008      	movs	r0, #8
    c764:	1838      	adds	r0, r7, r0
    c766:	18c0      	adds	r0, r0, r3
    c768:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, "Host: ", strlen("Host: "));
    c76a:	2206      	movs	r2, #6
    c76c:	4982      	ldr	r1, [pc, #520]	; (c978 <_http_client_request+0x300>)
    c76e:	232c      	movs	r3, #44	; 0x2c
    c770:	2008      	movs	r0, #8
    c772:	1838      	adds	r0, r7, r0
    c774:	18c0      	adds	r0, r0, r3
    c776:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, module->host, strlen(module->host));
    c778:	1c63      	adds	r3, r4, #1
    c77a:	607b      	str	r3, [r7, #4]
    c77c:	0018      	movs	r0, r3
    c77e:	47d0      	blx	sl
    c780:	0002      	movs	r2, r0
    c782:	6879      	ldr	r1, [r7, #4]
    c784:	232c      	movs	r3, #44	; 0x2c
    c786:	2008      	movs	r0, #8
    c788:	1838      	adds	r0, r7, r0
    c78a:	18c0      	adds	r0, r0, r3
    c78c:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    c78e:	2202      	movs	r2, #2
    c790:	4978      	ldr	r1, [pc, #480]	; (c974 <_http_client_request+0x2fc>)
    c792:	232c      	movs	r3, #44	; 0x2c
    c794:	2008      	movs	r0, #8
    c796:	1838      	adds	r0, r7, r0
    c798:	18c0      	adds	r0, r0, r3
    c79a:	47a8      	blx	r5
		/* It supported persistent connection. */
		stream_writer_send_buffer(&writer, "Connection: Keep-Alive\r\n", strlen("Connection: Keep-Alive\r\n"));
    c79c:	2218      	movs	r2, #24
    c79e:	4977      	ldr	r1, [pc, #476]	; (c97c <_http_client_request+0x304>)
    c7a0:	232c      	movs	r3, #44	; 0x2c
    c7a2:	2008      	movs	r0, #8
    c7a4:	1838      	adds	r0, r7, r0
    c7a6:	18c0      	adds	r0, r0, r3
    c7a8:	47a8      	blx	r5
		/* Notify supported encoding type and character set. */
		stream_writer_send_buffer(&writer, "Accept-Encoding: \r\n", strlen("Accept-Encoding: \r\n"));
    c7aa:	2213      	movs	r2, #19
    c7ac:	4974      	ldr	r1, [pc, #464]	; (c980 <_http_client_request+0x308>)
    c7ae:	232c      	movs	r3, #44	; 0x2c
    c7b0:	2008      	movs	r0, #8
    c7b2:	1838      	adds	r0, r7, r0
    c7b4:	18c0      	adds	r0, r0, r3
    c7b6:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, "Accept-Charset: utf-8\r\n", strlen("Accept-Charset: utf-8\r\n"));
    c7b8:	2217      	movs	r2, #23
    c7ba:	4972      	ldr	r1, [pc, #456]	; (c984 <_http_client_request+0x30c>)
    c7bc:	232c      	movs	r3, #44	; 0x2c
    c7be:	2008      	movs	r0, #8
    c7c0:	1838      	adds	r0, r7, r0
    c7c2:	18c0      	adds	r0, r0, r3
    c7c4:	47a8      	blx	r5

		if (entity->read != NULL) {
    c7c6:	0023      	movs	r3, r4
    c7c8:	33b0      	adds	r3, #176	; 0xb0
    c7ca:	68db      	ldr	r3, [r3, #12]
    c7cc:	2b00      	cmp	r3, #0
    c7ce:	d07b      	beq.n	c8c8 <_http_client_request+0x250>
			/* HTTP Entity is exist. */
			if (entity->is_chunked) {
    c7d0:	23b0      	movs	r3, #176	; 0xb0
    c7d2:	5ce3      	ldrb	r3, [r4, r3]
    c7d4:	2b00      	cmp	r3, #0
    c7d6:	d16b      	bne.n	c8b0 <_http_client_request+0x238>
				/* Chunked mode. */
				module->req.content_length = -1;
				stream_writer_send_buffer(&writer, "Transfer-Encoding: chunked\r\n", strlen("Transfer-Encoding: chunked\r\n"));
			} else if(entity->get_contents_length) {
    c7d8:	0023      	movs	r3, r4
    c7da:	33b0      	adds	r3, #176	; 0xb0
    c7dc:	689b      	ldr	r3, [r3, #8]
    c7de:	2b00      	cmp	r3, #0
    c7e0:	d072      	beq.n	c8c8 <_http_client_request+0x250>
				module->req.content_length = entity->get_contents_length(entity->priv_data);
    c7e2:	0022      	movs	r2, r4
    c7e4:	32b0      	adds	r2, #176	; 0xb0
    c7e6:	6950      	ldr	r0, [r2, #20]
    c7e8:	4798      	blx	r3
    c7ea:	23cc      	movs	r3, #204	; 0xcc
    c7ec:	50e0      	str	r0, [r4, r3]
				if (module->req.content_length < 0) {
    c7ee:	2800      	cmp	r0, #0
    c7f0:	da00      	bge.n	c7f4 <_http_client_request+0x17c>
    c7f2:	e0ac      	b.n	c94e <_http_client_request+0x2d6>
					/* Error was occurred. */
					/* Does not send any entity. */
					module->req.content_length = 0;
				} else {
					sprintf(length, "%u", (unsigned int)module->req.content_length);
    c7f4:	0002      	movs	r2, r0
    c7f6:	4964      	ldr	r1, [pc, #400]	; (c988 <_http_client_request+0x310>)
    c7f8:	2320      	movs	r3, #32
    c7fa:	2008      	movs	r0, #8
    c7fc:	1838      	adds	r0, r7, r0
    c7fe:	18c0      	adds	r0, r0, r3
    c800:	4b62      	ldr	r3, [pc, #392]	; (c98c <_http_client_request+0x314>)
    c802:	4798      	blx	r3
					stream_writer_send_buffer(&writer, "Content-Length: ", strlen("Content-Length: "));
    c804:	2210      	movs	r2, #16
    c806:	4962      	ldr	r1, [pc, #392]	; (c990 <_http_client_request+0x318>)
    c808:	232c      	movs	r3, #44	; 0x2c
    c80a:	2008      	movs	r0, #8
    c80c:	1838      	adds	r0, r7, r0
    c80e:	18c0      	adds	r0, r0, r3
    c810:	4d55      	ldr	r5, [pc, #340]	; (c968 <_http_client_request+0x2f0>)
    c812:	47a8      	blx	r5
					stream_writer_send_buffer(&writer, length, strlen(length));
    c814:	2320      	movs	r3, #32
    c816:	2208      	movs	r2, #8
    c818:	18ba      	adds	r2, r7, r2
    c81a:	18d0      	adds	r0, r2, r3
    c81c:	4b51      	ldr	r3, [pc, #324]	; (c964 <_http_client_request+0x2ec>)
    c81e:	4798      	blx	r3
    c820:	0002      	movs	r2, r0
    c822:	2320      	movs	r3, #32
    c824:	2108      	movs	r1, #8
    c826:	1879      	adds	r1, r7, r1
    c828:	18c9      	adds	r1, r1, r3
    c82a:	330c      	adds	r3, #12
    c82c:	2008      	movs	r0, #8
    c82e:	1838      	adds	r0, r7, r0
    c830:	18c0      	adds	r0, r0, r3
    c832:	47a8      	blx	r5
					stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    c834:	2202      	movs	r2, #2
    c836:	494f      	ldr	r1, [pc, #316]	; (c974 <_http_client_request+0x2fc>)
    c838:	232c      	movs	r3, #44	; 0x2c
    c83a:	2008      	movs	r0, #8
    c83c:	1838      	adds	r0, r7, r0
    c83e:	18c0      	adds	r0, r0, r3
    c840:	47a8      	blx	r5
    c842:	e041      	b.n	c8c8 <_http_client_request+0x250>
			stream_writer_send_buffer(&writer, "GET ", 4);
    c844:	2204      	movs	r2, #4
    c846:	4953      	ldr	r1, [pc, #332]	; (c994 <_http_client_request+0x31c>)
    c848:	332b      	adds	r3, #43	; 0x2b
    c84a:	2008      	movs	r0, #8
    c84c:	1838      	adds	r0, r7, r0
    c84e:	18c0      	adds	r0, r0, r3
    c850:	4b45      	ldr	r3, [pc, #276]	; (c968 <_http_client_request+0x2f0>)
    c852:	4798      	blx	r3
    c854:	e75b      	b.n	c70e <_http_client_request+0x96>
			stream_writer_send_buffer(&writer, "POST ", 5);
    c856:	2205      	movs	r2, #5
    c858:	494f      	ldr	r1, [pc, #316]	; (c998 <_http_client_request+0x320>)
    c85a:	332a      	adds	r3, #42	; 0x2a
    c85c:	2008      	movs	r0, #8
    c85e:	1838      	adds	r0, r7, r0
    c860:	18c0      	adds	r0, r0, r3
    c862:	4b41      	ldr	r3, [pc, #260]	; (c968 <_http_client_request+0x2f0>)
    c864:	4798      	blx	r3
    c866:	e752      	b.n	c70e <_http_client_request+0x96>
			stream_writer_send_buffer(&writer, "DELETE ", 7);
    c868:	2207      	movs	r2, #7
    c86a:	494c      	ldr	r1, [pc, #304]	; (c99c <_http_client_request+0x324>)
    c86c:	3329      	adds	r3, #41	; 0x29
    c86e:	2008      	movs	r0, #8
    c870:	1838      	adds	r0, r7, r0
    c872:	18c0      	adds	r0, r0, r3
    c874:	4b3c      	ldr	r3, [pc, #240]	; (c968 <_http_client_request+0x2f0>)
    c876:	4798      	blx	r3
    c878:	e749      	b.n	c70e <_http_client_request+0x96>
			stream_writer_send_buffer(&writer, "PUT ", 4);
    c87a:	2204      	movs	r2, #4
    c87c:	4948      	ldr	r1, [pc, #288]	; (c9a0 <_http_client_request+0x328>)
    c87e:	3328      	adds	r3, #40	; 0x28
    c880:	2008      	movs	r0, #8
    c882:	1838      	adds	r0, r7, r0
    c884:	18c0      	adds	r0, r0, r3
    c886:	4b38      	ldr	r3, [pc, #224]	; (c968 <_http_client_request+0x2f0>)
    c888:	4798      	blx	r3
    c88a:	e740      	b.n	c70e <_http_client_request+0x96>
			stream_writer_send_buffer(&writer, "OPTIONS ", 8);
    c88c:	2208      	movs	r2, #8
    c88e:	4945      	ldr	r1, [pc, #276]	; (c9a4 <_http_client_request+0x32c>)
    c890:	3327      	adds	r3, #39	; 0x27
    c892:	2008      	movs	r0, #8
    c894:	1838      	adds	r0, r7, r0
    c896:	18c0      	adds	r0, r0, r3
    c898:	4b33      	ldr	r3, [pc, #204]	; (c968 <_http_client_request+0x2f0>)
    c89a:	4798      	blx	r3
    c89c:	e737      	b.n	c70e <_http_client_request+0x96>
			stream_writer_send_buffer(&writer, "HEAD ", 5);
    c89e:	2205      	movs	r2, #5
    c8a0:	4941      	ldr	r1, [pc, #260]	; (c9a8 <_http_client_request+0x330>)
    c8a2:	3326      	adds	r3, #38	; 0x26
    c8a4:	2008      	movs	r0, #8
    c8a6:	1838      	adds	r0, r7, r0
    c8a8:	18c0      	adds	r0, r0, r3
    c8aa:	4b2f      	ldr	r3, [pc, #188]	; (c968 <_http_client_request+0x2f0>)
    c8ac:	4798      	blx	r3
    c8ae:	e72e      	b.n	c70e <_http_client_request+0x96>
				module->req.content_length = -1;
    c8b0:	2201      	movs	r2, #1
    c8b2:	4252      	negs	r2, r2
    c8b4:	23cc      	movs	r3, #204	; 0xcc
    c8b6:	50e2      	str	r2, [r4, r3]
				stream_writer_send_buffer(&writer, "Transfer-Encoding: chunked\r\n", strlen("Transfer-Encoding: chunked\r\n"));
    c8b8:	321d      	adds	r2, #29
    c8ba:	493c      	ldr	r1, [pc, #240]	; (c9ac <_http_client_request+0x334>)
    c8bc:	3ba0      	subs	r3, #160	; 0xa0
    c8be:	2008      	movs	r0, #8
    c8c0:	1838      	adds	r0, r7, r0
    c8c2:	18c0      	adds	r0, r0, r3
    c8c4:	4b28      	ldr	r3, [pc, #160]	; (c968 <_http_client_request+0x2f0>)
    c8c6:	4798      	blx	r3
				}
			}
		}
		if (module->req.ext_header != NULL ) {
    c8c8:	23d4      	movs	r3, #212	; 0xd4
    c8ca:	58e5      	ldr	r5, [r4, r3]
    c8cc:	2d00      	cmp	r5, #0
    c8ce:	d00a      	beq.n	c8e6 <_http_client_request+0x26e>
			stream_writer_send_buffer(&writer,
    c8d0:	0028      	movs	r0, r5
    c8d2:	4b24      	ldr	r3, [pc, #144]	; (c964 <_http_client_request+0x2ec>)
    c8d4:	4798      	blx	r3
    c8d6:	0002      	movs	r2, r0
    c8d8:	0029      	movs	r1, r5
    c8da:	232c      	movs	r3, #44	; 0x2c
    c8dc:	2008      	movs	r0, #8
    c8de:	1838      	adds	r0, r7, r0
    c8e0:	18c0      	adds	r0, r0, r3
    c8e2:	4b21      	ldr	r3, [pc, #132]	; (c968 <_http_client_request+0x2f0>)
    c8e4:	4798      	blx	r3
				module->req.ext_header,
				strlen(module->req.ext_header));
		}

		//See the module->header
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    c8e6:	2202      	movs	r2, #2
    c8e8:	4922      	ldr	r1, [pc, #136]	; (c974 <_http_client_request+0x2fc>)
    c8ea:	232c      	movs	r3, #44	; 0x2c
    c8ec:	2008      	movs	r0, #8
    c8ee:	1838      	adds	r0, r7, r0
    c8f0:	18c0      	adds	r0, r0, r3
    c8f2:	4b1d      	ldr	r3, [pc, #116]	; (c968 <_http_client_request+0x2f0>)
    c8f4:	4798      	blx	r3
		stream_writer_send_remain(&writer);
    c8f6:	232c      	movs	r3, #44	; 0x2c
    c8f8:	2208      	movs	r2, #8
    c8fa:	18ba      	adds	r2, r7, r2
    c8fc:	18d0      	adds	r0, r2, r3
    c8fe:	4b2c      	ldr	r3, [pc, #176]	; (c9b0 <_http_client_request+0x338>)
    c900:	4798      	blx	r3

		module->req.state = STATE_REQ_SEND_ENTITY;
    c902:	2304      	movs	r3, #4
    c904:	66e3      	str	r3, [r4, #108]	; 0x6c
		/* Send first part of entity. */
	case STATE_REQ_SEND_ENTITY:
		if (module->req.content_length < 0 && entity->read) {
    c906:	23cc      	movs	r3, #204	; 0xcc
    c908:	58e2      	ldr	r2, [r4, r3]
    c90a:	2a00      	cmp	r2, #0
    c90c:	db52      	blt.n	c9b4 <_http_client_request+0x33c>
				if (module->cb) {
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
				}
				break;
			}
		} else if (module->req.content_length > 0 && entity->read) {
    c90e:	dc00      	bgt.n	c912 <_http_client_request+0x29a>
    c910:	e0f1      	b.n	caf6 <_http_client_request+0x47e>
    c912:	0023      	movs	r3, r4
    c914:	33b0      	adds	r3, #176	; 0xb0
    c916:	68dd      	ldr	r5, [r3, #12]
    c918:	2d00      	cmp	r5, #0
    c91a:	d100      	bne.n	c91e <_http_client_request+0x2a6>
    c91c:	e0eb      	b.n	caf6 <_http_client_request+0x47e>
			/* Send entity. */
			if (module->req.sent_length >= module->req.content_length) {
    c91e:	23d0      	movs	r3, #208	; 0xd0
    c920:	58e3      	ldr	r3, [r4, r3]
    c922:	429a      	cmp	r2, r3
    c924:	dd00      	ble.n	c928 <_http_client_request+0x2b0>
    c926:	e0bb      	b.n	caa0 <_http_client_request+0x428>
				/* Complete to send the buffer. */
				if (module->req.entity.close) {
    c928:	23c0      	movs	r3, #192	; 0xc0
    c92a:	58e3      	ldr	r3, [r4, r3]
    c92c:	2b00      	cmp	r3, #0
    c92e:	d002      	beq.n	c936 <_http_client_request+0x2be>
					module->req.entity.close(module->req.entity.priv_data);
    c930:	22c4      	movs	r2, #196	; 0xc4
    c932:	58a0      	ldr	r0, [r4, r2]
    c934:	4798      	blx	r3
				}
				module->req.state = STATE_SOCK_CONNECTED;
    c936:	2302      	movs	r3, #2
    c938:	66e3      	str	r3, [r4, #108]	; 0x6c
				if (module->cb) {
    c93a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    c93c:	2b00      	cmp	r3, #0
    c93e:	d100      	bne.n	c942 <_http_client_request+0x2ca>
    c940:	e6c0      	b.n	c6c4 <_http_client_request+0x4c>
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    c942:	220c      	movs	r2, #12
    c944:	18ba      	adds	r2, r7, r2
    c946:	2101      	movs	r1, #1
    c948:	0020      	movs	r0, r4
    c94a:	4798      	blx	r3
    c94c:	e6ba      	b.n	c6c4 <_http_client_request+0x4c>
					module->req.content_length = 0;
    c94e:	2200      	movs	r2, #0
    c950:	50e2      	str	r2, [r4, r3]
    c952:	e7b9      	b.n	c8c8 <_http_client_request+0x250>
    c954:	000161d0 	.word	0x000161d0
    c958:	00013bc9 	.word	0x00013bc9
    c95c:	0000c409 	.word	0x0000c409
    c960:	0000d3d5 	.word	0x0000d3d5
    c964:	000140c3 	.word	0x000140c3
    c968:	0000d441 	.word	0x0000d441
    c96c:	00016244 	.word	0x00016244
    c970:	00016250 	.word	0x00016250
    c974:	00016828 	.word	0x00016828
    c978:	00016260 	.word	0x00016260
    c97c:	00016268 	.word	0x00016268
    c980:	00016284 	.word	0x00016284
    c984:	00016298 	.word	0x00016298
    c988:	000162d0 	.word	0x000162d0
    c98c:	00014021 	.word	0x00014021
    c990:	000162d4 	.word	0x000162d4
    c994:	00016210 	.word	0x00016210
    c998:	00016218 	.word	0x00016218
    c99c:	00016220 	.word	0x00016220
    c9a0:	00016228 	.word	0x00016228
    c9a4:	00016230 	.word	0x00016230
    c9a8:	0001623c 	.word	0x0001623c
    c9ac:	000162b0 	.word	0x000162b0
    c9b0:	0000d3e5 	.word	0x0000d3e5
		if (module->req.content_length < 0 && entity->read) {
    c9b4:	0023      	movs	r3, r4
    c9b6:	33b0      	adds	r3, #176	; 0xb0
    c9b8:	68dd      	ldr	r5, [r3, #12]
    c9ba:	2d00      	cmp	r5, #0
    c9bc:	d100      	bne.n	c9c0 <_http_client_request+0x348>
    c9be:	e09a      	b.n	caf6 <_http_client_request+0x47e>
				module->config.send_buffer_size - HTTP_CHUNKED_MAX_LENGTH - 4, module->req.sent_length);
    c9c0:	23d0      	movs	r3, #208	; 0xd0
			size = entity->read(entity->priv_data, buffer + HTTP_CHUNKED_MAX_LENGTH + 2,
    c9c2:	58e3      	ldr	r3, [r4, r3]
    c9c4:	6e62      	ldr	r2, [r4, #100]	; 0x64
    c9c6:	3a07      	subs	r2, #7
    c9c8:	1d71      	adds	r1, r6, #5
    c9ca:	0020      	movs	r0, r4
    c9cc:	30b0      	adds	r0, #176	; 0xb0
    c9ce:	6940      	ldr	r0, [r0, #20]
    c9d0:	47a8      	blx	r5
    c9d2:	0005      	movs	r5, r0
    c9d4:	43c3      	mvns	r3, r0
    c9d6:	17db      	asrs	r3, r3, #31
    c9d8:	401d      	ands	r5, r3
			buffer[HTTP_CHUNKED_MAX_LENGTH + 1] = '\n';
    c9da:	220a      	movs	r2, #10
    c9dc:	7132      	strb	r2, [r6, #4]
			buffer[HTTP_CHUNKED_MAX_LENGTH] = '\r';
    c9de:	210d      	movs	r1, #13
    c9e0:	70f1      	strb	r1, [r6, #3]
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 2] = '\r';
    c9e2:	1973      	adds	r3, r6, r5
    c9e4:	7159      	strb	r1, [r3, #5]
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 3] = '\n';
    c9e6:	719a      	strb	r2, [r3, #6]
				*ptr = CH_LUT[size % 16];
    c9e8:	230f      	movs	r3, #15
    c9ea:	402b      	ands	r3, r5
    c9ec:	3206      	adds	r2, #6
    c9ee:	3905      	subs	r1, #5
    c9f0:	468c      	mov	ip, r1
    c9f2:	44bc      	add	ip, r7
    c9f4:	4462      	add	r2, ip
    c9f6:	5cd3      	ldrb	r3, [r2, r3]
    c9f8:	70b3      	strb	r3, [r6, #2]
				ptr = buffer + 2;
    c9fa:	1cb1      	adds	r1, r6, #2
			if (size >= 0x10) {
    c9fc:	2d0f      	cmp	r5, #15
    c9fe:	dd0d      	ble.n	ca1c <_http_client_request+0x3a4>
				ptr = buffer + 1;
    ca00:	1c71      	adds	r1, r6, #1
				*ptr = CH_LUT[(size / 0x10) % 16];
    ca02:	17eb      	asrs	r3, r5, #31
    ca04:	220f      	movs	r2, #15
    ca06:	4013      	ands	r3, r2
    ca08:	195b      	adds	r3, r3, r5
    ca0a:	111b      	asrs	r3, r3, #4
    ca0c:	4013      	ands	r3, r2
    ca0e:	3201      	adds	r2, #1
    ca10:	2008      	movs	r0, #8
    ca12:	4684      	mov	ip, r0
    ca14:	44bc      	add	ip, r7
    ca16:	4462      	add	r2, ip
    ca18:	5cd3      	ldrb	r3, [r2, r3]
    ca1a:	7073      	strb	r3, [r6, #1]
			if (size >= 0x100) {
    ca1c:	2dff      	cmp	r5, #255	; 0xff
    ca1e:	dd0d      	ble.n	ca3c <_http_client_request+0x3c4>
				*ptr = CH_LUT[(size / 0x100) % 16];
    ca20:	17ea      	asrs	r2, r5, #31
    ca22:	23ff      	movs	r3, #255	; 0xff
    ca24:	4013      	ands	r3, r2
    ca26:	195b      	adds	r3, r3, r5
    ca28:	051b      	lsls	r3, r3, #20
    ca2a:	0f1b      	lsrs	r3, r3, #28
    ca2c:	2210      	movs	r2, #16
    ca2e:	2108      	movs	r1, #8
    ca30:	468c      	mov	ip, r1
    ca32:	44bc      	add	ip, r7
    ca34:	4462      	add	r2, ip
    ca36:	5cd3      	ldrb	r3, [r2, r3]
    ca38:	7033      	strb	r3, [r6, #0]
				ptr = buffer;
    ca3a:	0031      	movs	r1, r6
			if ((result = send(module->sock, (void*)ptr, ptr + HTTP_CHUNKED_MAX_LENGTH - buffer + size + 4, 0)) < 0) {	
    ca3c:	1cca      	adds	r2, r1, #3
    ca3e:	1b92      	subs	r2, r2, r6
    ca40:	1d2b      	adds	r3, r5, #4
    ca42:	18d2      	adds	r2, r2, r3
    ca44:	b292      	uxth	r2, r2
    ca46:	2000      	movs	r0, #0
    ca48:	5620      	ldrsb	r0, [r4, r0]
    ca4a:	2300      	movs	r3, #0
    ca4c:	4e30      	ldr	r6, [pc, #192]	; (cb10 <_http_client_request+0x498>)
    ca4e:	47b0      	blx	r6
    ca50:	2800      	cmp	r0, #0
    ca52:	db19      	blt.n	ca88 <_http_client_request+0x410>
			module->req.sent_length += size;
    ca54:	22d0      	movs	r2, #208	; 0xd0
    ca56:	58a3      	ldr	r3, [r4, r2]
    ca58:	195b      	adds	r3, r3, r5
    ca5a:	50a3      	str	r3, [r4, r2]
			if(size == 0) {
    ca5c:	2d00      	cmp	r5, #0
    ca5e:	d000      	beq.n	ca62 <_http_client_request+0x3ea>
    ca60:	e630      	b.n	c6c4 <_http_client_request+0x4c>
				if (module->req.entity.close) {
    ca62:	23c0      	movs	r3, #192	; 0xc0
    ca64:	58e3      	ldr	r3, [r4, r3]
    ca66:	2b00      	cmp	r3, #0
    ca68:	d002      	beq.n	ca70 <_http_client_request+0x3f8>
					module->req.entity.close(module->req.entity.priv_data);
    ca6a:	3a0c      	subs	r2, #12
    ca6c:	58a0      	ldr	r0, [r4, r2]
    ca6e:	4798      	blx	r3
				module->req.state = STATE_SOCK_CONNECTED;
    ca70:	2302      	movs	r3, #2
    ca72:	66e3      	str	r3, [r4, #108]	; 0x6c
				if (module->cb) {
    ca74:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    ca76:	2b00      	cmp	r3, #0
    ca78:	d100      	bne.n	ca7c <_http_client_request+0x404>
    ca7a:	e623      	b.n	c6c4 <_http_client_request+0x4c>
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    ca7c:	220c      	movs	r2, #12
    ca7e:	18ba      	adds	r2, r7, r2
    ca80:	2101      	movs	r1, #1
    ca82:	0020      	movs	r0, r4
    ca84:	4798      	blx	r3
    ca86:	e61d      	b.n	c6c4 <_http_client_request+0x4c>
				_http_client_clear_conn(module, -EIO);
    ca88:	2105      	movs	r1, #5
    ca8a:	4249      	negs	r1, r1
    ca8c:	0020      	movs	r0, r4
    ca8e:	4b21      	ldr	r3, [pc, #132]	; (cb14 <_http_client_request+0x49c>)
    ca90:	4798      	blx	r3
    ca92:	46dd      	mov	sp, fp
		break;
	default:
		/* Invalid status. */
		break;
	}
}
    ca94:	46bd      	mov	sp, r7
    ca96:	b013      	add	sp, #76	; 0x4c
    ca98:	bc0c      	pop	{r2, r3}
    ca9a:	4692      	mov	sl, r2
    ca9c:	469b      	mov	fp, r3
    ca9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			size = entity->read(entity->priv_data, buffer, module->config.send_buffer_size, module->req.sent_length);
    caa0:	0022      	movs	r2, r4
    caa2:	32b0      	adds	r2, #176	; 0xb0
    caa4:	6950      	ldr	r0, [r2, #20]
    caa6:	6e62      	ldr	r2, [r4, #100]	; 0x64
    caa8:	0031      	movs	r1, r6
    caaa:	47a8      	blx	r5
			if (size < 0) {
    caac:	2800      	cmp	r0, #0
    caae:	db16      	blt.n	cade <_http_client_request+0x466>
				if (size > module->req.content_length - module->req.sent_length) {
    cab0:	23cc      	movs	r3, #204	; 0xcc
    cab2:	58e5      	ldr	r5, [r4, r3]
    cab4:	3304      	adds	r3, #4
    cab6:	58e3      	ldr	r3, [r4, r3]
    cab8:	1aed      	subs	r5, r5, r3
    caba:	4285      	cmp	r5, r0
    cabc:	dd00      	ble.n	cac0 <_http_client_request+0x448>
    cabe:	0005      	movs	r5, r0
				if ((result = send(module->sock, (void*)buffer, size, 0)) < 0) {
    cac0:	b2aa      	uxth	r2, r5
    cac2:	2000      	movs	r0, #0
    cac4:	5620      	ldrsb	r0, [r4, r0]
    cac6:	2300      	movs	r3, #0
    cac8:	0031      	movs	r1, r6
    caca:	4e11      	ldr	r6, [pc, #68]	; (cb10 <_http_client_request+0x498>)
    cacc:	47b0      	blx	r6
    cace:	2800      	cmp	r0, #0
    cad0:	db0b      	blt.n	caea <_http_client_request+0x472>
				module->req.sent_length += size;
    cad2:	23d0      	movs	r3, #208	; 0xd0
    cad4:	58e2      	ldr	r2, [r4, r3]
    cad6:	4694      	mov	ip, r2
    cad8:	4465      	add	r5, ip
    cada:	50e5      	str	r5, [r4, r3]
    cadc:	e5f2      	b.n	c6c4 <_http_client_request+0x4c>
				_http_client_clear_conn(module, (size == 0)?-EBADMSG:-EIO);
    cade:	2105      	movs	r1, #5
    cae0:	4249      	negs	r1, r1
    cae2:	0020      	movs	r0, r4
    cae4:	4b0b      	ldr	r3, [pc, #44]	; (cb14 <_http_client_request+0x49c>)
    cae6:	4798      	blx	r3
    cae8:	e5ec      	b.n	c6c4 <_http_client_request+0x4c>
					_http_client_clear_conn(module, -EIO);
    caea:	2105      	movs	r1, #5
    caec:	4249      	negs	r1, r1
    caee:	0020      	movs	r0, r4
    caf0:	4b08      	ldr	r3, [pc, #32]	; (cb14 <_http_client_request+0x49c>)
    caf2:	4798      	blx	r3
					return;
    caf4:	e7cd      	b.n	ca92 <_http_client_request+0x41a>
			module->req.state = STATE_SOCK_CONNECTED;
    caf6:	2302      	movs	r3, #2
    caf8:	66e3      	str	r3, [r4, #108]	; 0x6c
			if (module->cb) {
    cafa:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    cafc:	2b00      	cmp	r3, #0
    cafe:	d100      	bne.n	cb02 <_http_client_request+0x48a>
    cb00:	e5e0      	b.n	c6c4 <_http_client_request+0x4c>
				module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    cb02:	220c      	movs	r2, #12
    cb04:	18ba      	adds	r2, r7, r2
    cb06:	2101      	movs	r1, #1
    cb08:	0020      	movs	r0, r4
    cb0a:	4798      	blx	r3
    cb0c:	e5da      	b.n	c6c4 <_http_client_request+0x4c>
    cb0e:	46c0      	nop			; (mov r8, r8)
    cb10:	0000afbd 	.word	0x0000afbd
    cb14:	0000c561 	.word	0x0000c561

0000cb18 <http_client_send_request>:
{
    cb18:	b5f0      	push	{r4, r5, r6, r7, lr}
    cb1a:	46d6      	mov	lr, sl
    cb1c:	b500      	push	{lr}
    cb1e:	b088      	sub	sp, #32
    cb20:	0004      	movs	r4, r0
    cb22:	000f      	movs	r7, r1
    cb24:	4692      	mov	sl, r2
    cb26:	9303      	str	r3, [sp, #12]
	if (module == NULL) {
    cb28:	2800      	cmp	r0, #0
    cb2a:	d100      	bne.n	cb2e <http_client_send_request+0x16>
    cb2c:	e0d3      	b.n	ccd6 <http_client_send_request+0x1be>
	if (module->req.state > STATE_SOCK_CONNECTED) {
    cb2e:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    cb30:	2b02      	cmp	r3, #2
    cb32:	d900      	bls.n	cb36 <http_client_send_request+0x1e>
    cb34:	e0d3      	b.n	ccde <http_client_send_request+0x1c6>
	if (!strncmp(url, "http://", 7)) {
    cb36:	2207      	movs	r2, #7
    cb38:	4981      	ldr	r1, [pc, #516]	; (cd40 <http_client_send_request+0x228>)
    cb3a:	0038      	movs	r0, r7
    cb3c:	4b81      	ldr	r3, [pc, #516]	; (cd44 <http_client_send_request+0x22c>)
    cb3e:	4798      	blx	r3
		i = 7;
    cb40:	2607      	movs	r6, #7
	if (!strncmp(url, "http://", 7)) {
    cb42:	2800      	cmp	r0, #0
    cb44:	d007      	beq.n	cb56 <http_client_send_request+0x3e>
	} else if (!strncmp(url, "https://", 8)) {
    cb46:	2208      	movs	r2, #8
    cb48:	497f      	ldr	r1, [pc, #508]	; (cd48 <http_client_send_request+0x230>)
    cb4a:	0038      	movs	r0, r7
    cb4c:	4b7d      	ldr	r3, [pc, #500]	; (cd44 <http_client_send_request+0x22c>)
    cb4e:	4798      	blx	r3
		i = 8;
    cb50:	4246      	negs	r6, r0
    cb52:	4146      	adcs	r6, r0
    cb54:	00f6      	lsls	r6, r6, #3
	reconnect = strncmp(module->host, url + i, strlen(module->host));
    cb56:	1c63      	adds	r3, r4, #1
    cb58:	19bd      	adds	r5, r7, r6
    cb5a:	9302      	str	r3, [sp, #8]
    cb5c:	0018      	movs	r0, r3
    cb5e:	4b7b      	ldr	r3, [pc, #492]	; (cd4c <http_client_send_request+0x234>)
    cb60:	4798      	blx	r3
    cb62:	0002      	movs	r2, r0
    cb64:	0029      	movs	r1, r5
    cb66:	9802      	ldr	r0, [sp, #8]
    cb68:	4b76      	ldr	r3, [pc, #472]	; (cd44 <http_client_send_request+0x22c>)
    cb6a:	4798      	blx	r3
    cb6c:	9001      	str	r0, [sp, #4]
	for (; url[i] != '\0' && url[i] != '/'; i++) {
    cb6e:	782b      	ldrb	r3, [r5, #0]
    cb70:	2b00      	cmp	r3, #0
    cb72:	d052      	beq.n	cc1a <http_client_send_request+0x102>
    cb74:	2b2f      	cmp	r3, #47	; 0x2f
    cb76:	d052      	beq.n	cc1e <http_client_send_request+0x106>
    cb78:	1c71      	adds	r1, r6, #1
    cb7a:	1879      	adds	r1, r7, r1
    cb7c:	2200      	movs	r2, #0
		module->host[j++] = url[i];
    cb7e:	3201      	adds	r2, #1
    cb80:	54a3      	strb	r3, [r4, r2]
	for (; url[i] != '\0' && url[i] != '/'; i++) {
    cb82:	000d      	movs	r5, r1
    cb84:	780b      	ldrb	r3, [r1, #0]
    cb86:	2b00      	cmp	r3, #0
    cb88:	d002      	beq.n	cb90 <http_client_send_request+0x78>
    cb8a:	3101      	adds	r1, #1
    cb8c:	2b2f      	cmp	r3, #47	; 0x2f
    cb8e:	d1f6      	bne.n	cb7e <http_client_send_request+0x66>
	module->host[j] = '\0';
    cb90:	18a2      	adds	r2, r4, r2
    cb92:	2300      	movs	r3, #0
    cb94:	7053      	strb	r3, [r2, #1]
	if (strlen(module->host) == 0) {
    cb96:	7863      	ldrb	r3, [r4, #1]
    cb98:	2b00      	cmp	r3, #0
    cb9a:	d100      	bne.n	cb9e <http_client_send_request+0x86>
    cb9c:	e0a3      	b.n	cce6 <http_client_send_request+0x1ce>
	if (strlen(uri) >= HTTP_MAX_URI_LENGTH) {
    cb9e:	0028      	movs	r0, r5
    cba0:	4b6a      	ldr	r3, [pc, #424]	; (cd4c <http_client_send_request+0x234>)
    cba2:	4798      	blx	r3
    cba4:	283f      	cmp	r0, #63	; 0x3f
    cba6:	d900      	bls.n	cbaa <http_client_send_request+0x92>
    cba8:	e0a1      	b.n	ccee <http_client_send_request+0x1d6>
	if (module->req.ext_header != NULL) {
    cbaa:	23d4      	movs	r3, #212	; 0xd4
    cbac:	58e0      	ldr	r0, [r4, r3]
    cbae:	2800      	cmp	r0, #0
    cbb0:	d001      	beq.n	cbb6 <http_client_send_request+0x9e>
		free(module->req.ext_header);
    cbb2:	4b67      	ldr	r3, [pc, #412]	; (cd50 <http_client_send_request+0x238>)
    cbb4:	4798      	blx	r3
	if (ext_header != NULL) {
    cbb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cbb8:	2b00      	cmp	r3, #0
    cbba:	d032      	beq.n	cc22 <http_client_send_request+0x10a>
		module->req.ext_header = strdup(ext_header);
    cbbc:	0018      	movs	r0, r3
    cbbe:	4b65      	ldr	r3, [pc, #404]	; (cd54 <http_client_send_request+0x23c>)
    cbc0:	4798      	blx	r3
    cbc2:	23d4      	movs	r3, #212	; 0xd4
    cbc4:	50e0      	str	r0, [r4, r3]
		if (module->req.ext_header == NULL) {
    cbc6:	2800      	cmp	r0, #0
    cbc8:	d100      	bne.n	cbcc <http_client_send_request+0xb4>
    cbca:	e094      	b.n	ccf6 <http_client_send_request+0x1de>
	module->sending = 0;
    cbcc:	2241      	movs	r2, #65	; 0x41
    cbce:	5ca3      	ldrb	r3, [r4, r2]
    cbd0:	2101      	movs	r1, #1
    cbd2:	438b      	bics	r3, r1
    cbd4:	54a3      	strb	r3, [r4, r2]
	module->recved_size = 0;
    cbd6:	2300      	movs	r3, #0
    cbd8:	6463      	str	r3, [r4, #68]	; 0x44
	if (uri[0] == '/') {
    cbda:	782b      	ldrb	r3, [r5, #0]
    cbdc:	2b2f      	cmp	r3, #47	; 0x2f
    cbde:	d024      	beq.n	cc2a <http_client_send_request+0x112>
		module->req.uri[0] = '/';
    cbe0:	222f      	movs	r2, #47	; 0x2f
    cbe2:	2370      	movs	r3, #112	; 0x70
    cbe4:	54e2      	strb	r2, [r4, r3]
		if (uri[0] != 0) {
    cbe6:	782b      	ldrb	r3, [r5, #0]
    cbe8:	2b00      	cmp	r3, #0
    cbea:	d124      	bne.n	cc36 <http_client_send_request+0x11e>
	if (entity != NULL) {
    cbec:	9b03      	ldr	r3, [sp, #12]
    cbee:	2b00      	cmp	r3, #0
    cbf0:	d027      	beq.n	cc42 <http_client_send_request+0x12a>
		memcpy(&module->req.entity, entity, sizeof(struct http_entity));
    cbf2:	0020      	movs	r0, r4
    cbf4:	30b0      	adds	r0, #176	; 0xb0
    cbf6:	2218      	movs	r2, #24
    cbf8:	0019      	movs	r1, r3
    cbfa:	4b57      	ldr	r3, [pc, #348]	; (cd58 <http_client_send_request+0x240>)
    cbfc:	4798      	blx	r3
	module->req.method = method;
    cbfe:	23c8      	movs	r3, #200	; 0xc8
    cc00:	4652      	mov	r2, sl
    cc02:	54e2      	strb	r2, [r4, r3]
	switch (module->req.state) {
    cc04:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    cc06:	2b01      	cmp	r3, #1
    cc08:	d022      	beq.n	cc50 <http_client_send_request+0x138>
    cc0a:	2b00      	cmp	r3, #0
    cc0c:	d027      	beq.n	cc5e <http_client_send_request+0x146>
    cc0e:	2b02      	cmp	r3, #2
    cc10:	d03a      	beq.n	cc88 <http_client_send_request+0x170>
		return -EAGAIN;
    cc12:	230b      	movs	r3, #11
    cc14:	425b      	negs	r3, r3
    cc16:	9301      	str	r3, [sp, #4]
    cc18:	e08d      	b.n	cd36 <http_client_send_request+0x21e>
	int i = 0, j = 0, reconnect = 0;
    cc1a:	2200      	movs	r2, #0
    cc1c:	e7b8      	b.n	cb90 <http_client_send_request+0x78>
    cc1e:	2200      	movs	r2, #0
    cc20:	e7b6      	b.n	cb90 <http_client_send_request+0x78>
		module->req.ext_header = NULL;
    cc22:	2200      	movs	r2, #0
    cc24:	23d4      	movs	r3, #212	; 0xd4
    cc26:	50e2      	str	r2, [r4, r3]
    cc28:	e7d0      	b.n	cbcc <http_client_send_request+0xb4>
		strcpy(module->req.uri, uri);
    cc2a:	0020      	movs	r0, r4
    cc2c:	3070      	adds	r0, #112	; 0x70
    cc2e:	0029      	movs	r1, r5
    cc30:	4b4a      	ldr	r3, [pc, #296]	; (cd5c <http_client_send_request+0x244>)
    cc32:	4798      	blx	r3
    cc34:	e7da      	b.n	cbec <http_client_send_request+0xd4>
			strcpy(module->req.uri + 1, uri);
    cc36:	0029      	movs	r1, r5
    cc38:	0020      	movs	r0, r4
    cc3a:	3071      	adds	r0, #113	; 0x71
    cc3c:	4b47      	ldr	r3, [pc, #284]	; (cd5c <http_client_send_request+0x244>)
    cc3e:	4798      	blx	r3
    cc40:	e7d4      	b.n	cbec <http_client_send_request+0xd4>
		memset(&module->req.entity, 0, sizeof(struct http_entity));
    cc42:	0020      	movs	r0, r4
    cc44:	30b0      	adds	r0, #176	; 0xb0
    cc46:	2218      	movs	r2, #24
    cc48:	2100      	movs	r1, #0
    cc4a:	4b45      	ldr	r3, [pc, #276]	; (cd60 <http_client_send_request+0x248>)
    cc4c:	4798      	blx	r3
    cc4e:	e7d6      	b.n	cbfe <http_client_send_request+0xe6>
		if (!reconnect) {
    cc50:	9b01      	ldr	r3, [sp, #4]
    cc52:	2b00      	cmp	r3, #0
    cc54:	d06f      	beq.n	cd36 <http_client_send_request+0x21e>
			_http_client_clear_conn(module, 0);
    cc56:	2100      	movs	r1, #0
    cc58:	0020      	movs	r0, r4
    cc5a:	4b42      	ldr	r3, [pc, #264]	; (cd64 <http_client_send_request+0x24c>)
    cc5c:	4798      	blx	r3
		if (module->config.tls) {
    cc5e:	2352      	movs	r3, #82	; 0x52
    cc60:	5ce2      	ldrb	r2, [r4, r3]
    cc62:	1e53      	subs	r3, r2, #1
    cc64:	419a      	sbcs	r2, r3
		module->sock = socket(AF_INET, SOCK_STREAM, flag);
    cc66:	b2d2      	uxtb	r2, r2
    cc68:	2101      	movs	r1, #1
    cc6a:	2002      	movs	r0, #2
    cc6c:	4b3e      	ldr	r3, [pc, #248]	; (cd68 <http_client_send_request+0x250>)
    cc6e:	4798      	blx	r3
    cc70:	7020      	strb	r0, [r4, #0]
		if (module->sock >= 0) {
    cc72:	2800      	cmp	r0, #0
    cc74:	db43      	blt.n	ccfe <http_client_send_request+0x1e6>
			module_ref_inst[module->sock] = module;
    cc76:	0080      	lsls	r0, r0, #2
    cc78:	4b3c      	ldr	r3, [pc, #240]	; (cd6c <http_client_send_request+0x254>)
    cc7a:	50c4      	str	r4, [r0, r3]
    cc7c:	9d02      	ldr	r5, [sp, #8]
	uint32_t isv6 = 0;
    cc7e:	2100      	movs	r1, #0
		if ((ch >= 'a' && ch <= 'f') || (ch >= 'A' && ch <= 'F') || ch == ':' || ch == '/') {
    cc80:	2620      	movs	r6, #32
			isv6 = 1;
    cc82:	2001      	movs	r0, #1
		} else if ((ch & 0x30) != 0x30) {
    cc84:	2730      	movs	r7, #48	; 0x30
    cc86:	e00c      	b.n	cca2 <http_client_send_request+0x18a>
		if (!reconnect) {
    cc88:	9b01      	ldr	r3, [sp, #4]
    cc8a:	2b00      	cmp	r3, #0
    cc8c:	d1e3      	bne.n	cc56 <http_client_send_request+0x13e>
			module->req.state = STATE_REQ_SEND_HEADER;
    cc8e:	3303      	adds	r3, #3
    cc90:	66e3      	str	r3, [r4, #108]	; 0x6c
			_http_client_request(module);
    cc92:	0020      	movs	r0, r4
    cc94:	4b36      	ldr	r3, [pc, #216]	; (cd70 <http_client_send_request+0x258>)
    cc96:	4798      	blx	r3
			break;
    cc98:	e04d      	b.n	cd36 <http_client_send_request+0x21e>
			if (isv6) {
    cc9a:	2900      	cmp	r1, #0
    cc9c:	d001      	beq.n	cca2 <http_client_send_request+0x18a>
    cc9e:	e012      	b.n	ccc6 <http_client_send_request+0x1ae>
			isv6 = 1;
    cca0:	0001      	movs	r1, r0
	while (*host != '\0') {
    cca2:	782a      	ldrb	r2, [r5, #0]
    cca4:	2a00      	cmp	r2, #0
    cca6:	d02e      	beq.n	cd06 <http_client_send_request+0x1ee>
		ch = *host++;
    cca8:	3501      	adds	r5, #1
		if ((ch >= 'a' && ch <= 'f') || (ch >= 'A' && ch <= 'F') || ch == ':' || ch == '/') {
    ccaa:	0013      	movs	r3, r2
    ccac:	43b3      	bics	r3, r6
    ccae:	3b41      	subs	r3, #65	; 0x41
    ccb0:	2b05      	cmp	r3, #5
    ccb2:	d9f5      	bls.n	cca0 <http_client_send_request+0x188>
    ccb4:	2a3a      	cmp	r2, #58	; 0x3a
    ccb6:	d00a      	beq.n	ccce <http_client_send_request+0x1b6>
    ccb8:	2a2f      	cmp	r2, #47	; 0x2f
    ccba:	d00a      	beq.n	ccd2 <http_client_send_request+0x1ba>
		} else if (ch == '.') {
    ccbc:	2a2e      	cmp	r2, #46	; 0x2e
    ccbe:	d0ec      	beq.n	cc9a <http_client_send_request+0x182>
		} else if ((ch & 0x30) != 0x30) {
    ccc0:	403a      	ands	r2, r7
    ccc2:	2a30      	cmp	r2, #48	; 0x30
    ccc4:	d0ed      	beq.n	cca2 <http_client_send_request+0x18a>
				gethostbyname((uint8*)module->host);
    ccc6:	9802      	ldr	r0, [sp, #8]
    ccc8:	4b2a      	ldr	r3, [pc, #168]	; (cd74 <http_client_send_request+0x25c>)
    ccca:	4798      	blx	r3
    cccc:	e02f      	b.n	cd2e <http_client_send_request+0x216>
			isv6 = 1;
    ccce:	0001      	movs	r1, r0
    ccd0:	e7e7      	b.n	cca2 <http_client_send_request+0x18a>
    ccd2:	0001      	movs	r1, r0
    ccd4:	e7e5      	b.n	cca2 <http_client_send_request+0x18a>
		return -EINVAL;
    ccd6:	2316      	movs	r3, #22
    ccd8:	425b      	negs	r3, r3
    ccda:	9301      	str	r3, [sp, #4]
    ccdc:	e02b      	b.n	cd36 <http_client_send_request+0x21e>
		return -EBUSY;
    ccde:	2310      	movs	r3, #16
    cce0:	425b      	negs	r3, r3
    cce2:	9301      	str	r3, [sp, #4]
    cce4:	e027      	b.n	cd36 <http_client_send_request+0x21e>
		return -EINVAL;
    cce6:	2316      	movs	r3, #22
    cce8:	425b      	negs	r3, r3
    ccea:	9301      	str	r3, [sp, #4]
    ccec:	e023      	b.n	cd36 <http_client_send_request+0x21e>
		return -ENAMETOOLONG;
    ccee:	235b      	movs	r3, #91	; 0x5b
    ccf0:	425b      	negs	r3, r3
    ccf2:	9301      	str	r3, [sp, #4]
    ccf4:	e01f      	b.n	cd36 <http_client_send_request+0x21e>
			return -ENOMEM;
    ccf6:	230c      	movs	r3, #12
    ccf8:	425b      	negs	r3, r3
    ccfa:	9301      	str	r3, [sp, #4]
    ccfc:	e01b      	b.n	cd36 <http_client_send_request+0x21e>
			return -ENOSPC;
    ccfe:	231c      	movs	r3, #28
    cd00:	425b      	negs	r3, r3
    cd02:	9301      	str	r3, [sp, #4]
    cd04:	e017      	b.n	cd36 <http_client_send_request+0x21e>
				addr_in.sin_family = AF_INET;
    cd06:	2302      	movs	r3, #2
    cd08:	aa04      	add	r2, sp, #16
    cd0a:	8013      	strh	r3, [r2, #0]
				addr_in.sin_port = _htons(module->config.port);
    cd0c:	334e      	adds	r3, #78	; 0x4e
    cd0e:	5ae3      	ldrh	r3, [r4, r3]
    cd10:	021a      	lsls	r2, r3, #8
    cd12:	0a1b      	lsrs	r3, r3, #8
    cd14:	4313      	orrs	r3, r2
    cd16:	aa04      	add	r2, sp, #16
    cd18:	8053      	strh	r3, [r2, #2]
				addr_in.sin_addr.s_addr = nmi_inet_addr((char *)module->host);
    cd1a:	9802      	ldr	r0, [sp, #8]
    cd1c:	4b16      	ldr	r3, [pc, #88]	; (cd78 <http_client_send_request+0x260>)
    cd1e:	4798      	blx	r3
    cd20:	9005      	str	r0, [sp, #20]
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
    cd22:	2000      	movs	r0, #0
    cd24:	5620      	ldrsb	r0, [r4, r0]
    cd26:	2210      	movs	r2, #16
    cd28:	a904      	add	r1, sp, #16
    cd2a:	4b14      	ldr	r3, [pc, #80]	; (cd7c <http_client_send_request+0x264>)
    cd2c:	4798      	blx	r3
			module->req.state = STATE_TRY_SOCK_CONNECT;
    cd2e:	2301      	movs	r3, #1
    cd30:	66e3      	str	r3, [r4, #108]	; 0x6c
	return 0;
    cd32:	2300      	movs	r3, #0
    cd34:	9301      	str	r3, [sp, #4]
}
    cd36:	9801      	ldr	r0, [sp, #4]
    cd38:	b008      	add	sp, #32
    cd3a:	bc04      	pop	{r2}
    cd3c:	4692      	mov	sl, r2
    cd3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cd40:	000162f4 	.word	0x000162f4
    cd44:	000140d1 	.word	0x000140d1
    cd48:	000162fc 	.word	0x000162fc
    cd4c:	000140c3 	.word	0x000140c3
    cd50:	00013bb5 	.word	0x00013bb5
    cd54:	00014089 	.word	0x00014089
    cd58:	00013bc9 	.word	0x00013bc9
    cd5c:	00014079 	.word	0x00014079
    cd60:	00013bff 	.word	0x00013bff
    cd64:	0000c561 	.word	0x0000c561
    cd68:	0000ada9 	.word	0x0000ada9
    cd6c:	20000228 	.word	0x20000228
    cd70:	0000c679 	.word	0x0000c679
    cd74:	0000b1f1 	.word	0x0000b1f1
    cd78:	0000b185 	.word	0x0000b185
    cd7c:	0000af2d 	.word	0x0000af2d

0000cd80 <_http_client_recv_packet>:

void _http_client_recv_packet(struct http_client_module *const module)
{
    cd80:	b510      	push	{r4, lr}
	if (module == NULL) {
    cd82:	2800      	cmp	r0, #0
    cd84:	d00d      	beq.n	cda2 <_http_client_recv_packet+0x22>
		return;
	}
	
	if (module->recved_size >= module->config.recv_buffer_size) {
    cd86:	6c41      	ldr	r1, [r0, #68]	; 0x44
    cd88:	6e02      	ldr	r2, [r0, #96]	; 0x60
    cd8a:	4291      	cmp	r1, r2
    cd8c:	d20a      	bcs.n	cda4 <_http_client_recv_packet+0x24>
	/*
	while (recv(module->sock,
		module->config.recv_buffer + module->recved_size,
		module->config.recv_buffer_size - module->recved_size, 0) != 0);
	*/
	recv(module->sock,
    cd8e:	1a52      	subs	r2, r2, r1
    cd90:	b292      	uxth	r2, r2
		module->config.recv_buffer + module->recved_size,
    cd92:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
    cd94:	469c      	mov	ip, r3
    cd96:	4461      	add	r1, ip
	recv(module->sock,
    cd98:	7800      	ldrb	r0, [r0, #0]
    cd9a:	b240      	sxtb	r0, r0
    cd9c:	2300      	movs	r3, #0
    cd9e:	4c04      	ldr	r4, [pc, #16]	; (cdb0 <_http_client_recv_packet+0x30>)
    cda0:	47a0      	blx	r4
		module->config.recv_buffer_size - module->recved_size, 0);
}
    cda2:	bd10      	pop	{r4, pc}
		_http_client_clear_conn(module, -EOVERFLOW);
    cda4:	218b      	movs	r1, #139	; 0x8b
    cda6:	4249      	negs	r1, r1
    cda8:	4b02      	ldr	r3, [pc, #8]	; (cdb4 <_http_client_recv_packet+0x34>)
    cdaa:	4798      	blx	r3
		return;
    cdac:	e7f9      	b.n	cda2 <_http_client_recv_packet+0x22>
    cdae:	46c0      	nop			; (mov r8, r8)
    cdb0:	0000b055 	.word	0x0000b055
    cdb4:	0000c561 	.word	0x0000c561

0000cdb8 <_http_client_move_buffer>:

	return 0;
}

void _http_client_move_buffer(struct http_client_module *const module, char *base)
{
    cdb8:	b570      	push	{r4, r5, r6, lr}
    cdba:	0005      	movs	r5, r0
	char *buffer = module->config.recv_buffer;
    cdbc:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
	int remain = (int)module->recved_size - (int)base + (int)buffer;
    cdbe:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    cdc0:	1a5c      	subs	r4, r3, r1
    cdc2:	1904      	adds	r4, r0, r4

	if (remain > 0) {
    cdc4:	2c00      	cmp	r4, #0
    cdc6:	dc02      	bgt.n	cdce <_http_client_move_buffer+0x16>
		memmove(buffer, base, remain);
		module->recved_size = remain;
	} else {
		module->recved_size = 0;
    cdc8:	2300      	movs	r3, #0
    cdca:	646b      	str	r3, [r5, #68]	; 0x44
	}
}
    cdcc:	bd70      	pop	{r4, r5, r6, pc}
		memmove(buffer, base, remain);
    cdce:	0022      	movs	r2, r4
    cdd0:	4b01      	ldr	r3, [pc, #4]	; (cdd8 <_http_client_move_buffer+0x20>)
    cdd2:	4798      	blx	r3
		module->recved_size = remain;
    cdd4:	646c      	str	r4, [r5, #68]	; 0x44
    cdd6:	e7f9      	b.n	cdcc <_http_client_move_buffer+0x14>
    cdd8:	00013bdb 	.word	0x00013bdb

0000cddc <_http_client_handle_header>:
{
    cddc:	b5f0      	push	{r4, r5, r6, r7, lr}
    cdde:	46ce      	mov	lr, r9
    cde0:	b500      	push	{lr}
    cde2:	b084      	sub	sp, #16
    cde4:	0007      	movs	r7, r0
	for (ptr = module->config.recv_buffer ; ; ) {
    cde6:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
		ptr_line_end = strstr(ptr, new_line);
    cde8:	4b62      	ldr	r3, [pc, #392]	; (cf74 <_http_client_handle_header+0x198>)
    cdea:	4699      	mov	r9, r3
    cdec:	e049      	b.n	ce82 <_http_client_handle_header+0xa6>
			_http_client_move_buffer(module, ptr);
    cdee:	0021      	movs	r1, r4
    cdf0:	0038      	movs	r0, r7
    cdf2:	4b61      	ldr	r3, [pc, #388]	; (cf78 <_http_client_handle_header+0x19c>)
    cdf4:	4798      	blx	r3
			return 0;
    cdf6:	2600      	movs	r6, #0
}
    cdf8:	0030      	movs	r0, r6
    cdfa:	b004      	add	sp, #16
    cdfc:	bc04      	pop	{r2}
    cdfe:	4691      	mov	r9, r2
    ce00:	bdf0      	pop	{r4, r5, r6, r7, pc}
			_http_client_move_buffer(module, ptr + strlen(new_line));
    ce02:	1ca1      	adds	r1, r4, #2
    ce04:	0038      	movs	r0, r7
    ce06:	4b5c      	ldr	r3, [pc, #368]	; (cf78 <_http_client_handle_header+0x19c>)
    ce08:	4798      	blx	r3
			if (module->cb && module->resp.response_code) {
    ce0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    ce0c:	2b00      	cmp	r3, #0
    ce0e:	d00a      	beq.n	ce26 <_http_client_handle_header+0x4a>
    ce10:	22e4      	movs	r2, #228	; 0xe4
    ce12:	5ab9      	ldrh	r1, [r7, r2]
    ce14:	2900      	cmp	r1, #0
    ce16:	d006      	beq.n	ce26 <_http_client_handle_header+0x4a>
				if (module->resp.content_length < 0) {
    ce18:	3a08      	subs	r2, #8
    ce1a:	58b8      	ldr	r0, [r7, r2]
    ce1c:	2800      	cmp	r0, #0
    ce1e:	db07      	blt.n	ce30 <_http_client_handle_header+0x54>
				} else if (module->resp.content_length > (int)module->config.recv_buffer_size) {
    ce20:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    ce22:	4290      	cmp	r0, r2
    ce24:	dc10      	bgt.n	ce48 <_http_client_handle_header+0x6c>
			module->resp.state = STATE_PARSE_ENTITY;
    ce26:	2201      	movs	r2, #1
    ce28:	23d8      	movs	r3, #216	; 0xd8
    ce2a:	50fa      	str	r2, [r7, r3]
			return 1;
    ce2c:	2601      	movs	r6, #1
    ce2e:	e7e3      	b.n	cdf8 <_http_client_handle_header+0x1c>
					data.recv_response.response_code = module->resp.response_code;
    ce30:	aa01      	add	r2, sp, #4
    ce32:	8011      	strh	r1, [r2, #0]
					data.recv_response.is_chunked = 1;
    ce34:	2101      	movs	r1, #1
    ce36:	7091      	strb	r1, [r2, #2]
					module->resp.read_length = 0;
    ce38:	2100      	movs	r1, #0
    ce3a:	20e0      	movs	r0, #224	; 0xe0
    ce3c:	5039      	str	r1, [r7, r0]
					data.recv_response.content = NULL;
    ce3e:	6091      	str	r1, [r2, #8]
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
    ce40:	3102      	adds	r1, #2
    ce42:	0038      	movs	r0, r7
    ce44:	4798      	blx	r3
    ce46:	e7ee      	b.n	ce26 <_http_client_handle_header+0x4a>
					data.recv_response.response_code = module->resp.response_code;
    ce48:	aa01      	add	r2, sp, #4
    ce4a:	8011      	strh	r1, [r2, #0]
					data.recv_response.content_length = module->resp.content_length;
    ce4c:	6050      	str	r0, [r2, #4]
					data.recv_response.content = NULL;
    ce4e:	2100      	movs	r1, #0
    ce50:	6091      	str	r1, [r2, #8]
					module->resp.read_length = 0;
    ce52:	20e0      	movs	r0, #224	; 0xe0
    ce54:	5039      	str	r1, [r7, r0]
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
    ce56:	3102      	adds	r1, #2
    ce58:	0038      	movs	r0, r7
    ce5a:	4798      	blx	r3
    ce5c:	e7e3      	b.n	ce26 <_http_client_handle_header+0x4a>
			module->resp.content_length = atoi(ptr + strlen("Content-Length: "));
    ce5e:	0020      	movs	r0, r4
    ce60:	3010      	adds	r0, #16
    ce62:	4b46      	ldr	r3, [pc, #280]	; (cf7c <_http_client_handle_header+0x1a0>)
    ce64:	4798      	blx	r3
    ce66:	23dc      	movs	r3, #220	; 0xdc
    ce68:	50f8      	str	r0, [r7, r3]
    ce6a:	e009      	b.n	ce80 <_http_client_handle_header+0xa4>
			for (; ptr_line_end > type_ptr; type_ptr++) {
    ce6c:	3201      	adds	r2, #1
    ce6e:	4295      	cmp	r5, r2
    ce70:	d006      	beq.n	ce80 <_http_client_handle_header+0xa4>
				if (*type_ptr == ' ') {
    ce72:	7813      	ldrb	r3, [r2, #0]
    ce74:	2b20      	cmp	r3, #32
    ce76:	d12b      	bne.n	ced0 <_http_client_handle_header+0xf4>
    ce78:	e7f8      	b.n	ce6c <_http_client_handle_header+0x90>
					module->req.content_length = -1;
    ce7a:	3a21      	subs	r2, #33	; 0x21
    ce7c:	3389      	adds	r3, #137	; 0x89
    ce7e:	50fa      	str	r2, [r7, r3]
		ptr = ptr_line_end + strlen(new_line);
    ce80:	1cac      	adds	r4, r5, #2
		ptr_line_end = strstr(ptr, new_line);
    ce82:	493f      	ldr	r1, [pc, #252]	; (cf80 <_http_client_handle_header+0x1a4>)
    ce84:	0020      	movs	r0, r4
    ce86:	47c8      	blx	r9
    ce88:	1e05      	subs	r5, r0, #0
		if (ptr_line_end == NULL || ptr_line_end >= module->config.recv_buffer + module->recved_size) {
    ce8a:	d0b0      	beq.n	cdee <_http_client_handle_header+0x12>
    ce8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    ce8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    ce90:	4694      	mov	ip, r2
    ce92:	4463      	add	r3, ip
    ce94:	4298      	cmp	r0, r3
    ce96:	d2aa      	bcs.n	cdee <_http_client_handle_header+0x12>
		if (!strncmp(ptr, new_line, strlen(new_line))) {
    ce98:	2202      	movs	r2, #2
    ce9a:	4939      	ldr	r1, [pc, #228]	; (cf80 <_http_client_handle_header+0x1a4>)
    ce9c:	0020      	movs	r0, r4
    ce9e:	4b39      	ldr	r3, [pc, #228]	; (cf84 <_http_client_handle_header+0x1a8>)
    cea0:	4798      	blx	r3
    cea2:	2800      	cmp	r0, #0
    cea4:	d0ad      	beq.n	ce02 <_http_client_handle_header+0x26>
		} else if (!strncmp(ptr, "Content-Length: ", strlen("Content-Length: "))) {
    cea6:	2210      	movs	r2, #16
    cea8:	4937      	ldr	r1, [pc, #220]	; (cf88 <_http_client_handle_header+0x1ac>)
    ceaa:	0020      	movs	r0, r4
    ceac:	4b35      	ldr	r3, [pc, #212]	; (cf84 <_http_client_handle_header+0x1a8>)
    ceae:	4798      	blx	r3
    ceb0:	2800      	cmp	r0, #0
    ceb2:	d0d4      	beq.n	ce5e <_http_client_handle_header+0x82>
		} else if (!strncmp(ptr, "Transfer-Encoding: ", strlen("Transfer-Encoding: "))) {
    ceb4:	2213      	movs	r2, #19
    ceb6:	4935      	ldr	r1, [pc, #212]	; (cf8c <_http_client_handle_header+0x1b0>)
    ceb8:	0020      	movs	r0, r4
    ceba:	4b32      	ldr	r3, [pc, #200]	; (cf84 <_http_client_handle_header+0x1a8>)
    cebc:	4798      	blx	r3
    cebe:	1e06      	subs	r6, r0, #0
    cec0:	d110      	bne.n	cee4 <_http_client_handle_header+0x108>
			char *type_ptr = ptr + strlen("Transfer-Encoding: ");
    cec2:	0022      	movs	r2, r4
    cec4:	3213      	adds	r2, #19
			for (; ptr_line_end > type_ptr; type_ptr++) {
    cec6:	4295      	cmp	r5, r2
    cec8:	d9da      	bls.n	ce80 <_http_client_handle_header+0xa4>
				if (*type_ptr == ' ') {
    ceca:	7ce3      	ldrb	r3, [r4, #19]
    cecc:	2b20      	cmp	r3, #32
    cece:	d0cd      	beq.n	ce6c <_http_client_handle_header+0x90>
				} else if (*type_ptr == 'C' || *type_ptr == 'c') {
    ced0:	2220      	movs	r2, #32
    ced2:	4393      	bics	r3, r2
    ced4:	2b43      	cmp	r3, #67	; 0x43
    ced6:	d0d0      	beq.n	ce7a <_http_client_handle_header+0x9e>
					_http_client_clear_conn(module, -ENOTSUP);
    ced8:	2186      	movs	r1, #134	; 0x86
    ceda:	4249      	negs	r1, r1
    cedc:	0038      	movs	r0, r7
    cede:	4b2c      	ldr	r3, [pc, #176]	; (cf90 <_http_client_handle_header+0x1b4>)
    cee0:	4798      	blx	r3
					return 0;
    cee2:	e789      	b.n	cdf8 <_http_client_handle_header+0x1c>
		} else if (!strncmp(ptr, "Connection: ", strlen("Connection: "))) {
    cee4:	220c      	movs	r2, #12
    cee6:	492b      	ldr	r1, [pc, #172]	; (cf94 <_http_client_handle_header+0x1b8>)
    cee8:	0020      	movs	r0, r4
    ceea:	4b26      	ldr	r3, [pc, #152]	; (cf84 <_http_client_handle_header+0x1a8>)
    ceec:	4798      	blx	r3
    ceee:	2800      	cmp	r0, #0
    cef0:	d11d      	bne.n	cf2e <_http_client_handle_header+0x152>
			char *type_ptr = ptr + strlen("Connection: ");
    cef2:	0022      	movs	r2, r4
    cef4:	320c      	adds	r2, #12
			for (; ptr_line_end > type_ptr; type_ptr++) {
    cef6:	4295      	cmp	r5, r2
    cef8:	d9c2      	bls.n	ce80 <_http_client_handle_header+0xa4>
				if (*type_ptr == ' ') {
    cefa:	7b23      	ldrb	r3, [r4, #12]
    cefc:	2b20      	cmp	r3, #32
    cefe:	d009      	beq.n	cf14 <_http_client_handle_header+0x138>
				} else if (*type_ptr == 'K' || *type_ptr == 'k') {
    cf00:	2220      	movs	r2, #32
    cf02:	4393      	bics	r3, r2
    cf04:	2b4b      	cmp	r3, #75	; 0x4b
    cf06:	d00c      	beq.n	cf22 <_http_client_handle_header+0x146>
					module->permanent = 0;
    cf08:	2241      	movs	r2, #65	; 0x41
    cf0a:	5cbb      	ldrb	r3, [r7, r2]
    cf0c:	2102      	movs	r1, #2
    cf0e:	438b      	bics	r3, r1
    cf10:	54bb      	strb	r3, [r7, r2]
    cf12:	e7b5      	b.n	ce80 <_http_client_handle_header+0xa4>
			for (; ptr_line_end > type_ptr; type_ptr++) {
    cf14:	3201      	adds	r2, #1
    cf16:	4295      	cmp	r5, r2
    cf18:	d0b2      	beq.n	ce80 <_http_client_handle_header+0xa4>
				if (*type_ptr == ' ') {
    cf1a:	7813      	ldrb	r3, [r2, #0]
    cf1c:	2b20      	cmp	r3, #32
    cf1e:	d1ef      	bne.n	cf00 <_http_client_handle_header+0x124>
    cf20:	e7f8      	b.n	cf14 <_http_client_handle_header+0x138>
					module->permanent = 1;
    cf22:	3221      	adds	r2, #33	; 0x21
    cf24:	5cbb      	ldrb	r3, [r7, r2]
    cf26:	2102      	movs	r1, #2
    cf28:	430b      	orrs	r3, r1
    cf2a:	54bb      	strb	r3, [r7, r2]
    cf2c:	e7a8      	b.n	ce80 <_http_client_handle_header+0xa4>
		} else if (!strncmp(ptr, "HTTP/", 5)) {
    cf2e:	2205      	movs	r2, #5
    cf30:	4919      	ldr	r1, [pc, #100]	; (cf98 <_http_client_handle_header+0x1bc>)
    cf32:	0020      	movs	r0, r4
    cf34:	4b13      	ldr	r3, [pc, #76]	; (cf84 <_http_client_handle_header+0x1a8>)
    cf36:	4798      	blx	r3
    cf38:	2800      	cmp	r0, #0
    cf3a:	d1a1      	bne.n	ce80 <_http_client_handle_header+0xa4>
			module->resp.response_code = atoi(ptr + 9); /* HTTP/{Ver} {Code} {Desc} : HTTP/1.1 200 OK */
    cf3c:	0020      	movs	r0, r4
    cf3e:	3009      	adds	r0, #9
    cf40:	4b0e      	ldr	r3, [pc, #56]	; (cf7c <_http_client_handle_header+0x1a0>)
    cf42:	4798      	blx	r3
    cf44:	23e4      	movs	r3, #228	; 0xe4
    cf46:	52f8      	strh	r0, [r7, r3]
			module->resp.content_length = 0;
    cf48:	2200      	movs	r2, #0
    cf4a:	3b08      	subs	r3, #8
    cf4c:	50fa      	str	r2, [r7, r3]
			if (ptr [5] > '1' || ptr[7] > '0') {
    cf4e:	7963      	ldrb	r3, [r4, #5]
    cf50:	2b31      	cmp	r3, #49	; 0x31
    cf52:	d802      	bhi.n	cf5a <_http_client_handle_header+0x17e>
    cf54:	79e3      	ldrb	r3, [r4, #7]
    cf56:	2b30      	cmp	r3, #48	; 0x30
    cf58:	d905      	bls.n	cf66 <_http_client_handle_header+0x18a>
				module->permanent = 1;
    cf5a:	2241      	movs	r2, #65	; 0x41
    cf5c:	5cbb      	ldrb	r3, [r7, r2]
    cf5e:	2102      	movs	r1, #2
    cf60:	430b      	orrs	r3, r1
    cf62:	54bb      	strb	r3, [r7, r2]
    cf64:	e78c      	b.n	ce80 <_http_client_handle_header+0xa4>
				module->permanent = 0;
    cf66:	2241      	movs	r2, #65	; 0x41
    cf68:	5cbb      	ldrb	r3, [r7, r2]
    cf6a:	2102      	movs	r1, #2
    cf6c:	438b      	bics	r3, r1
    cf6e:	54bb      	strb	r3, [r7, r2]
    cf70:	e786      	b.n	ce80 <_http_client_handle_header+0xa4>
    cf72:	46c0      	nop			; (mov r8, r8)
    cf74:	000140f3 	.word	0x000140f3
    cf78:	0000cdb9 	.word	0x0000cdb9
    cf7c:	00013b4d 	.word	0x00013b4d
    cf80:	00016828 	.word	0x00016828
    cf84:	000140d1 	.word	0x000140d1
    cf88:	000162d4 	.word	0x000162d4
    cf8c:	000161e4 	.word	0x000161e4
    cf90:	0000c561 	.word	0x0000c561
    cf94:	000161f8 	.word	0x000161f8
    cf98:	00016208 	.word	0x00016208

0000cf9c <_http_client_handle_entity>:
{
    cf9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    cf9e:	46ce      	mov	lr, r9
    cfa0:	b500      	push	{lr}
    cfa2:	b086      	sub	sp, #24
    cfa4:	0004      	movs	r4, r0
	char *buffer = module->config.recv_buffer;
    cfa6:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
	if (module->resp.content_length >= 0 && module->resp.content_length <= (int)module->config.recv_buffer_size) {
    cfa8:	23dc      	movs	r3, #220	; 0xdc
    cfaa:	58c3      	ldr	r3, [r0, r3]
    cfac:	2b00      	cmp	r3, #0
    cfae:	db69      	blt.n	d084 <_http_client_handle_entity+0xe8>
    cfb0:	6e02      	ldr	r2, [r0, #96]	; 0x60
    cfb2:	4293      	cmp	r3, r2
    cfb4:	dc2b      	bgt.n	d00e <_http_client_handle_entity+0x72>
	return 0;
    cfb6:	2000      	movs	r0, #0
		if ((int)module->recved_size >= module->resp.content_length) {
    cfb8:	6c62      	ldr	r2, [r4, #68]	; 0x44
    cfba:	4293      	cmp	r3, r2
    cfbc:	dc4e      	bgt.n	d05c <_http_client_handle_entity+0xc0>
			if (module->cb && module->resp.response_code) {
    cfbe:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
    cfc0:	2e00      	cmp	r6, #0
    cfc2:	d003      	beq.n	cfcc <_http_client_handle_entity+0x30>
    cfc4:	22e4      	movs	r2, #228	; 0xe4
    cfc6:	5aa1      	ldrh	r1, [r4, r2]
    cfc8:	2900      	cmp	r1, #0
    cfca:	d10e      	bne.n	cfea <_http_client_handle_entity+0x4e>
			module->resp.state = STATE_PARSE_HEADER;
    cfcc:	2300      	movs	r3, #0
    cfce:	22d8      	movs	r2, #216	; 0xd8
    cfd0:	50a3      	str	r3, [r4, r2]
			module->resp.response_code = 0;
    cfd2:	320c      	adds	r2, #12
    cfd4:	52a3      	strh	r3, [r4, r2]
			if (module->permanent == 0) {
    cfd6:	3341      	adds	r3, #65	; 0x41
    cfd8:	5ce3      	ldrb	r3, [r4, r3]
    cfda:	079b      	lsls	r3, r3, #30
    cfdc:	d40f      	bmi.n	cffe <_http_client_handle_entity+0x62>
				_http_client_clear_conn(module, 0);
    cfde:	2100      	movs	r1, #0
    cfe0:	0020      	movs	r0, r4
    cfe2:	4b71      	ldr	r3, [pc, #452]	; (d1a8 <_http_client_handle_entity+0x20c>)
    cfe4:	4798      	blx	r3
	return 0;
    cfe6:	2000      	movs	r0, #0
    cfe8:	e038      	b.n	d05c <_http_client_handle_entity+0xc0>
				data.recv_response.response_code = module->resp.response_code;
    cfea:	aa03      	add	r2, sp, #12
    cfec:	8011      	strh	r1, [r2, #0]
				data.recv_response.is_chunked = 0;
    cfee:	2100      	movs	r1, #0
    cff0:	7091      	strb	r1, [r2, #2]
				data.recv_response.content_length = module->resp.content_length;
    cff2:	6053      	str	r3, [r2, #4]
				data.recv_response.content = buffer;
    cff4:	6095      	str	r5, [r2, #8]
				module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
    cff6:	3102      	adds	r1, #2
    cff8:	0020      	movs	r0, r4
    cffa:	47b0      	blx	r6
    cffc:	e7e6      	b.n	cfcc <_http_client_handle_entity+0x30>
				_http_client_move_buffer(module, buffer + module->resp.content_length);
    cffe:	23dc      	movs	r3, #220	; 0xdc
    d000:	58e1      	ldr	r1, [r4, r3]
    d002:	1869      	adds	r1, r5, r1
    d004:	0020      	movs	r0, r4
    d006:	4b69      	ldr	r3, [pc, #420]	; (d1ac <_http_client_handle_entity+0x210>)
    d008:	4798      	blx	r3
				return module->recved_size;
    d00a:	6c60      	ldr	r0, [r4, #68]	; 0x44
    d00c:	e026      	b.n	d05c <_http_client_handle_entity+0xc0>
			data.recv_chunked_data.length = module->recved_size;
    d00e:	6c42      	ldr	r2, [r0, #68]	; 0x44
    d010:	9203      	str	r2, [sp, #12]
			data.recv_chunked_data.data = buffer;
    d012:	9504      	str	r5, [sp, #16]
			module->resp.read_length += (int)module->recved_size;
    d014:	21e0      	movs	r1, #224	; 0xe0
    d016:	5840      	ldr	r0, [r0, r1]
    d018:	4684      	mov	ip, r0
    d01a:	4462      	add	r2, ip
    d01c:	5062      	str	r2, [r4, r1]
			if (module->resp.content_length <= module->resp.read_length) {
    d01e:	4293      	cmp	r3, r2
    d020:	dc20      	bgt.n	d064 <_http_client_handle_entity+0xc8>
				module->resp.state = STATE_PARSE_HEADER;
    d022:	2300      	movs	r3, #0
    d024:	22d8      	movs	r2, #216	; 0xd8
    d026:	50a3      	str	r3, [r4, r2]
				module->resp.response_code = 0;
    d028:	320c      	adds	r2, #12
    d02a:	52a3      	strh	r3, [r4, r2]
				data.recv_chunked_data.is_complete = 1;
    d02c:	3ae3      	subs	r2, #227	; 0xe3
    d02e:	ab03      	add	r3, sp, #12
    d030:	721a      	strb	r2, [r3, #8]
			if (module->cb) {
    d032:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    d034:	2b00      	cmp	r3, #0
    d036:	d007      	beq.n	d048 <_http_client_handle_entity+0xac>
				module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
    d038:	ae03      	add	r6, sp, #12
    d03a:	0032      	movs	r2, r6
    d03c:	2103      	movs	r1, #3
    d03e:	0020      	movs	r0, r4
    d040:	4798      	blx	r3
			if (data.recv_chunked_data.is_complete == 1) {
    d042:	7a33      	ldrb	r3, [r6, #8]
    d044:	2b01      	cmp	r3, #1
    d046:	d103      	bne.n	d050 <_http_client_handle_entity+0xb4>
				if (module->permanent == 0) {
    d048:	2341      	movs	r3, #65	; 0x41
    d04a:	5ce3      	ldrb	r3, [r4, r3]
    d04c:	079b      	lsls	r3, r3, #30
    d04e:	d510      	bpl.n	d072 <_http_client_handle_entity+0xd6>
			_http_client_move_buffer(module, buffer + module->recved_size);
    d050:	6c63      	ldr	r3, [r4, #68]	; 0x44
    d052:	18e9      	adds	r1, r5, r3
    d054:	0020      	movs	r0, r4
    d056:	4b55      	ldr	r3, [pc, #340]	; (d1ac <_http_client_handle_entity+0x210>)
    d058:	4798      	blx	r3
	return 0;
    d05a:	2000      	movs	r0, #0
}
    d05c:	b006      	add	sp, #24
    d05e:	bc04      	pop	{r2}
    d060:	4691      	mov	r9, r2
    d062:	bdf0      	pop	{r4, r5, r6, r7, pc}
				data.recv_chunked_data.is_complete = 0;
    d064:	2200      	movs	r2, #0
    d066:	ab03      	add	r3, sp, #12
    d068:	721a      	strb	r2, [r3, #8]
			if (module->cb) {
    d06a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    d06c:	2b00      	cmp	r3, #0
    d06e:	d0ef      	beq.n	d050 <_http_client_handle_entity+0xb4>
    d070:	e7e2      	b.n	d038 <_http_client_handle_entity+0x9c>
					printf("1\r\n");
    d072:	484f      	ldr	r0, [pc, #316]	; (d1b0 <_http_client_handle_entity+0x214>)
    d074:	4b4f      	ldr	r3, [pc, #316]	; (d1b4 <_http_client_handle_entity+0x218>)
    d076:	4798      	blx	r3
					_http_client_clear_conn(module, 0);
    d078:	2100      	movs	r1, #0
    d07a:	0020      	movs	r0, r4
    d07c:	4b4a      	ldr	r3, [pc, #296]	; (d1a8 <_http_client_handle_entity+0x20c>)
    d07e:	4798      	blx	r3
					return 0;
    d080:	2000      	movs	r0, #0
    d082:	e7eb      	b.n	d05c <_http_client_handle_entity+0xc0>
	int length = (int)module->recved_size;
    d084:	6c47      	ldr	r7, [r0, #68]	; 0x44
	int extension = 0;
    d086:	2300      	movs	r3, #0
    d088:	4699      	mov	r9, r3
		if (module->resp.read_length >= 0) {
    d08a:	26e0      	movs	r6, #224	; 0xe0
    d08c:	e00a      	b.n	d0a4 <_http_client_handle_entity+0x108>
				if (module->permanent == 0) {
    d08e:	2341      	movs	r3, #65	; 0x41
    d090:	5ce3      	ldrb	r3, [r4, r3]
    d092:	079b      	lsls	r3, r3, #30
    d094:	d51b      	bpl.n	d0ce <_http_client_handle_entity+0x132>
				_http_client_move_buffer(module, buffer + 2);
    d096:	1ca9      	adds	r1, r5, #2
    d098:	0020      	movs	r0, r4
    d09a:	4b44      	ldr	r3, [pc, #272]	; (d1ac <_http_client_handle_entity+0x210>)
    d09c:	4798      	blx	r3
	} while(module->recved_size > 0);
    d09e:	6c63      	ldr	r3, [r4, #68]	; 0x44
    d0a0:	2b00      	cmp	r3, #0
    d0a2:	d073      	beq.n	d18c <_http_client_handle_entity+0x1f0>
		if (module->resp.read_length >= 0) {
    d0a4:	59a3      	ldr	r3, [r4, r6]
    d0a6:	2b00      	cmp	r3, #0
    d0a8:	db30      	blt.n	d10c <_http_client_handle_entity+0x170>
			if (module->resp.read_length == 0) {
    d0aa:	d116      	bne.n	d0da <_http_client_handle_entity+0x13e>
				module->resp.state = STATE_PARSE_HEADER;
    d0ac:	22d8      	movs	r2, #216	; 0xd8
    d0ae:	50a3      	str	r3, [r4, r2]
				module->resp.response_code = 0;
    d0b0:	320c      	adds	r2, #12
    d0b2:	52a3      	strh	r3, [r4, r2]
				data.recv_chunked_data.is_complete = 1;
    d0b4:	3ae3      	subs	r2, #227	; 0xe3
    d0b6:	4669      	mov	r1, sp
    d0b8:	720a      	strb	r2, [r1, #8]
				data.recv_chunked_data.length = 0;
    d0ba:	9300      	str	r3, [sp, #0]
				data.recv_chunked_data.data = NULL;
    d0bc:	9301      	str	r3, [sp, #4]
				if (module->cb) {
    d0be:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    d0c0:	2b00      	cmp	r3, #0
    d0c2:	d0e4      	beq.n	d08e <_http_client_handle_entity+0xf2>
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
    d0c4:	466a      	mov	r2, sp
    d0c6:	2103      	movs	r1, #3
    d0c8:	0020      	movs	r0, r4
    d0ca:	4798      	blx	r3
    d0cc:	e7df      	b.n	d08e <_http_client_handle_entity+0xf2>
					_http_client_clear_conn(module, 0);
    d0ce:	2100      	movs	r1, #0
    d0d0:	0020      	movs	r0, r4
    d0d2:	4b35      	ldr	r3, [pc, #212]	; (d1a8 <_http_client_handle_entity+0x20c>)
    d0d4:	4798      	blx	r3
	return 0;
    d0d6:	2000      	movs	r0, #0
    d0d8:	e7c0      	b.n	d05c <_http_client_handle_entity+0xc0>
			} else if (module->resp.read_length <= length) {
    d0da:	42bb      	cmp	r3, r7
    d0dc:	dcdf      	bgt.n	d09e <_http_client_handle_entity+0x102>
				data.recv_chunked_data.length = module->resp.read_length;
    d0de:	9300      	str	r3, [sp, #0]
				data.recv_chunked_data.data = buffer;
    d0e0:	9501      	str	r5, [sp, #4]
				data.recv_chunked_data.is_complete = 0;
    d0e2:	2300      	movs	r3, #0
    d0e4:	466a      	mov	r2, sp
    d0e6:	7213      	strb	r3, [r2, #8]
				if (module->cb) {
    d0e8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    d0ea:	2b00      	cmp	r3, #0
    d0ec:	d002      	beq.n	d0f4 <_http_client_handle_entity+0x158>
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
    d0ee:	2103      	movs	r1, #3
    d0f0:	0020      	movs	r0, r4
    d0f2:	4798      	blx	r3
				_http_client_move_buffer(module, buffer + module->resp.read_length + 2 /* sizeof newline character */);
    d0f4:	59a3      	ldr	r3, [r4, r6]
    d0f6:	1c99      	adds	r1, r3, #2
    d0f8:	1869      	adds	r1, r5, r1
    d0fa:	0020      	movs	r0, r4
    d0fc:	4b2b      	ldr	r3, [pc, #172]	; (d1ac <_http_client_handle_entity+0x210>)
    d0fe:	4798      	blx	r3
				length = (int)module->recved_size;
    d100:	6c67      	ldr	r7, [r4, #68]	; 0x44
				buffer = module->config.recv_buffer;
    d102:	6de5      	ldr	r5, [r4, #92]	; 0x5c
				module->resp.read_length = -1;
    d104:	2301      	movs	r3, #1
    d106:	425b      	negs	r3, r3
    d108:	51a3      	str	r3, [r4, r6]
    d10a:	e7c8      	b.n	d09e <_http_client_handle_entity+0x102>
			module->resp.read_length = 0;
    d10c:	2300      	movs	r3, #0
    d10e:	51a3      	str	r3, [r4, r6]
			for (; length > 0; buffer++, length--) {
    d110:	2f00      	cmp	r7, #0
    d112:	dd04      	ble.n	d11e <_http_client_handle_entity+0x182>
				if (*buffer == '\n') {
    d114:	782b      	ldrb	r3, [r5, #0]
    d116:	2b0a      	cmp	r3, #10
    d118:	d11c      	bne.n	d154 <_http_client_handle_entity+0x1b8>
					buffer++;
    d11a:	3501      	adds	r5, #1
					length--;
    d11c:	3f01      	subs	r7, #1
			if (module->resp.read_length > (int)module->config.recv_buffer_size) {
    d11e:	59a3      	ldr	r3, [r4, r6]
    d120:	6e22      	ldr	r2, [r4, #96]	; 0x60
    d122:	4293      	cmp	r3, r2
    d124:	dc39      	bgt.n	d19a <_http_client_handle_entity+0x1fe>
			if (length  == 0) {
    d126:	2f00      	cmp	r7, #0
    d128:	d1b9      	bne.n	d09e <_http_client_handle_entity+0x102>
				module->resp.read_length = -1;
    d12a:	2201      	movs	r2, #1
    d12c:	4252      	negs	r2, r2
    d12e:	23e0      	movs	r3, #224	; 0xe0
    d130:	50e2      	str	r2, [r4, r3]
    d132:	e7d0      	b.n	d0d6 <_http_client_handle_entity+0x13a>
				} else if (*buffer >= 'a' && *buffer <= 'f') {
    d134:	001a      	movs	r2, r3
    d136:	3a61      	subs	r2, #97	; 0x61
    d138:	2a05      	cmp	r2, #5
    d13a:	d818      	bhi.n	d16e <_http_client_handle_entity+0x1d2>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - 'a';
    d13c:	59a2      	ldr	r2, [r4, r6]
    d13e:	0112      	lsls	r2, r2, #4
    d140:	18d3      	adds	r3, r2, r3
    d142:	3b61      	subs	r3, #97	; 0x61
    d144:	51a3      	str	r3, [r4, r6]
			for (; length > 0; buffer++, length--) {
    d146:	3501      	adds	r5, #1
    d148:	3f01      	subs	r7, #1
    d14a:	2f00      	cmp	r7, #0
    d14c:	d020      	beq.n	d190 <_http_client_handle_entity+0x1f4>
				if (*buffer == '\n') {
    d14e:	782b      	ldrb	r3, [r5, #0]
    d150:	2b0a      	cmp	r3, #10
    d152:	d0e2      	beq.n	d11a <_http_client_handle_entity+0x17e>
				if (extension != 0) {
    d154:	464a      	mov	r2, r9
    d156:	2a00      	cmp	r2, #0
    d158:	d1f5      	bne.n	d146 <_http_client_handle_entity+0x1aa>
				if (*buffer >= '0' && *buffer <= '9') {
    d15a:	001a      	movs	r2, r3
    d15c:	3a30      	subs	r2, #48	; 0x30
    d15e:	2a09      	cmp	r2, #9
    d160:	d8e8      	bhi.n	d134 <_http_client_handle_entity+0x198>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - '0';
    d162:	59a2      	ldr	r2, [r4, r6]
    d164:	0112      	lsls	r2, r2, #4
    d166:	18d3      	adds	r3, r2, r3
    d168:	3b30      	subs	r3, #48	; 0x30
    d16a:	51a3      	str	r3, [r4, r6]
    d16c:	e7eb      	b.n	d146 <_http_client_handle_entity+0x1aa>
				} else if (*buffer >= 'A' && *buffer <= 'F') {
    d16e:	001a      	movs	r2, r3
    d170:	3a41      	subs	r2, #65	; 0x41
    d172:	2a05      	cmp	r2, #5
    d174:	d805      	bhi.n	d182 <_http_client_handle_entity+0x1e6>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - 'A';
    d176:	59a2      	ldr	r2, [r4, r6]
    d178:	0112      	lsls	r2, r2, #4
    d17a:	18d3      	adds	r3, r2, r3
    d17c:	3b41      	subs	r3, #65	; 0x41
    d17e:	51a3      	str	r3, [r4, r6]
    d180:	e7e1      	b.n	d146 <_http_client_handle_entity+0x1aa>
				} else if (*buffer == ';') {
    d182:	3b3b      	subs	r3, #59	; 0x3b
    d184:	425a      	negs	r2, r3
    d186:	415a      	adcs	r2, r3
    d188:	4691      	mov	r9, r2
    d18a:	e7dc      	b.n	d146 <_http_client_handle_entity+0x1aa>
	return 0;
    d18c:	2000      	movs	r0, #0
    d18e:	e765      	b.n	d05c <_http_client_handle_entity+0xc0>
			if (module->resp.read_length > (int)module->config.recv_buffer_size) {
    d190:	23e0      	movs	r3, #224	; 0xe0
    d192:	58e3      	ldr	r3, [r4, r3]
    d194:	6e22      	ldr	r2, [r4, #96]	; 0x60
    d196:	4293      	cmp	r3, r2
    d198:	ddc7      	ble.n	d12a <_http_client_handle_entity+0x18e>
				_http_client_clear_conn(module, -EOVERFLOW);
    d19a:	218b      	movs	r1, #139	; 0x8b
    d19c:	4249      	negs	r1, r1
    d19e:	0020      	movs	r0, r4
    d1a0:	4b01      	ldr	r3, [pc, #4]	; (d1a8 <_http_client_handle_entity+0x20c>)
    d1a2:	4798      	blx	r3
    d1a4:	e797      	b.n	d0d6 <_http_client_handle_entity+0x13a>
    d1a6:	46c0      	nop			; (mov r8, r8)
    d1a8:	0000c561 	.word	0x0000c561
    d1ac:	0000cdb9 	.word	0x0000cdb9
    d1b0:	000161e0 	.word	0x000161e0
    d1b4:	00013e7d 	.word	0x00013e7d

0000d1b8 <_http_client_handle_response>:
{
    d1b8:	b510      	push	{r4, lr}
	switch(module->resp.state) {
    d1ba:	23d8      	movs	r3, #216	; 0xd8
    d1bc:	58c3      	ldr	r3, [r0, r3]
    d1be:	2b00      	cmp	r3, #0
    d1c0:	d003      	beq.n	d1ca <_http_client_handle_response+0x12>
    d1c2:	2b01      	cmp	r3, #1
    d1c4:	d004      	beq.n	d1d0 <_http_client_handle_response+0x18>
	return 0;
    d1c6:	2000      	movs	r0, #0
    d1c8:	e001      	b.n	d1ce <_http_client_handle_response+0x16>
		return _http_client_handle_header(module);
    d1ca:	4b03      	ldr	r3, [pc, #12]	; (d1d8 <_http_client_handle_response+0x20>)
    d1cc:	4798      	blx	r3
}
    d1ce:	bd10      	pop	{r4, pc}
		return _http_client_handle_entity(module);
    d1d0:	4b02      	ldr	r3, [pc, #8]	; (d1dc <_http_client_handle_response+0x24>)
    d1d2:	4798      	blx	r3
    d1d4:	e7fb      	b.n	d1ce <_http_client_handle_response+0x16>
    d1d6:	46c0      	nop			; (mov r8, r8)
    d1d8:	0000cddd 	.word	0x0000cddd
    d1dc:	0000cf9d 	.word	0x0000cf9d

0000d1e0 <_http_client_recved_packet>:
{
    d1e0:	b570      	push	{r4, r5, r6, lr}
    d1e2:	0004      	movs	r4, r0
	module->recved_size += read_len;
    d1e4:	6c43      	ldr	r3, [r0, #68]	; 0x44
    d1e6:	469c      	mov	ip, r3
    d1e8:	4461      	add	r1, ip
    d1ea:	6441      	str	r1, [r0, #68]	; 0x44
	if (module->config.timeout > 0) {
    d1ec:	2358      	movs	r3, #88	; 0x58
    d1ee:	5ac3      	ldrh	r3, [r0, r3]
    d1f0:	2b00      	cmp	r3, #0
    d1f2:	d105      	bne.n	d200 <_http_client_recved_packet+0x20>
	while(_http_client_handle_response(module) != 0);
    d1f4:	4d05      	ldr	r5, [pc, #20]	; (d20c <_http_client_recved_packet+0x2c>)
    d1f6:	0020      	movs	r0, r4
    d1f8:	47a8      	blx	r5
    d1fa:	2800      	cmp	r0, #0
    d1fc:	d1fb      	bne.n	d1f6 <_http_client_recved_packet+0x16>
}
    d1fe:	bd70      	pop	{r4, r5, r6, pc}
		sw_timer_disable_callback(module->config.timer_inst, module->timer_id);
    d200:	6c81      	ldr	r1, [r0, #72]	; 0x48
    d202:	6d40      	ldr	r0, [r0, #84]	; 0x54
    d204:	4b02      	ldr	r3, [pc, #8]	; (d210 <_http_client_recved_packet+0x30>)
    d206:	4798      	blx	r3
    d208:	e7f4      	b.n	d1f4 <_http_client_recved_packet+0x14>
    d20a:	46c0      	nop			; (mov r8, r8)
    d20c:	0000d1b9 	.word	0x0000d1b9
    d210:	0000d5b5 	.word	0x0000d5b5

0000d214 <http_client_socket_event_handler>:
{
    d214:	b510      	push	{r4, lr}
    d216:	b084      	sub	sp, #16
	struct http_client_module *module = module_ref_inst[sock];
    d218:	0080      	lsls	r0, r0, #2
    d21a:	4b65      	ldr	r3, [pc, #404]	; (d3b0 <http_client_socket_event_handler+0x19c>)
    d21c:	58c4      	ldr	r4, [r0, r3]
	if (module == NULL) {
    d21e:	2c00      	cmp	r4, #0
    d220:	d006      	beq.n	d230 <http_client_socket_event_handler+0x1c>
	switch (msg_type) {
    d222:	2906      	cmp	r1, #6
    d224:	d051      	beq.n	d2ca <http_client_socket_event_handler+0xb6>
    d226:	2907      	cmp	r1, #7
    d228:	d100      	bne.n	d22c <http_client_socket_event_handler+0x18>
    d22a:	e08a      	b.n	d342 <http_client_socket_event_handler+0x12e>
    d22c:	2905      	cmp	r1, #5
    d22e:	d001      	beq.n	d234 <http_client_socket_event_handler+0x20>
}
    d230:	b004      	add	sp, #16
    d232:	bd10      	pop	{r4, pc}
    	data.sock_connected.result = msg_connect->s8Error;
    d234:	2301      	movs	r3, #1
    d236:	56d3      	ldrsb	r3, [r2, r3]
    d238:	1e1a      	subs	r2, r3, #0
    d23a:	9301      	str	r3, [sp, #4]
    	if (msg_connect->s8Error < 0) {
    d23c:	db15      	blt.n	d26a <http_client_socket_event_handler+0x56>
			if (module->cb != NULL) {
    d23e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    d240:	2b00      	cmp	r3, #0
    d242:	d003      	beq.n	d24c <http_client_socket_event_handler+0x38>
				module->cb(module, HTTP_CLIENT_CALLBACK_SOCK_CONNECTED, &data);
    d244:	aa01      	add	r2, sp, #4
    d246:	2100      	movs	r1, #0
    d248:	0020      	movs	r0, r4
    d24a:	4798      	blx	r3
			module->req.state = STATE_REQ_SEND_HEADER;
    d24c:	2303      	movs	r3, #3
    d24e:	66e3      	str	r3, [r4, #108]	; 0x6c
			sw_timer_enable_callback(module->config.timer_inst, module->timer_id, module->config.timeout);
    d250:	3355      	adds	r3, #85	; 0x55
    d252:	5ae2      	ldrh	r2, [r4, r3]
    d254:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    d256:	6d60      	ldr	r0, [r4, #84]	; 0x54
    d258:	4b56      	ldr	r3, [pc, #344]	; (d3b4 <http_client_socket_event_handler+0x1a0>)
    d25a:	4798      	blx	r3
    		_http_client_recv_packet(module);
    d25c:	0020      	movs	r0, r4
    d25e:	4b56      	ldr	r3, [pc, #344]	; (d3b8 <http_client_socket_event_handler+0x1a4>)
    d260:	4798      	blx	r3
			_http_client_request(module);
    d262:	0020      	movs	r0, r4
    d264:	4b55      	ldr	r3, [pc, #340]	; (d3bc <http_client_socket_event_handler+0x1a8>)
    d266:	4798      	blx	r3
    d268:	e7e2      	b.n	d230 <http_client_socket_event_handler+0x1c>
	switch (err) {
    d26a:	330e      	adds	r3, #14
    d26c:	b2d9      	uxtb	r1, r3
    d26e:	290e      	cmp	r1, #14
    d270:	d81e      	bhi.n	d2b0 <http_client_socket_event_handler+0x9c>
    d272:	008b      	lsls	r3, r1, #2
    d274:	4952      	ldr	r1, [pc, #328]	; (d3c0 <http_client_socket_event_handler+0x1ac>)
    d276:	58cb      	ldr	r3, [r1, r3]
    d278:	469f      	mov	pc, r3
			return -ENOENT;
    d27a:	2102      	movs	r1, #2
    d27c:	4249      	negs	r1, r1
    d27e:	e01d      	b.n	d2bc <http_client_socket_event_handler+0xa8>
			return -EADDRINUSE;
    d280:	2170      	movs	r1, #112	; 0x70
    d282:	4249      	negs	r1, r1
    d284:	e01a      	b.n	d2bc <http_client_socket_event_handler+0xa8>
			return -ENOMEM;
    d286:	210c      	movs	r1, #12
    d288:	4249      	negs	r1, r1
    d28a:	e017      	b.n	d2bc <http_client_socket_event_handler+0xa8>
			return -EINVAL;
    d28c:	2116      	movs	r1, #22
    d28e:	4249      	negs	r1, r1
    d290:	e014      	b.n	d2bc <http_client_socket_event_handler+0xa8>
			return -ENOMEM;
    d292:	210c      	movs	r1, #12
    d294:	4249      	negs	r1, r1
    d296:	e011      	b.n	d2bc <http_client_socket_event_handler+0xa8>
			return -EDESTADDRREQ;
    d298:	2179      	movs	r1, #121	; 0x79
    d29a:	4249      	negs	r1, r1
    d29c:	e00e      	b.n	d2bc <http_client_socket_event_handler+0xa8>
			return -ECONNRESET;
    d29e:	2168      	movs	r1, #104	; 0x68
    d2a0:	4249      	negs	r1, r1
    d2a2:	e00b      	b.n	d2bc <http_client_socket_event_handler+0xa8>
			return -EAGAIN;
    d2a4:	210b      	movs	r1, #11
    d2a6:	4249      	negs	r1, r1
    d2a8:	e008      	b.n	d2bc <http_client_socket_event_handler+0xa8>
			return -EBUSY; /* HW error occurred. Retry it*/
    d2aa:	2110      	movs	r1, #16
    d2ac:	4249      	negs	r1, r1
    d2ae:	e005      	b.n	d2bc <http_client_socket_event_handler+0xa8>
			if (err < 0) {
    d2b0:	2a00      	cmp	r2, #0
    d2b2:	db07      	blt.n	d2c4 <http_client_socket_event_handler+0xb0>
			return 0;
    d2b4:	2100      	movs	r1, #0
    d2b6:	e001      	b.n	d2bc <http_client_socket_event_handler+0xa8>
			return -EIO;
    d2b8:	2105      	movs	r1, #5
    d2ba:	4249      	negs	r1, r1
			_http_client_clear_conn(module, _hwerr_to_stderr(msg_connect->s8Error));
    d2bc:	0020      	movs	r0, r4
    d2be:	4b41      	ldr	r3, [pc, #260]	; (d3c4 <http_client_socket_event_handler+0x1b0>)
    d2c0:	4798      	blx	r3
    d2c2:	e7b5      	b.n	d230 <http_client_socket_event_handler+0x1c>
				return -EIO;
    d2c4:	2105      	movs	r1, #5
    d2c6:	4249      	negs	r1, r1
    d2c8:	e7f8      	b.n	d2bc <http_client_socket_event_handler+0xa8>
    	if (msg_recv->s16BufferSize > 0) {
    d2ca:	2304      	movs	r3, #4
    d2cc:	5ed1      	ldrsh	r1, [r2, r3]
    d2ce:	2900      	cmp	r1, #0
    d2d0:	dd06      	ble.n	d2e0 <http_client_socket_event_handler+0xcc>
    		_http_client_recved_packet(module, msg_recv->s16BufferSize);
    d2d2:	0020      	movs	r0, r4
    d2d4:	4b3c      	ldr	r3, [pc, #240]	; (d3c8 <http_client_socket_event_handler+0x1b4>)
    d2d6:	4798      	blx	r3
		_http_client_recv_packet(module);
    d2d8:	0020      	movs	r0, r4
    d2da:	4b37      	ldr	r3, [pc, #220]	; (d3b8 <http_client_socket_event_handler+0x1a4>)
    d2dc:	4798      	blx	r3
		break;
    d2de:	e7a7      	b.n	d230 <http_client_socket_event_handler+0x1c>
	switch (err) {
    d2e0:	000b      	movs	r3, r1
    d2e2:	330e      	adds	r3, #14
    d2e4:	b29a      	uxth	r2, r3
    d2e6:	2a0e      	cmp	r2, #14
    d2e8:	d81e      	bhi.n	d328 <http_client_socket_event_handler+0x114>
    d2ea:	0093      	lsls	r3, r2, #2
    d2ec:	4a37      	ldr	r2, [pc, #220]	; (d3cc <http_client_socket_event_handler+0x1b8>)
    d2ee:	58d3      	ldr	r3, [r2, r3]
    d2f0:	469f      	mov	pc, r3
			return -ENOENT;
    d2f2:	2102      	movs	r1, #2
    d2f4:	4249      	negs	r1, r1
    d2f6:	e01d      	b.n	d334 <http_client_socket_event_handler+0x120>
			return -EADDRINUSE;
    d2f8:	2170      	movs	r1, #112	; 0x70
    d2fa:	4249      	negs	r1, r1
    d2fc:	e01a      	b.n	d334 <http_client_socket_event_handler+0x120>
			return -ENOMEM;
    d2fe:	210c      	movs	r1, #12
    d300:	4249      	negs	r1, r1
    d302:	e017      	b.n	d334 <http_client_socket_event_handler+0x120>
			return -EINVAL;
    d304:	2116      	movs	r1, #22
    d306:	4249      	negs	r1, r1
    d308:	e014      	b.n	d334 <http_client_socket_event_handler+0x120>
			return -ENOMEM;
    d30a:	210c      	movs	r1, #12
    d30c:	4249      	negs	r1, r1
    d30e:	e011      	b.n	d334 <http_client_socket_event_handler+0x120>
			return -EDESTADDRREQ;
    d310:	2179      	movs	r1, #121	; 0x79
    d312:	4249      	negs	r1, r1
    d314:	e00e      	b.n	d334 <http_client_socket_event_handler+0x120>
			return -ECONNRESET;
    d316:	2168      	movs	r1, #104	; 0x68
    d318:	4249      	negs	r1, r1
    d31a:	e00b      	b.n	d334 <http_client_socket_event_handler+0x120>
			return -EAGAIN;
    d31c:	210b      	movs	r1, #11
    d31e:	4249      	negs	r1, r1
    d320:	e008      	b.n	d334 <http_client_socket_event_handler+0x120>
			return -EBUSY; /* HW error occurred. Retry it*/
    d322:	2110      	movs	r1, #16
    d324:	4249      	negs	r1, r1
    d326:	e005      	b.n	d334 <http_client_socket_event_handler+0x120>
			if (err < 0) {
    d328:	2900      	cmp	r1, #0
    d32a:	db07      	blt.n	d33c <http_client_socket_event_handler+0x128>
			return 0;
    d32c:	2100      	movs	r1, #0
    d32e:	e001      	b.n	d334 <http_client_socket_event_handler+0x120>
			return -EIO;
    d330:	2105      	movs	r1, #5
    d332:	4249      	negs	r1, r1
			_http_client_clear_conn(module, _hwerr_to_stderr(msg_recv->s16BufferSize));
    d334:	0020      	movs	r0, r4
    d336:	4b23      	ldr	r3, [pc, #140]	; (d3c4 <http_client_socket_event_handler+0x1b0>)
    d338:	4798      	blx	r3
    d33a:	e7cd      	b.n	d2d8 <http_client_socket_event_handler+0xc4>
				return -EIO;
    d33c:	2105      	movs	r1, #5
    d33e:	4249      	negs	r1, r1
    d340:	e7f8      	b.n	d334 <http_client_socket_event_handler+0x120>
		send_ret = *(int16_t*)msg_data;
    d342:	2300      	movs	r3, #0
    d344:	5ed3      	ldrsh	r3, [r2, r3]
		if (send_ret < 0) {
    d346:	2b00      	cmp	r3, #0
    d348:	db08      	blt.n	d35c <http_client_socket_event_handler+0x148>
    		_http_client_request(module);
    d34a:	0020      	movs	r0, r4
    d34c:	4b1b      	ldr	r3, [pc, #108]	; (d3bc <http_client_socket_event_handler+0x1a8>)
    d34e:	4798      	blx	r3
		module->sending = 0;
    d350:	2241      	movs	r2, #65	; 0x41
    d352:	5ca3      	ldrb	r3, [r4, r2]
    d354:	2101      	movs	r1, #1
    d356:	438b      	bics	r3, r1
    d358:	54a3      	strb	r3, [r4, r2]
    	break;
    d35a:	e769      	b.n	d230 <http_client_socket_event_handler+0x1c>
	switch (err) {
    d35c:	330e      	adds	r3, #14
    d35e:	b29a      	uxth	r2, r3
    d360:	2a0d      	cmp	r2, #13
    d362:	d81e      	bhi.n	d3a2 <http_client_socket_event_handler+0x18e>
    d364:	0093      	lsls	r3, r2, #2
    d366:	4a1a      	ldr	r2, [pc, #104]	; (d3d0 <http_client_socket_event_handler+0x1bc>)
    d368:	58d3      	ldr	r3, [r2, r3]
    d36a:	469f      	mov	pc, r3
			return -ENOENT;
    d36c:	2102      	movs	r1, #2
    d36e:	4249      	negs	r1, r1
    d370:	e019      	b.n	d3a6 <http_client_socket_event_handler+0x192>
			return -EADDRINUSE;
    d372:	2170      	movs	r1, #112	; 0x70
    d374:	4249      	negs	r1, r1
    d376:	e016      	b.n	d3a6 <http_client_socket_event_handler+0x192>
			return -ENOMEM;
    d378:	210c      	movs	r1, #12
    d37a:	4249      	negs	r1, r1
    d37c:	e013      	b.n	d3a6 <http_client_socket_event_handler+0x192>
			return -EINVAL;
    d37e:	2116      	movs	r1, #22
    d380:	4249      	negs	r1, r1
    d382:	e010      	b.n	d3a6 <http_client_socket_event_handler+0x192>
			return -ENOMEM;
    d384:	210c      	movs	r1, #12
    d386:	4249      	negs	r1, r1
    d388:	e00d      	b.n	d3a6 <http_client_socket_event_handler+0x192>
			return -EDESTADDRREQ;
    d38a:	2179      	movs	r1, #121	; 0x79
    d38c:	4249      	negs	r1, r1
    d38e:	e00a      	b.n	d3a6 <http_client_socket_event_handler+0x192>
			return -ECONNRESET;
    d390:	2168      	movs	r1, #104	; 0x68
    d392:	4249      	negs	r1, r1
    d394:	e007      	b.n	d3a6 <http_client_socket_event_handler+0x192>
			return -EAGAIN;
    d396:	210b      	movs	r1, #11
    d398:	4249      	negs	r1, r1
    d39a:	e004      	b.n	d3a6 <http_client_socket_event_handler+0x192>
			return -EBUSY; /* HW error occurred. Retry it*/
    d39c:	2110      	movs	r1, #16
    d39e:	4249      	negs	r1, r1
    d3a0:	e001      	b.n	d3a6 <http_client_socket_event_handler+0x192>
			return -EIO;
    d3a2:	2105      	movs	r1, #5
    d3a4:	4249      	negs	r1, r1
			_http_client_clear_conn(module, _hwerr_to_stderr(send_ret));
    d3a6:	0020      	movs	r0, r4
    d3a8:	4b06      	ldr	r3, [pc, #24]	; (d3c4 <http_client_socket_event_handler+0x1b0>)
    d3aa:	4798      	blx	r3
    d3ac:	e7d0      	b.n	d350 <http_client_socket_event_handler+0x13c>
    d3ae:	46c0      	nop			; (mov r8, r8)
    d3b0:	20000228 	.word	0x20000228
    d3b4:	0000d589 	.word	0x0000d589
    d3b8:	0000cd81 	.word	0x0000cd81
    d3bc:	0000c679 	.word	0x0000c679
    d3c0:	00016120 	.word	0x00016120
    d3c4:	0000c561 	.word	0x0000c561
    d3c8:	0000d1e1 	.word	0x0000d1e1
    d3cc:	0001615c 	.word	0x0001615c
    d3d0:	00016198 	.word	0x00016198

0000d3d4 <stream_writer_init>:
#include <string.h>
#include "iot/stream_writer.h"

void stream_writer_init(struct stream_writer * writer, char *buffer, size_t max_length, stream_writer_write_func_t func, void *priv_data)
{
	writer->max_size = max_length;
    d3d4:	6002      	str	r2, [r0, #0]
	writer->buffer = buffer;
    d3d6:	6101      	str	r1, [r0, #16]
	writer->written = 0;
    d3d8:	2200      	movs	r2, #0
    d3da:	6042      	str	r2, [r0, #4]
	writer->write_func = func;
    d3dc:	6083      	str	r3, [r0, #8]
	writer->priv_data = priv_data;
    d3de:	9b00      	ldr	r3, [sp, #0]
    d3e0:	60c3      	str	r3, [r0, #12]
}
    d3e2:	4770      	bx	lr

0000d3e4 <stream_writer_send_remain>:
		stream_writer_send_8(writer, *buffer);
	}
}

void stream_writer_send_remain(struct stream_writer * writer)
{
    d3e4:	b510      	push	{r4, lr}
    d3e6:	0004      	movs	r4, r0
	if(writer->written > 0) {
    d3e8:	6842      	ldr	r2, [r0, #4]
    d3ea:	2a00      	cmp	r2, #0
    d3ec:	d100      	bne.n	d3f0 <stream_writer_send_remain+0xc>
		writer->write_func(writer->priv_data, writer->buffer, writer->written);
		writer->written = 0;
	}
}
    d3ee:	bd10      	pop	{r4, pc}
		writer->write_func(writer->priv_data, writer->buffer, writer->written);
    d3f0:	6901      	ldr	r1, [r0, #16]
    d3f2:	68c0      	ldr	r0, [r0, #12]
    d3f4:	68a3      	ldr	r3, [r4, #8]
    d3f6:	4798      	blx	r3
		writer->written = 0;
    d3f8:	2300      	movs	r3, #0
    d3fa:	6063      	str	r3, [r4, #4]
}
    d3fc:	e7f7      	b.n	d3ee <stream_writer_send_remain+0xa>
	...

0000d400 <stream_writer_send_8>:
{
    d400:	b570      	push	{r4, r5, r6, lr}
    d402:	0004      	movs	r4, r0
    d404:	000d      	movs	r5, r1
	int remain = writer->max_size - writer->written;
    d406:	6803      	ldr	r3, [r0, #0]
    d408:	6842      	ldr	r2, [r0, #4]
    d40a:	1a9b      	subs	r3, r3, r2
	if (remain < 1) {
    d40c:	2b00      	cmp	r3, #0
    d40e:	dd05      	ble.n	d41c <stream_writer_send_8+0x1c>
	writer->buffer[writer->written++] = (char)value;
    d410:	6922      	ldr	r2, [r4, #16]
    d412:	6863      	ldr	r3, [r4, #4]
    d414:	1c59      	adds	r1, r3, #1
    d416:	6061      	str	r1, [r4, #4]
    d418:	54d5      	strb	r5, [r2, r3]
}
    d41a:	bd70      	pop	{r4, r5, r6, pc}
		stream_writer_send_remain(writer);
    d41c:	4b01      	ldr	r3, [pc, #4]	; (d424 <stream_writer_send_8+0x24>)
    d41e:	4798      	blx	r3
    d420:	e7f6      	b.n	d410 <stream_writer_send_8+0x10>
    d422:	46c0      	nop			; (mov r8, r8)
    d424:	0000d3e5 	.word	0x0000d3e5

0000d428 <stream_writer_send_16BE>:
{
    d428:	b570      	push	{r4, r5, r6, lr}
    d42a:	0006      	movs	r6, r0
    d42c:	000c      	movs	r4, r1
	stream_writer_send_8(writer, (value >> 8) & 0xFF);
    d42e:	1209      	asrs	r1, r1, #8
    d430:	4d02      	ldr	r5, [pc, #8]	; (d43c <stream_writer_send_16BE+0x14>)
    d432:	47a8      	blx	r5
	stream_writer_send_8(writer, value & 0xFF);
    d434:	b261      	sxtb	r1, r4
    d436:	0030      	movs	r0, r6
    d438:	47a8      	blx	r5
}
    d43a:	bd70      	pop	{r4, r5, r6, pc}
    d43c:	0000d401 	.word	0x0000d401

0000d440 <stream_writer_send_buffer>:
{
    d440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d442:	0006      	movs	r6, r0
    d444:	000c      	movs	r4, r1
	for (; length > 0; length--, buffer++) {
    d446:	2a00      	cmp	r2, #0
    d448:	d008      	beq.n	d45c <stream_writer_send_buffer+0x1c>
    d44a:	188d      	adds	r5, r1, r2
		stream_writer_send_8(writer, *buffer);
    d44c:	4f04      	ldr	r7, [pc, #16]	; (d460 <stream_writer_send_buffer+0x20>)
    d44e:	2100      	movs	r1, #0
    d450:	5661      	ldrsb	r1, [r4, r1]
    d452:	0030      	movs	r0, r6
    d454:	47b8      	blx	r7
	for (; length > 0; length--, buffer++) {
    d456:	3401      	adds	r4, #1
    d458:	42a5      	cmp	r5, r4
    d45a:	d1f8      	bne.n	d44e <stream_writer_send_buffer+0xe>
}
    d45c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d45e:	46c0      	nop			; (mov r8, r8)
    d460:	0000d401 	.word	0x0000d401

0000d464 <sw_timer_tcc_callback>:
 * \param[in] module Instance of the TCC.
 */
#if (SAMD21)
static void sw_timer_tcc_callback(struct tcc_module *const module)
{
	sw_timer_tick++;
    d464:	4a02      	ldr	r2, [pc, #8]	; (d470 <sw_timer_tcc_callback+0xc>)
    d466:	6813      	ldr	r3, [r2, #0]
    d468:	3301      	adds	r3, #1
    d46a:	6013      	str	r3, [r2, #0]
}
    d46c:	4770      	bx	lr
    d46e:	46c0      	nop			; (mov r8, r8)
    d470:	20000244 	.word	0x20000244

0000d474 <sw_timer_get_config_defaults>:

void sw_timer_get_config_defaults(struct sw_timer_config *const config)
{
	Assert(config);

	config->accuracy = 100;
    d474:	2364      	movs	r3, #100	; 0x64
    d476:	8043      	strh	r3, [r0, #2]
	config->tcc_dev = 0;
    d478:	2300      	movs	r3, #0
    d47a:	7003      	strb	r3, [r0, #0]
	config->tcc_callback_channel = 0;
    d47c:	7043      	strb	r3, [r0, #1]
}
    d47e:	4770      	bx	lr

0000d480 <sw_timer_init>:

void sw_timer_init(struct sw_timer_module *const module_inst, struct sw_timer_config *const config)
{
    d480:	b5f0      	push	{r4, r5, r6, r7, lr}
    d482:	46c6      	mov	lr, r8
    d484:	b500      	push	{lr}
    d486:	b0ac      	sub	sp, #176	; 0xb0
    d488:	000d      	movs	r5, r1
#if (SAMD21)
	struct tcc_config tcc_conf;
	struct tcc_module *tcc_module;
	Tcc *hw[] = TCC_INSTS;
    d48a:	466e      	mov	r6, sp
    d48c:	4b1d      	ldr	r3, [pc, #116]	; (d504 <sw_timer_init+0x84>)
    d48e:	466a      	mov	r2, sp
    d490:	cb92      	ldmia	r3!, {r1, r4, r7}
    d492:	c292      	stmia	r2!, {r1, r4, r7}
	Assert(module_inst);
	Assert(config);
	Assert(config->tcc_dev < TCC_INST_NUM);
	Assert(config->tcc_callback_channel < TCC_NUM_CHANNELS);

	module_inst->accuracy = config->accuracy;
    d494:	886b      	ldrh	r3, [r5, #2]
    d496:	6543      	str	r3, [r0, #84]	; 0x54
#if (SAMD21)
	/* Start the TCC module. */
	tcc_module = &module_inst->tcc_inst;
    d498:	3014      	adds	r0, #20
    d49a:	0004      	movs	r4, r0
	tcc_get_config_defaults(&tcc_conf, hw[config->tcc_dev]);
    d49c:	782b      	ldrb	r3, [r5, #0]
    d49e:	009b      	lsls	r3, r3, #2
    d4a0:	5999      	ldr	r1, [r3, r6]
    d4a2:	0017      	movs	r7, r2
    d4a4:	0010      	movs	r0, r2
    d4a6:	4b18      	ldr	r3, [pc, #96]	; (d508 <sw_timer_init+0x88>)
    d4a8:	4798      	blx	r3
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) >> PM->CPUSEL.reg);
    d4aa:	2000      	movs	r0, #0
    d4ac:	4b17      	ldr	r3, [pc, #92]	; (d50c <sw_timer_init+0x8c>)
    d4ae:	4798      	blx	r3
    d4b0:	4b17      	ldr	r3, [pc, #92]	; (d510 <sw_timer_init+0x90>)
    d4b2:	7a1b      	ldrb	r3, [r3, #8]
    d4b4:	b2db      	uxtb	r3, r3
    d4b6:	40d8      	lsrs	r0, r3
    d4b8:	4680      	mov	r8, r0
	tcc_conf.counter.period = system_cpu_clock_get_hz() / (64 * 1000 / config->accuracy);
    d4ba:	8869      	ldrh	r1, [r5, #2]
    d4bc:	20fa      	movs	r0, #250	; 0xfa
    d4be:	0200      	lsls	r0, r0, #8
    d4c0:	4b14      	ldr	r3, [pc, #80]	; (d514 <sw_timer_init+0x94>)
    d4c2:	4798      	blx	r3
    d4c4:	0001      	movs	r1, r0
    d4c6:	4640      	mov	r0, r8
    d4c8:	4b13      	ldr	r3, [pc, #76]	; (d518 <sw_timer_init+0x98>)
    d4ca:	4798      	blx	r3
    d4cc:	6078      	str	r0, [r7, #4]
	tcc_conf.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV64;
    d4ce:	2305      	movs	r3, #5
    d4d0:	72fb      	strb	r3, [r7, #11]
	tcc_init(tcc_module, hw[config->tcc_dev], &tcc_conf);
    d4d2:	782b      	ldrb	r3, [r5, #0]
    d4d4:	009b      	lsls	r3, r3, #2
    d4d6:	5999      	ldr	r1, [r3, r6]
    d4d8:	003a      	movs	r2, r7
    d4da:	0020      	movs	r0, r4
    d4dc:	4b0f      	ldr	r3, [pc, #60]	; (d51c <sw_timer_init+0x9c>)
    d4de:	4798      	blx	r3
	tcc_register_callback(tcc_module, sw_timer_tcc_callback, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    d4e0:	786a      	ldrb	r2, [r5, #1]
    d4e2:	3208      	adds	r2, #8
    d4e4:	b2d2      	uxtb	r2, r2
    d4e6:	490e      	ldr	r1, [pc, #56]	; (d520 <sw_timer_init+0xa0>)
    d4e8:	0020      	movs	r0, r4
    d4ea:	4b0e      	ldr	r3, [pc, #56]	; (d524 <sw_timer_init+0xa4>)
    d4ec:	4798      	blx	r3
	tcc_enable_callback(tcc_module, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    d4ee:	7869      	ldrb	r1, [r5, #1]
    d4f0:	3108      	adds	r1, #8
    d4f2:	b2c9      	uxtb	r1, r1
    d4f4:	0020      	movs	r0, r4
    d4f6:	4b0c      	ldr	r3, [pc, #48]	; (d528 <sw_timer_init+0xa8>)
    d4f8:	4798      	blx	r3

	ul_previous_time = rtt_read_timer_value(RTT);
	while (ul_previous_time == rtt_read_timer_value(RTT)) {
	}
#endif
}
    d4fa:	b02c      	add	sp, #176	; 0xb0
    d4fc:	bc04      	pop	{r2}
    d4fe:	4690      	mov	r8, r2
    d500:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d502:	46c0      	nop			; (mov r8, r8)
    d504:	00016308 	.word	0x00016308
    d508:	0000bddd 	.word	0x0000bddd
    d50c:	0000fb81 	.word	0x0000fb81
    d510:	40000400 	.word	0x40000400
    d514:	00012059 	.word	0x00012059
    d518:	00011f45 	.word	0x00011f45
    d51c:	0000bf29 	.word	0x0000bf29
    d520:	0000d465 	.word	0x0000d465
    d524:	0000c335 	.word	0x0000c335
    d528:	0000c34d 	.word	0x0000c34d

0000d52c <sw_timer_enable>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    d52c:	6942      	ldr	r2, [r0, #20]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    d52e:	2102      	movs	r1, #2
    d530:	6893      	ldr	r3, [r2, #8]
    d532:	4219      	tst	r1, r3
    d534:	d1fc      	bne.n	d530 <sw_timer_enable+0x4>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    d536:	6813      	ldr	r3, [r2, #0]
    d538:	2102      	movs	r1, #2
    d53a:	430b      	orrs	r3, r1
    d53c:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 0);
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
#endif
}
    d53e:	4770      	bx	lr

0000d540 <sw_timer_register_callback>:
#endif
}

int sw_timer_register_callback(struct sw_timer_module *const module_inst,
		sw_timer_callback_t callback, void *context, uint32_t period)
{
    d540:	b570      	push	{r4, r5, r6, lr}
    d542:	0004      	movs	r4, r0
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
		if (module_inst->handler[index].used == 0) {
    d544:	7805      	ldrb	r5, [r0, #0]
    d546:	07e8      	lsls	r0, r5, #31
    d548:	d502      	bpl.n	d550 <sw_timer_register_callback+0x10>
			handler->period = period / module_inst->accuracy;
			handler->used = 1;
			return index;
		}
	}
	return -1;
    d54a:	2001      	movs	r0, #1
    d54c:	4240      	negs	r0, r0
}
    d54e:	bd70      	pop	{r4, r5, r6, pc}
			handler->callback = callback;
    d550:	6061      	str	r1, [r4, #4]
			handler->callback_enable = 0;
    d552:	0029      	movs	r1, r5
    d554:	2002      	movs	r0, #2
    d556:	4381      	bics	r1, r0
    d558:	7021      	strb	r1, [r4, #0]
			handler->context = context;
    d55a:	60a2      	str	r2, [r4, #8]
			handler->period = period / module_inst->accuracy;
    d55c:	6d61      	ldr	r1, [r4, #84]	; 0x54
    d55e:	0018      	movs	r0, r3
    d560:	4b04      	ldr	r3, [pc, #16]	; (d574 <sw_timer_register_callback+0x34>)
    d562:	4798      	blx	r3
    d564:	60e0      	str	r0, [r4, #12]
			handler->used = 1;
    d566:	7823      	ldrb	r3, [r4, #0]
    d568:	2201      	movs	r2, #1
    d56a:	4313      	orrs	r3, r2
    d56c:	7023      	strb	r3, [r4, #0]
			return index;
    d56e:	2000      	movs	r0, #0
    d570:	e7ed      	b.n	d54e <sw_timer_register_callback+0xe>
    d572:	46c0      	nop			; (mov r8, r8)
    d574:	00011f45 	.word	0x00011f45

0000d578 <sw_timer_unregister_callback>:
	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];

	handler->used = 0;
    d578:	008b      	lsls	r3, r1, #2
    d57a:	1859      	adds	r1, r3, r1
    d57c:	0089      	lsls	r1, r1, #2
    d57e:	5c0b      	ldrb	r3, [r1, r0]
    d580:	2201      	movs	r2, #1
    d582:	4393      	bics	r3, r2
    d584:	540b      	strb	r3, [r1, r0]
}
    d586:	4770      	bx	lr

0000d588 <sw_timer_enable_callback>:

void sw_timer_enable_callback(struct sw_timer_module *const module_inst, int timer_id, uint32_t delay)
{
    d588:	b570      	push	{r4, r5, r6, lr}
	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];

	handler->callback_enable = 1;
    d58a:	008b      	lsls	r3, r1, #2
    d58c:	185d      	adds	r5, r3, r1
    d58e:	00ad      	lsls	r5, r5, #2
    d590:	5c29      	ldrb	r1, [r5, r0]
    d592:	2602      	movs	r6, #2
    d594:	4331      	orrs	r1, r6
    d596:	5429      	strb	r1, [r5, r0]
	handler->expire_time = sw_timer_tick + (delay / module_inst->accuracy);
    d598:	1944      	adds	r4, r0, r5
    d59a:	6d41      	ldr	r1, [r0, #84]	; 0x54
    d59c:	0010      	movs	r0, r2
    d59e:	4b03      	ldr	r3, [pc, #12]	; (d5ac <sw_timer_enable_callback+0x24>)
    d5a0:	4798      	blx	r3
    d5a2:	4b03      	ldr	r3, [pc, #12]	; (d5b0 <sw_timer_enable_callback+0x28>)
    d5a4:	681b      	ldr	r3, [r3, #0]
    d5a6:	18c0      	adds	r0, r0, r3
    d5a8:	6120      	str	r0, [r4, #16]
}
    d5aa:	bd70      	pop	{r4, r5, r6, pc}
    d5ac:	00011f45 	.word	0x00011f45
    d5b0:	20000244 	.word	0x20000244

0000d5b4 <sw_timer_disable_callback>:
	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];

	handler->callback_enable = 0;
    d5b4:	008b      	lsls	r3, r1, #2
    d5b6:	1859      	adds	r1, r3, r1
    d5b8:	0089      	lsls	r1, r1, #2
    d5ba:	5c0b      	ldrb	r3, [r1, r0]
    d5bc:	2202      	movs	r2, #2
    d5be:	4393      	bics	r3, r2
    d5c0:	540b      	strb	r3, [r1, r0]
}
    d5c2:	4770      	bx	lr

0000d5c4 <sw_timer_task>:

void sw_timer_task(struct sw_timer_module *const module_inst)
{
    d5c4:	b570      	push	{r4, r5, r6, lr}
    d5c6:	0004      	movs	r4, r0
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
		if (module_inst->handler[index].used && module_inst->handler[index].callback_enable) {
    d5c8:	7803      	ldrb	r3, [r0, #0]
    d5ca:	07db      	lsls	r3, r3, #31
    d5cc:	d507      	bpl.n	d5de <sw_timer_task+0x1a>
    d5ce:	7803      	ldrb	r3, [r0, #0]
    d5d0:	079b      	lsls	r3, r3, #30
    d5d2:	d504      	bpl.n	d5de <sw_timer_task+0x1a>
			handler = &module_inst->handler[index];
			if ((int)(handler->expire_time - sw_timer_tick) < 0 && handler->busy == 0) {
    d5d4:	4b10      	ldr	r3, [pc, #64]	; (d618 <sw_timer_task+0x54>)
    d5d6:	681a      	ldr	r2, [r3, #0]
    d5d8:	6903      	ldr	r3, [r0, #16]
    d5da:	1a9b      	subs	r3, r3, r2
    d5dc:	d400      	bmi.n	d5e0 <sw_timer_task+0x1c>
				/* Leave critical section. */
				handler->busy = 0;
			}
		}
	}
}
    d5de:	bd70      	pop	{r4, r5, r6, pc}
			if ((int)(handler->expire_time - sw_timer_tick) < 0 && handler->busy == 0) {
    d5e0:	7803      	ldrb	r3, [r0, #0]
    d5e2:	075b      	lsls	r3, r3, #29
    d5e4:	d4fb      	bmi.n	d5de <sw_timer_task+0x1a>
				handler->busy = 1;
    d5e6:	7803      	ldrb	r3, [r0, #0]
    d5e8:	2104      	movs	r1, #4
    d5ea:	430b      	orrs	r3, r1
    d5ec:	7003      	strb	r3, [r0, #0]
				if (handler->period > 0) {
    d5ee:	68c3      	ldr	r3, [r0, #12]
    d5f0:	2b00      	cmp	r3, #0
    d5f2:	d00b      	beq.n	d60c <sw_timer_task+0x48>
					handler->expire_time = sw_timer_tick + handler->period;
    d5f4:	18d2      	adds	r2, r2, r3
    d5f6:	6102      	str	r2, [r0, #16]
				handler->callback(module_inst, index, handler->context, handler->period);
    d5f8:	68a2      	ldr	r2, [r4, #8]
    d5fa:	2100      	movs	r1, #0
    d5fc:	0020      	movs	r0, r4
    d5fe:	6865      	ldr	r5, [r4, #4]
    d600:	47a8      	blx	r5
				handler->busy = 0;
    d602:	7823      	ldrb	r3, [r4, #0]
    d604:	2204      	movs	r2, #4
    d606:	4393      	bics	r3, r2
    d608:	7023      	strb	r3, [r4, #0]
}
    d60a:	e7e8      	b.n	d5de <sw_timer_task+0x1a>
					handler->callback_enable = 0;
    d60c:	7802      	ldrb	r2, [r0, #0]
    d60e:	2102      	movs	r1, #2
    d610:	438a      	bics	r2, r1
    d612:	7002      	strb	r2, [r0, #0]
    d614:	e7f0      	b.n	d5f8 <sw_timer_task+0x34>
    d616:	46c0      	nop			; (mov r8, r8)
    d618:	20000244 	.word	0x20000244

0000d61c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    d61c:	4b0c      	ldr	r3, [pc, #48]	; (d650 <cpu_irq_enter_critical+0x34>)
    d61e:	681b      	ldr	r3, [r3, #0]
    d620:	2b00      	cmp	r3, #0
    d622:	d106      	bne.n	d632 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    d624:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    d628:	2b00      	cmp	r3, #0
    d62a:	d007      	beq.n	d63c <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    d62c:	2200      	movs	r2, #0
    d62e:	4b09      	ldr	r3, [pc, #36]	; (d654 <cpu_irq_enter_critical+0x38>)
    d630:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    d632:	4a07      	ldr	r2, [pc, #28]	; (d650 <cpu_irq_enter_critical+0x34>)
    d634:	6813      	ldr	r3, [r2, #0]
    d636:	3301      	adds	r3, #1
    d638:	6013      	str	r3, [r2, #0]
}
    d63a:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    d63c:	b672      	cpsid	i
    d63e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    d642:	2200      	movs	r2, #0
    d644:	4b04      	ldr	r3, [pc, #16]	; (d658 <cpu_irq_enter_critical+0x3c>)
    d646:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    d648:	3201      	adds	r2, #1
    d64a:	4b02      	ldr	r3, [pc, #8]	; (d654 <cpu_irq_enter_critical+0x38>)
    d64c:	701a      	strb	r2, [r3, #0]
    d64e:	e7f0      	b.n	d632 <cpu_irq_enter_critical+0x16>
    d650:	20000248 	.word	0x20000248
    d654:	2000024c 	.word	0x2000024c
    d658:	20000002 	.word	0x20000002

0000d65c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    d65c:	4b08      	ldr	r3, [pc, #32]	; (d680 <cpu_irq_leave_critical+0x24>)
    d65e:	681a      	ldr	r2, [r3, #0]
    d660:	3a01      	subs	r2, #1
    d662:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    d664:	681b      	ldr	r3, [r3, #0]
    d666:	2b00      	cmp	r3, #0
    d668:	d109      	bne.n	d67e <cpu_irq_leave_critical+0x22>
    d66a:	4b06      	ldr	r3, [pc, #24]	; (d684 <cpu_irq_leave_critical+0x28>)
    d66c:	781b      	ldrb	r3, [r3, #0]
    d66e:	2b00      	cmp	r3, #0
    d670:	d005      	beq.n	d67e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    d672:	2201      	movs	r2, #1
    d674:	4b04      	ldr	r3, [pc, #16]	; (d688 <cpu_irq_leave_critical+0x2c>)
    d676:	701a      	strb	r2, [r3, #0]
    d678:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    d67c:	b662      	cpsie	i
	}
}
    d67e:	4770      	bx	lr
    d680:	20000248 	.word	0x20000248
    d684:	2000024c 	.word	0x2000024c
    d688:	20000002 	.word	0x20000002

0000d68c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    d68c:	e7fe      	b.n	d68c <Dummy_Handler>
	...

0000d690 <Reset_Handler>:
{
    d690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    d692:	4a2a      	ldr	r2, [pc, #168]	; (d73c <Reset_Handler+0xac>)
    d694:	4b2a      	ldr	r3, [pc, #168]	; (d740 <Reset_Handler+0xb0>)
    d696:	429a      	cmp	r2, r3
    d698:	d011      	beq.n	d6be <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    d69a:	001a      	movs	r2, r3
    d69c:	4b29      	ldr	r3, [pc, #164]	; (d744 <Reset_Handler+0xb4>)
    d69e:	429a      	cmp	r2, r3
    d6a0:	d20d      	bcs.n	d6be <Reset_Handler+0x2e>
    d6a2:	4a29      	ldr	r2, [pc, #164]	; (d748 <Reset_Handler+0xb8>)
    d6a4:	3303      	adds	r3, #3
    d6a6:	1a9b      	subs	r3, r3, r2
    d6a8:	089b      	lsrs	r3, r3, #2
    d6aa:	3301      	adds	r3, #1
    d6ac:	009b      	lsls	r3, r3, #2
    d6ae:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    d6b0:	4823      	ldr	r0, [pc, #140]	; (d740 <Reset_Handler+0xb0>)
    d6b2:	4922      	ldr	r1, [pc, #136]	; (d73c <Reset_Handler+0xac>)
    d6b4:	588c      	ldr	r4, [r1, r2]
    d6b6:	5084      	str	r4, [r0, r2]
    d6b8:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    d6ba:	429a      	cmp	r2, r3
    d6bc:	d1fa      	bne.n	d6b4 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    d6be:	4a23      	ldr	r2, [pc, #140]	; (d74c <Reset_Handler+0xbc>)
    d6c0:	4b23      	ldr	r3, [pc, #140]	; (d750 <Reset_Handler+0xc0>)
    d6c2:	429a      	cmp	r2, r3
    d6c4:	d20a      	bcs.n	d6dc <Reset_Handler+0x4c>
    d6c6:	43d3      	mvns	r3, r2
    d6c8:	4921      	ldr	r1, [pc, #132]	; (d750 <Reset_Handler+0xc0>)
    d6ca:	185b      	adds	r3, r3, r1
    d6cc:	2103      	movs	r1, #3
    d6ce:	438b      	bics	r3, r1
    d6d0:	3304      	adds	r3, #4
    d6d2:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    d6d4:	2100      	movs	r1, #0
    d6d6:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    d6d8:	4293      	cmp	r3, r2
    d6da:	d1fc      	bne.n	d6d6 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    d6dc:	4a1d      	ldr	r2, [pc, #116]	; (d754 <Reset_Handler+0xc4>)
    d6de:	21ff      	movs	r1, #255	; 0xff
    d6e0:	4b1d      	ldr	r3, [pc, #116]	; (d758 <Reset_Handler+0xc8>)
    d6e2:	438b      	bics	r3, r1
    d6e4:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    d6e6:	39fd      	subs	r1, #253	; 0xfd
    d6e8:	2390      	movs	r3, #144	; 0x90
    d6ea:	005b      	lsls	r3, r3, #1
    d6ec:	4a1b      	ldr	r2, [pc, #108]	; (d75c <Reset_Handler+0xcc>)
    d6ee:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    d6f0:	4a1b      	ldr	r2, [pc, #108]	; (d760 <Reset_Handler+0xd0>)
    d6f2:	78d3      	ldrb	r3, [r2, #3]
    d6f4:	2503      	movs	r5, #3
    d6f6:	43ab      	bics	r3, r5
    d6f8:	2402      	movs	r4, #2
    d6fa:	4323      	orrs	r3, r4
    d6fc:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    d6fe:	78d3      	ldrb	r3, [r2, #3]
    d700:	270c      	movs	r7, #12
    d702:	43bb      	bics	r3, r7
    d704:	2608      	movs	r6, #8
    d706:	4333      	orrs	r3, r6
    d708:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    d70a:	4b16      	ldr	r3, [pc, #88]	; (d764 <Reset_Handler+0xd4>)
    d70c:	7b98      	ldrb	r0, [r3, #14]
    d70e:	2230      	movs	r2, #48	; 0x30
    d710:	4390      	bics	r0, r2
    d712:	2220      	movs	r2, #32
    d714:	4310      	orrs	r0, r2
    d716:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    d718:	7b99      	ldrb	r1, [r3, #14]
    d71a:	43b9      	bics	r1, r7
    d71c:	4331      	orrs	r1, r6
    d71e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    d720:	7b9a      	ldrb	r2, [r3, #14]
    d722:	43aa      	bics	r2, r5
    d724:	4322      	orrs	r2, r4
    d726:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    d728:	4a0f      	ldr	r2, [pc, #60]	; (d768 <Reset_Handler+0xd8>)
    d72a:	6853      	ldr	r3, [r2, #4]
    d72c:	2180      	movs	r1, #128	; 0x80
    d72e:	430b      	orrs	r3, r1
    d730:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    d732:	4b0e      	ldr	r3, [pc, #56]	; (d76c <Reset_Handler+0xdc>)
    d734:	4798      	blx	r3
        main();
    d736:	4b0e      	ldr	r3, [pc, #56]	; (d770 <Reset_Handler+0xe0>)
    d738:	4798      	blx	r3
    d73a:	e7fe      	b.n	d73a <Reset_Handler+0xaa>
    d73c:	00016f24 	.word	0x00016f24
    d740:	20000000 	.word	0x20000000
    d744:	200001f4 	.word	0x200001f4
    d748:	20000004 	.word	0x20000004
    d74c:	200001f4 	.word	0x200001f4
    d750:	20001068 	.word	0x20001068
    d754:	e000ed00 	.word	0xe000ed00
    d758:	00008000 	.word	0x00008000
    d75c:	41007000 	.word	0x41007000
    d760:	41005000 	.word	0x41005000
    d764:	41004800 	.word	0x41004800
    d768:	41004000 	.word	0x41004000
    d76c:	00013b59 	.word	0x00013b59
    d770:	000108d9 	.word	0x000108d9

0000d774 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    d774:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    d776:	4a06      	ldr	r2, [pc, #24]	; (d790 <_sbrk+0x1c>)
    d778:	6812      	ldr	r2, [r2, #0]
    d77a:	2a00      	cmp	r2, #0
    d77c:	d004      	beq.n	d788 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    d77e:	4a04      	ldr	r2, [pc, #16]	; (d790 <_sbrk+0x1c>)
    d780:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    d782:	18c3      	adds	r3, r0, r3
    d784:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    d786:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    d788:	4902      	ldr	r1, [pc, #8]	; (d794 <_sbrk+0x20>)
    d78a:	4a01      	ldr	r2, [pc, #4]	; (d790 <_sbrk+0x1c>)
    d78c:	6011      	str	r1, [r2, #0]
    d78e:	e7f6      	b.n	d77e <_sbrk+0xa>
    d790:	20000250 	.word	0x20000250
    d794:	20003068 	.word	0x20003068

0000d798 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    d798:	2001      	movs	r0, #1
    d79a:	4240      	negs	r0, r0
    d79c:	4770      	bx	lr

0000d79e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    d79e:	2380      	movs	r3, #128	; 0x80
    d7a0:	019b      	lsls	r3, r3, #6
    d7a2:	604b      	str	r3, [r1, #4]

	return 0;
}
    d7a4:	2000      	movs	r0, #0
    d7a6:	4770      	bx	lr

0000d7a8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    d7a8:	2001      	movs	r0, #1
    d7aa:	4770      	bx	lr

0000d7ac <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    d7ac:	2000      	movs	r0, #0
    d7ae:	4770      	bx	lr

0000d7b0 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    d7b0:	4770      	bx	lr
	...

0000d7b4 <at25dfx_chip_check_presence>:
 * \retval STATUS_OK if chip responded with ID matching its type.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_NOT_FOUND if chip did not respond, or with wrong ID.
 */
enum status_code at25dfx_chip_check_presence(struct at25dfx_chip_module *chip)
{
    d7b4:	b530      	push	{r4, r5, lr}
    d7b6:	b085      	sub	sp, #20
    d7b8:	0004      	movs	r4, r0
	enum status_code status;
	struct at25dfx_command cmd;
	uint32_t id = 0;
    d7ba:	2300      	movs	r3, #0
    d7bc:	9303      	str	r3, [sp, #12]

	Assert(chip);

	// Reserve the SPI for us
	status = _at25dfx_spi_lock(chip->spi);
    d7be:	6805      	ldr	r5, [r0, #0]
	cpu_irq_enter_critical();
    d7c0:	4b2f      	ldr	r3, [pc, #188]	; (d880 <at25dfx_chip_check_presence+0xcc>)
    d7c2:	4798      	blx	r3
	if (module->locked) {
    d7c4:	792b      	ldrb	r3, [r5, #4]
    d7c6:	2b00      	cmp	r3, #0
    d7c8:	d156      	bne.n	d878 <at25dfx_chip_check_presence+0xc4>
		module->locked = true;
    d7ca:	3301      	adds	r3, #1
    d7cc:	712b      	strb	r3, [r5, #4]
	cpu_irq_leave_critical();
    d7ce:	4b2d      	ldr	r3, [pc, #180]	; (d884 <at25dfx_chip_check_presence+0xd0>)
    d7d0:	4798      	blx	r3
	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	// Construct command to send
	cmd_buffer[0] = cmd.opcode;
    d7d2:	229f      	movs	r2, #159	; 0x9f
    d7d4:	ab01      	add	r3, sp, #4
    d7d6:	701a      	strb	r2, [r3, #0]
	port_pin_set_output_level(chip->cs_pin, false);
    d7d8:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    d7da:	09d1      	lsrs	r1, r2, #7
		return NULL;
    d7dc:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    d7de:	2900      	cmp	r1, #0
    d7e0:	d104      	bne.n	d7ec <at25dfx_chip_check_presence+0x38>
		return &(ports[port_index]->Group[group_index]);
    d7e2:	0953      	lsrs	r3, r2, #5
    d7e4:	01db      	lsls	r3, r3, #7
    d7e6:	4928      	ldr	r1, [pc, #160]	; (d888 <at25dfx_chip_check_presence+0xd4>)
    d7e8:	468c      	mov	ip, r1
    d7ea:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    d7ec:	211f      	movs	r1, #31
    d7ee:	4011      	ands	r1, r2
    d7f0:	2201      	movs	r2, #1
    d7f2:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    d7f4:	615a      	str	r2, [r3, #20]
	// Don't bother with init of dummy bytes

	// Issue command, then start read
	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    d7f6:	2201      	movs	r2, #1
    d7f8:	a901      	add	r1, sp, #4
    d7fa:	6820      	ldr	r0, [r4, #0]
    d7fc:	4b23      	ldr	r3, [pc, #140]	; (d88c <at25dfx_chip_check_presence+0xd8>)
    d7fe:	4798      	blx	r3
	Assert(status == STATUS_OK);

	if (cmd.length) {
		status = spi_read_buffer_wait(chip->spi, cmd.data.rx, cmd.length, 0);
    d800:	2300      	movs	r3, #0
    d802:	2203      	movs	r2, #3
    d804:	a903      	add	r1, sp, #12
    d806:	6820      	ldr	r0, [r4, #0]
    d808:	4d21      	ldr	r5, [pc, #132]	; (d890 <at25dfx_chip_check_presence+0xdc>)
    d80a:	47a8      	blx	r5
	port_pin_set_output_level(chip->cs_pin, true);
    d80c:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    d80e:	09d1      	lsrs	r1, r2, #7
		return NULL;
    d810:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    d812:	2900      	cmp	r1, #0
    d814:	d104      	bne.n	d820 <at25dfx_chip_check_presence+0x6c>
		return &(ports[port_index]->Group[group_index]);
    d816:	0953      	lsrs	r3, r2, #5
    d818:	01db      	lsls	r3, r3, #7
    d81a:	491b      	ldr	r1, [pc, #108]	; (d888 <at25dfx_chip_check_presence+0xd4>)
    d81c:	468c      	mov	ip, r1
    d81e:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    d820:	211f      	movs	r1, #31
    d822:	4011      	ands	r1, r2
    d824:	2201      	movs	r2, #1
    d826:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    d828:	619a      	str	r2, [r3, #24]
	module->locked = false;
    d82a:	2300      	movs	r3, #0
    d82c:	6822      	ldr	r2, [r4, #0]
    d82e:	7113      	strb	r3, [r2, #4]
	switch (type) {
    d830:	7923      	ldrb	r3, [r4, #4]
    d832:	2b09      	cmp	r3, #9
    d834:	d815      	bhi.n	d862 <at25dfx_chip_check_presence+0xae>
    d836:	009b      	lsls	r3, r3, #2
    d838:	4a16      	ldr	r2, [pc, #88]	; (d894 <at25dfx_chip_check_presence+0xe0>)
    d83a:	58d3      	ldr	r3, [r2, r3]
    d83c:	469f      	mov	pc, r3
		return 0x00431f;
    d83e:	4b16      	ldr	r3, [pc, #88]	; (d898 <at25dfx_chip_check_presence+0xe4>)
    d840:	e012      	b.n	d868 <at25dfx_chip_check_presence+0xb4>
		return 0x01441f;
    d842:	4b16      	ldr	r3, [pc, #88]	; (d89c <at25dfx_chip_check_presence+0xe8>)
    d844:	e010      	b.n	d868 <at25dfx_chip_check_presence+0xb4>
		return 0x02451f;
    d846:	4b16      	ldr	r3, [pc, #88]	; (d8a0 <at25dfx_chip_check_presence+0xec>)
    d848:	e00e      	b.n	d868 <at25dfx_chip_check_presence+0xb4>
		return 0x01451f;
    d84a:	4b16      	ldr	r3, [pc, #88]	; (d8a4 <at25dfx_chip_check_presence+0xf0>)
    d84c:	e00c      	b.n	d868 <at25dfx_chip_check_presence+0xb4>
		return 0x02461f;
    d84e:	4b16      	ldr	r3, [pc, #88]	; (d8a8 <at25dfx_chip_check_presence+0xf4>)
    d850:	e00a      	b.n	d868 <at25dfx_chip_check_presence+0xb4>
		return 0x03461f;
    d852:	4b16      	ldr	r3, [pc, #88]	; (d8ac <at25dfx_chip_check_presence+0xf8>)
    d854:	e008      	b.n	d868 <at25dfx_chip_check_presence+0xb4>
		return 0x00861f;
    d856:	4b16      	ldr	r3, [pc, #88]	; (d8b0 <at25dfx_chip_check_presence+0xfc>)
    d858:	e006      	b.n	d868 <at25dfx_chip_check_presence+0xb4>
		return 0x01471f;
    d85a:	4b16      	ldr	r3, [pc, #88]	; (d8b4 <at25dfx_chip_check_presence+0x100>)
    d85c:	e004      	b.n	d868 <at25dfx_chip_check_presence+0xb4>
		return 0x00481f;
    d85e:	4b16      	ldr	r3, [pc, #88]	; (d8b8 <at25dfx_chip_check_presence+0x104>)
    d860:	e002      	b.n	d868 <at25dfx_chip_check_presence+0xb4>
		return 0;
    d862:	2300      	movs	r3, #0
    d864:	e000      	b.n	d868 <at25dfx_chip_check_presence+0xb4>
		return 0x00651f;
    d866:	4b15      	ldr	r3, [pc, #84]	; (d8bc <at25dfx_chip_check_presence+0x108>)

	_at25dfx_chip_issue_read_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);

	if (id == _at25dfx_get_device_id(chip->type)) {
    d868:	9a03      	ldr	r2, [sp, #12]
    d86a:	429a      	cmp	r2, r3
    d86c:	d002      	beq.n	d874 <at25dfx_chip_check_presence+0xc0>
		return STATUS_OK;
	} else {
		return STATUS_ERR_NOT_FOUND;
    d86e:	2014      	movs	r0, #20
	}
}
    d870:	b005      	add	sp, #20
    d872:	bd30      	pop	{r4, r5, pc}
		return STATUS_OK;
    d874:	2000      	movs	r0, #0
    d876:	e7fb      	b.n	d870 <at25dfx_chip_check_presence+0xbc>
    d878:	4b02      	ldr	r3, [pc, #8]	; (d884 <at25dfx_chip_check_presence+0xd0>)
    d87a:	4798      	blx	r3
		return status;
    d87c:	2005      	movs	r0, #5
    d87e:	e7f7      	b.n	d870 <at25dfx_chip_check_presence+0xbc>
    d880:	0000d61d 	.word	0x0000d61d
    d884:	0000d65d 	.word	0x0000d65d
    d888:	41004400 	.word	0x41004400
    d88c:	0000ecad 	.word	0x0000ecad
    d890:	0000ea9d 	.word	0x0000ea9d
    d894:	00016314 	.word	0x00016314
    d898:	0000431f 	.word	0x0000431f
    d89c:	0001441f 	.word	0x0001441f
    d8a0:	0002451f 	.word	0x0002451f
    d8a4:	0001451f 	.word	0x0001451f
    d8a8:	0002461f 	.word	0x0002461f
    d8ac:	0003461f 	.word	0x0003461f
    d8b0:	0000861f 	.word	0x0000861f
    d8b4:	0001471f 	.word	0x0001471f
    d8b8:	0000481f 	.word	0x0000481f
    d8bc:	0000651f 	.word	0x0000651f

0000d8c0 <at25dfx_chip_write_buffer>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address and/or length is out of bounds.
 */
enum status_code at25dfx_chip_write_buffer(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, const void *data, at25dfx_datalen_t length)
{
    d8c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    d8c2:	46de      	mov	lr, fp
    d8c4:	4657      	mov	r7, sl
    d8c6:	464e      	mov	r6, r9
    d8c8:	4645      	mov	r5, r8
    d8ca:	b5e0      	push	{r5, r6, r7, lr}
    d8cc:	b085      	sub	sp, #20
    d8ce:	0005      	movs	r5, r0
    d8d0:	000e      	movs	r6, r1
    d8d2:	9201      	str	r2, [sp, #4]
    d8d4:	001f      	movs	r7, r3

	Assert(chip);
	Assert(data);
	Assert(length);

	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
    d8d6:	185a      	adds	r2, r3, r1
	switch (type) {
    d8d8:	7903      	ldrb	r3, [r0, #4]
    d8da:	2b09      	cmp	r3, #9
    d8dc:	d815      	bhi.n	d90a <at25dfx_chip_write_buffer+0x4a>
    d8de:	009b      	lsls	r3, r3, #2
    d8e0:	49ae      	ldr	r1, [pc, #696]	; (db9c <at25dfx_chip_write_buffer+0x2dc>)
    d8e2:	58cb      	ldr	r3, [r1, r3]
    d8e4:	469f      	mov	pc, r3
		return 256 * 1024UL;
    d8e6:	2380      	movs	r3, #128	; 0x80
    d8e8:	02db      	lsls	r3, r3, #11
    d8ea:	e012      	b.n	d912 <at25dfx_chip_write_buffer+0x52>
		return 512 * 1024UL;
    d8ec:	2380      	movs	r3, #128	; 0x80
    d8ee:	031b      	lsls	r3, r3, #12
    d8f0:	e00f      	b.n	d912 <at25dfx_chip_write_buffer+0x52>
		return 1024 * 1024UL;
    d8f2:	2380      	movs	r3, #128	; 0x80
    d8f4:	035b      	lsls	r3, r3, #13
    d8f6:	e00c      	b.n	d912 <at25dfx_chip_write_buffer+0x52>
		return 2048 * 1024UL;
    d8f8:	2380      	movs	r3, #128	; 0x80
    d8fa:	039b      	lsls	r3, r3, #14
    d8fc:	e009      	b.n	d912 <at25dfx_chip_write_buffer+0x52>
		return 4096 * 1024UL;
    d8fe:	2380      	movs	r3, #128	; 0x80
    d900:	03db      	lsls	r3, r3, #15
    d902:	e006      	b.n	d912 <at25dfx_chip_write_buffer+0x52>
		return 8192 * 1024UL;
    d904:	2380      	movs	r3, #128	; 0x80
    d906:	041b      	lsls	r3, r3, #16
    d908:	e003      	b.n	d912 <at25dfx_chip_write_buffer+0x52>
		return 0;
    d90a:	2300      	movs	r3, #0
    d90c:	e001      	b.n	d912 <at25dfx_chip_write_buffer+0x52>
		return 64 * 1024UL;
    d90e:	2380      	movs	r3, #128	; 0x80
    d910:	025b      	lsls	r3, r3, #9
		return STATUS_ERR_INVALID_ARG;
    d912:	2017      	movs	r0, #23
	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
    d914:	429a      	cmp	r2, r3
    d916:	d906      	bls.n	d926 <at25dfx_chip_write_buffer+0x66>
	}

	_at25dfx_spi_unlock(chip->spi);

	return status;
}
    d918:	b005      	add	sp, #20
    d91a:	bc3c      	pop	{r2, r3, r4, r5}
    d91c:	4690      	mov	r8, r2
    d91e:	4699      	mov	r9, r3
    d920:	46a2      	mov	sl, r4
    d922:	46ab      	mov	fp, r5
    d924:	bdf0      	pop	{r4, r5, r6, r7, pc}
	status = _at25dfx_spi_lock(chip->spi);
    d926:	682c      	ldr	r4, [r5, #0]
	cpu_irq_enter_critical();
    d928:	4b9d      	ldr	r3, [pc, #628]	; (dba0 <at25dfx_chip_write_buffer+0x2e0>)
    d92a:	4798      	blx	r3
	if (module->locked) {
    d92c:	7923      	ldrb	r3, [r4, #4]
    d92e:	2b00      	cmp	r3, #0
    d930:	d000      	beq.n	d934 <at25dfx_chip_write_buffer+0x74>
    d932:	e12e      	b.n	db92 <at25dfx_chip_write_buffer+0x2d2>
		module->locked = true;
    d934:	3301      	adds	r3, #1
    d936:	7123      	strb	r3, [r4, #4]
	cpu_irq_leave_critical();
    d938:	4b9a      	ldr	r3, [pc, #616]	; (dba4 <at25dfx_chip_write_buffer+0x2e4>)
    d93a:	4798      	blx	r3

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
    d93c:	2306      	movs	r3, #6
    d93e:	aa02      	add	r2, sp, #8
    d940:	7013      	strb	r3, [r2, #0]
	port_pin_set_output_level(chip->cs_pin, false);
    d942:	796a      	ldrb	r2, [r5, #5]
	if (port_index < PORT_INST_NUM) {
    d944:	09d1      	lsrs	r1, r2, #7
		return NULL;
    d946:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    d948:	2900      	cmp	r1, #0
    d94a:	d104      	bne.n	d956 <at25dfx_chip_write_buffer+0x96>
		return &(ports[port_index]->Group[group_index]);
    d94c:	0953      	lsrs	r3, r2, #5
    d94e:	01db      	lsls	r3, r3, #7
    d950:	4995      	ldr	r1, [pc, #596]	; (dba8 <at25dfx_chip_write_buffer+0x2e8>)
    d952:	468c      	mov	ip, r1
    d954:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    d956:	211f      	movs	r1, #31
    d958:	4011      	ands	r1, r2
    d95a:	2201      	movs	r2, #1
    d95c:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    d95e:	615a      	str	r2, [r3, #20]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    d960:	2201      	movs	r2, #1
    d962:	a902      	add	r1, sp, #8
    d964:	6828      	ldr	r0, [r5, #0]
    d966:	4b91      	ldr	r3, [pc, #580]	; (dbac <at25dfx_chip_write_buffer+0x2ec>)
    d968:	4798      	blx	r3
	port_pin_set_output_level(chip->cs_pin, true);
    d96a:	796a      	ldrb	r2, [r5, #5]
	if (port_index < PORT_INST_NUM) {
    d96c:	09d1      	lsrs	r1, r2, #7
		return NULL;
    d96e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    d970:	2900      	cmp	r1, #0
    d972:	d104      	bne.n	d97e <at25dfx_chip_write_buffer+0xbe>
		return &(ports[port_index]->Group[group_index]);
    d974:	0953      	lsrs	r3, r2, #5
    d976:	01db      	lsls	r3, r3, #7
    d978:	498b      	ldr	r1, [pc, #556]	; (dba8 <at25dfx_chip_write_buffer+0x2e8>)
    d97a:	468c      	mov	ip, r1
    d97c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    d97e:	211f      	movs	r1, #31
    d980:	4011      	ands	r1, r2
    d982:	2201      	movs	r2, #1
    d984:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    d986:	619a      	str	r2, [r3, #24]
	page_bytes = AT25DFX_PAGE_SIZE - (address % AT25DFX_PAGE_SIZE);
    d988:	22ff      	movs	r2, #255	; 0xff
    d98a:	4032      	ands	r2, r6
    d98c:	2380      	movs	r3, #128	; 0x80
    d98e:	005b      	lsls	r3, r3, #1
    d990:	1a9b      	subs	r3, r3, r2
	cmd.length = min(page_bytes, length);
    d992:	1c1a      	adds	r2, r3, #0
    d994:	b29b      	uxth	r3, r3
    d996:	42bb      	cmp	r3, r7
    d998:	d900      	bls.n	d99c <at25dfx_chip_write_buffer+0xdc>
    d99a:	1c3a      	adds	r2, r7, #0
    d99c:	b293      	uxth	r3, r2
    d99e:	469a      	mov	sl, r3
	cmd_buffer[0] = cmd.opcode;
    d9a0:	2302      	movs	r3, #2
    d9a2:	aa02      	add	r2, sp, #8
    d9a4:	7013      	strb	r3, [r2, #0]
		cmd_buffer[3] = cmd.address & 0xff;
    d9a6:	70d6      	strb	r6, [r2, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
    d9a8:	0a33      	lsrs	r3, r6, #8
    d9aa:	7093      	strb	r3, [r2, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
    d9ac:	0c33      	lsrs	r3, r6, #16
    d9ae:	7053      	strb	r3, [r2, #1]
	port_pin_set_output_level(chip->cs_pin, false);
    d9b0:	796a      	ldrb	r2, [r5, #5]
	if (port_index < PORT_INST_NUM) {
    d9b2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    d9b4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    d9b6:	2900      	cmp	r1, #0
    d9b8:	d104      	bne.n	d9c4 <at25dfx_chip_write_buffer+0x104>
		return &(ports[port_index]->Group[group_index]);
    d9ba:	0953      	lsrs	r3, r2, #5
    d9bc:	01db      	lsls	r3, r3, #7
    d9be:	497a      	ldr	r1, [pc, #488]	; (dba8 <at25dfx_chip_write_buffer+0x2e8>)
    d9c0:	468c      	mov	ip, r1
    d9c2:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    d9c4:	211f      	movs	r1, #31
    d9c6:	4011      	ands	r1, r2
    d9c8:	2201      	movs	r2, #1
    d9ca:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    d9cc:	615a      	str	r2, [r3, #20]
	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    d9ce:	2204      	movs	r2, #4
    d9d0:	a902      	add	r1, sp, #8
    d9d2:	6828      	ldr	r0, [r5, #0]
    d9d4:	4b75      	ldr	r3, [pc, #468]	; (dbac <at25dfx_chip_write_buffer+0x2ec>)
    d9d6:	4798      	blx	r3
	Assert(status == STATUS_OK);

	if (cmd.length) {
    d9d8:	4653      	mov	r3, sl
    d9da:	2b00      	cmp	r3, #0
    d9dc:	d145      	bne.n	da6a <at25dfx_chip_write_buffer+0x1aa>
	port_pin_set_output_level(chip->cs_pin, true);
    d9de:	796a      	ldrb	r2, [r5, #5]
	if (port_index < PORT_INST_NUM) {
    d9e0:	09d1      	lsrs	r1, r2, #7
		return NULL;
    d9e2:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    d9e4:	2900      	cmp	r1, #0
    d9e6:	d104      	bne.n	d9f2 <at25dfx_chip_write_buffer+0x132>
		return &(ports[port_index]->Group[group_index]);
    d9e8:	0953      	lsrs	r3, r2, #5
    d9ea:	01db      	lsls	r3, r3, #7
    d9ec:	496e      	ldr	r1, [pc, #440]	; (dba8 <at25dfx_chip_write_buffer+0x2e8>)
    d9ee:	468c      	mov	ip, r1
    d9f0:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    d9f2:	211f      	movs	r1, #31
    d9f4:	4011      	ands	r1, r2
    d9f6:	2201      	movs	r2, #1
    d9f8:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    d9fa:	619a      	str	r2, [r3, #24]
	SercomSpi *const spi_module = &(module->hw->SPI);
    d9fc:	682b      	ldr	r3, [r5, #0]
    d9fe:	6819      	ldr	r1, [r3, #0]
	uint16_t status_reg = 0;

	UNUSED(status);

	// Issue status read command
	while (!spi_is_ready_to_write(chip->spi)) {
    da00:	2201      	movs	r2, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    da02:	7e0b      	ldrb	r3, [r1, #24]
    da04:	4213      	tst	r3, r2
    da06:	d0fc      	beq.n	da02 <at25dfx_chip_write_buffer+0x142>
	port_pin_set_output_level(chip->cs_pin, false);
    da08:	796a      	ldrb	r2, [r5, #5]
	if (port_index < PORT_INST_NUM) {
    da0a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    da0c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    da0e:	2900      	cmp	r1, #0
    da10:	d104      	bne.n	da1c <at25dfx_chip_write_buffer+0x15c>
		return &(ports[port_index]->Group[group_index]);
    da12:	0953      	lsrs	r3, r2, #5
    da14:	01db      	lsls	r3, r3, #7
    da16:	4964      	ldr	r1, [pc, #400]	; (dba8 <at25dfx_chip_write_buffer+0x2e8>)
    da18:	468c      	mov	ip, r1
    da1a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    da1c:	211f      	movs	r1, #31
    da1e:	4011      	ands	r1, r2
    da20:	2201      	movs	r2, #1
    da22:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    da24:	615a      	str	r2, [r3, #20]
	SercomSpi *const spi_module = &(module->hw->SPI);
    da26:	682b      	ldr	r3, [r5, #0]
    da28:	681b      	ldr	r3, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    da2a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    da2c:	07d2      	lsls	r2, r2, #31
    da2e:	d501      	bpl.n	da34 <at25dfx_chip_write_buffer+0x174>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    da30:	2205      	movs	r2, #5
    da32:	629a      	str	r2, [r3, #40]	; 0x28

	_at25dfx_chip_select(chip);
	status = spi_write(chip->spi, AT25DFX_COMMAND_READ_STATUS);
	Assert(status == STATUS_OK);

	while (!spi_is_ready_to_read(chip->spi)) {
    da34:	6828      	ldr	r0, [r5, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    da36:	6802      	ldr	r2, [r0, #0]
    da38:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    da3a:	7e13      	ldrb	r3, [r2, #24]
    da3c:	420b      	tst	r3, r1
    da3e:	d0fc      	beq.n	da3a <at25dfx_chip_write_buffer+0x17a>
    da40:	7e13      	ldrb	r3, [r2, #24]
	uint16_t status_reg = 0;
    da42:	2400      	movs	r4, #0
	if (!spi_is_ready_to_read(module)) {
    da44:	075b      	lsls	r3, r3, #29
    da46:	d509      	bpl.n	da5c <at25dfx_chip_write_buffer+0x19c>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    da48:	8b53      	ldrh	r3, [r2, #26]
    da4a:	075b      	lsls	r3, r3, #29
    da4c:	d501      	bpl.n	da52 <at25dfx_chip_write_buffer+0x192>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    da4e:	2304      	movs	r3, #4
    da50:	8353      	strh	r3, [r2, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    da52:	7983      	ldrb	r3, [r0, #6]
    da54:	2b01      	cmp	r3, #1
    da56:	d00e      	beq.n	da76 <at25dfx_chip_write_buffer+0x1b6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    da58:	6a94      	ldr	r4, [r2, #40]	; 0x28
    da5a:	b2e4      	uxtb	r4, r4

	// Keep reading until busy flag clears
	// TODO: Add some timeout functionality here!
	do {
		// Do dummy writes to read out status
		while (!spi_is_ready_to_write(chip->spi)) {
    da5c:	2101      	movs	r1, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    da5e:	2300      	movs	r3, #0
    da60:	4698      	mov	r8, r3
		}
		status = spi_write(chip->spi, 0);
		Assert(status == STATUS_OK);

		while (!spi_is_ready_to_read(chip->spi)) {
    da62:	2004      	movs	r0, #4
    da64:	46b4      	mov	ip, r6
    da66:	002e      	movs	r6, r5
    da68:	e010      	b.n	da8c <at25dfx_chip_write_buffer+0x1cc>
		status = spi_write_buffer_wait(chip->spi, cmd.data.tx, cmd.length);
    da6a:	4652      	mov	r2, sl
    da6c:	9901      	ldr	r1, [sp, #4]
    da6e:	6828      	ldr	r0, [r5, #0]
    da70:	4b4e      	ldr	r3, [pc, #312]	; (dbac <at25dfx_chip_write_buffer+0x2ec>)
    da72:	4798      	blx	r3
    da74:	e7b3      	b.n	d9de <at25dfx_chip_write_buffer+0x11e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    da76:	6a93      	ldr	r3, [r2, #40]	; 0x28
    da78:	05db      	lsls	r3, r3, #23
    da7a:	0ddc      	lsrs	r4, r3, #23
    da7c:	e7ee      	b.n	da5c <at25dfx_chip_write_buffer+0x19c>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    da7e:	79ab      	ldrb	r3, [r5, #6]
    da80:	2b01      	cmp	r3, #1
    da82:	d01a      	beq.n	daba <at25dfx_chip_write_buffer+0x1fa>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    da84:	6a94      	ldr	r4, [r2, #40]	; 0x28
    da86:	b2e4      	uxtb	r4, r4
		}
		status = spi_read(chip->spi, &status_reg);
		Assert(status == STATUS_OK);
	} while (status_reg & AT25DFX_STATUS_BUSY);
    da88:	4221      	tst	r1, r4
    da8a:	d01a      	beq.n	dac2 <at25dfx_chip_write_buffer+0x202>
	SercomSpi *const spi_module = &(module->hw->SPI);
    da8c:	6833      	ldr	r3, [r6, #0]
    da8e:	681a      	ldr	r2, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    da90:	7e13      	ldrb	r3, [r2, #24]
		while (!spi_is_ready_to_write(chip->spi)) {
    da92:	420b      	tst	r3, r1
    da94:	d0fc      	beq.n	da90 <at25dfx_chip_write_buffer+0x1d0>
    da96:	7e13      	ldrb	r3, [r2, #24]
	if (!spi_is_ready_to_write(module)) {
    da98:	420b      	tst	r3, r1
    da9a:	d001      	beq.n	daa0 <at25dfx_chip_write_buffer+0x1e0>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    da9c:	4643      	mov	r3, r8
    da9e:	6293      	str	r3, [r2, #40]	; 0x28
		while (!spi_is_ready_to_read(chip->spi)) {
    daa0:	6835      	ldr	r5, [r6, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    daa2:	682a      	ldr	r2, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    daa4:	7e13      	ldrb	r3, [r2, #24]
    daa6:	4203      	tst	r3, r0
    daa8:	d0fc      	beq.n	daa4 <at25dfx_chip_write_buffer+0x1e4>
    daaa:	7e13      	ldrb	r3, [r2, #24]
	if (!spi_is_ready_to_read(module)) {
    daac:	4203      	tst	r3, r0
    daae:	d0eb      	beq.n	da88 <at25dfx_chip_write_buffer+0x1c8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    dab0:	8b53      	ldrh	r3, [r2, #26]
    dab2:	4203      	tst	r3, r0
    dab4:	d0e3      	beq.n	da7e <at25dfx_chip_write_buffer+0x1be>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    dab6:	8350      	strh	r0, [r2, #26]
    dab8:	e7e1      	b.n	da7e <at25dfx_chip_write_buffer+0x1be>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    daba:	6a94      	ldr	r4, [r2, #40]	; 0x28
    dabc:	05e4      	lsls	r4, r4, #23
    dabe:	0de4      	lsrs	r4, r4, #23
    dac0:	e7e2      	b.n	da88 <at25dfx_chip_write_buffer+0x1c8>
    dac2:	0035      	movs	r5, r6
    dac4:	4666      	mov	r6, ip
	port_pin_set_output_level(chip->cs_pin, true);
    dac6:	796a      	ldrb	r2, [r5, #5]
	if (port_index < PORT_INST_NUM) {
    dac8:	09d1      	lsrs	r1, r2, #7
		return NULL;
    daca:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    dacc:	2900      	cmp	r1, #0
    dace:	d104      	bne.n	dada <at25dfx_chip_write_buffer+0x21a>
		return &(ports[port_index]->Group[group_index]);
    dad0:	0953      	lsrs	r3, r2, #5
    dad2:	01db      	lsls	r3, r3, #7
    dad4:	4934      	ldr	r1, [pc, #208]	; (dba8 <at25dfx_chip_write_buffer+0x2e8>)
    dad6:	468c      	mov	ip, r1
    dad8:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    dada:	211f      	movs	r1, #31
    dadc:	4011      	ands	r1, r2
    dade:	2201      	movs	r2, #1
    dae0:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    dae2:	619a      	str	r2, [r3, #24]

	_at25dfx_chip_deselect(chip);

	// Return final status
	if (status_reg & AT25DFX_STATUS_ERROR) {
		return STATUS_ERR_IO;
    dae4:	2010      	movs	r0, #16
	if (status_reg & AT25DFX_STATUS_ERROR) {
    dae6:	06a3      	lsls	r3, r4, #26
    dae8:	d44f      	bmi.n	db8a <at25dfx_chip_write_buffer+0x2ca>
	length -= cmd.length;
    daea:	4653      	mov	r3, sl
    daec:	1aff      	subs	r7, r7, r3
    daee:	b2bb      	uxth	r3, r7
    daf0:	0019      	movs	r1, r3
	while (length && (status == STATUS_OK)) {
    daf2:	9a01      	ldr	r2, [sp, #4]
    daf4:	4691      	mov	r9, r2
	}
	return STATUS_OK;
    daf6:	2000      	movs	r0, #0
    daf8:	2b00      	cmp	r3, #0
    dafa:	d046      	beq.n	db8a <at25dfx_chip_write_buffer+0x2ca>
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    dafc:	231f      	movs	r3, #31
    dafe:	469b      	mov	fp, r3
    db00:	2401      	movs	r4, #1
	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    db02:	4b2a      	ldr	r3, [pc, #168]	; (dbac <at25dfx_chip_write_buffer+0x2ec>)
    db04:	4698      	mov	r8, r3
    db06:	4653      	mov	r3, sl
    db08:	9301      	str	r3, [sp, #4]
    db0a:	468a      	mov	sl, r1
    db0c:	e058      	b.n	dbc0 <at25dfx_chip_write_buffer+0x300>
		status = spi_write_buffer_wait(chip->spi, cmd.data.tx, cmd.length);
    db0e:	001a      	movs	r2, r3
    db10:	4649      	mov	r1, r9
    db12:	6828      	ldr	r0, [r5, #0]
    db14:	4b25      	ldr	r3, [pc, #148]	; (dbac <at25dfx_chip_write_buffer+0x2ec>)
    db16:	4798      	blx	r3
    db18:	e0a4      	b.n	dc64 <at25dfx_chip_write_buffer+0x3a4>
    db1a:	6a90      	ldr	r0, [r2, #40]	; 0x28
    db1c:	05c0      	lsls	r0, r0, #23
    db1e:	0dc0      	lsrs	r0, r0, #23
    db20:	e0e1      	b.n	dce6 <at25dfx_chip_write_buffer+0x426>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    db22:	79bb      	ldrb	r3, [r7, #6]
    db24:	2b01      	cmp	r3, #1
    db26:	d01a      	beq.n	db5e <at25dfx_chip_write_buffer+0x29e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    db28:	6a90      	ldr	r0, [r2, #40]	; 0x28
    db2a:	b2c0      	uxtb	r0, r0
	} while (status_reg & AT25DFX_STATUS_BUSY);
    db2c:	4204      	tst	r4, r0
    db2e:	d01a      	beq.n	db66 <at25dfx_chip_write_buffer+0x2a6>
	SercomSpi *const spi_module = &(module->hw->SPI);
    db30:	682b      	ldr	r3, [r5, #0]
    db32:	681a      	ldr	r2, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    db34:	7e13      	ldrb	r3, [r2, #24]
		while (!spi_is_ready_to_write(chip->spi)) {
    db36:	4223      	tst	r3, r4
    db38:	d0fc      	beq.n	db34 <at25dfx_chip_write_buffer+0x274>
    db3a:	7e13      	ldrb	r3, [r2, #24]
	if (!spi_is_ready_to_write(module)) {
    db3c:	4223      	tst	r3, r4
    db3e:	d001      	beq.n	db44 <at25dfx_chip_write_buffer+0x284>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    db40:	2300      	movs	r3, #0
    db42:	6293      	str	r3, [r2, #40]	; 0x28
		while (!spi_is_ready_to_read(chip->spi)) {
    db44:	682f      	ldr	r7, [r5, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    db46:	683a      	ldr	r2, [r7, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    db48:	7e13      	ldrb	r3, [r2, #24]
    db4a:	420b      	tst	r3, r1
    db4c:	d0fc      	beq.n	db48 <at25dfx_chip_write_buffer+0x288>
    db4e:	7e13      	ldrb	r3, [r2, #24]
	if (!spi_is_ready_to_read(module)) {
    db50:	420b      	tst	r3, r1
    db52:	d0eb      	beq.n	db2c <at25dfx_chip_write_buffer+0x26c>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    db54:	8b53      	ldrh	r3, [r2, #26]
    db56:	420b      	tst	r3, r1
    db58:	d0e3      	beq.n	db22 <at25dfx_chip_write_buffer+0x262>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    db5a:	8351      	strh	r1, [r2, #26]
    db5c:	e7e1      	b.n	db22 <at25dfx_chip_write_buffer+0x262>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    db5e:	6a90      	ldr	r0, [r2, #40]	; 0x28
    db60:	05c0      	lsls	r0, r0, #23
    db62:	0dc0      	lsrs	r0, r0, #23
    db64:	e7e2      	b.n	db2c <at25dfx_chip_write_buffer+0x26c>
	port_pin_set_output_level(chip->cs_pin, true);
    db66:	796b      	ldrb	r3, [r5, #5]
	if (port_index < PORT_INST_NUM) {
    db68:	09d9      	lsrs	r1, r3, #7
		return NULL;
    db6a:	2200      	movs	r2, #0
	if (port_index < PORT_INST_NUM) {
    db6c:	2900      	cmp	r1, #0
    db6e:	d104      	bne.n	db7a <at25dfx_chip_write_buffer+0x2ba>
		return &(ports[port_index]->Group[group_index]);
    db70:	095a      	lsrs	r2, r3, #5
    db72:	01d2      	lsls	r2, r2, #7
    db74:	490c      	ldr	r1, [pc, #48]	; (dba8 <at25dfx_chip_write_buffer+0x2e8>)
    db76:	468c      	mov	ip, r1
    db78:	4462      	add	r2, ip
    db7a:	4659      	mov	r1, fp
    db7c:	400b      	ands	r3, r1
    db7e:	0021      	movs	r1, r4
    db80:	4099      	lsls	r1, r3
		port_base->OUTSET.reg = pin_mask;
    db82:	6191      	str	r1, [r2, #24]
	if (status_reg & AT25DFX_STATUS_ERROR) {
    db84:	0683      	lsls	r3, r0, #26
    db86:	d513      	bpl.n	dbb0 <at25dfx_chip_write_buffer+0x2f0>
		return STATUS_ERR_IO;
    db88:	2010      	movs	r0, #16
	_at25dfx_spi_unlock(chip->spi);
    db8a:	682b      	ldr	r3, [r5, #0]
	module->locked = false;
    db8c:	2200      	movs	r2, #0
    db8e:	711a      	strb	r2, [r3, #4]
	return status;
    db90:	e6c2      	b.n	d918 <at25dfx_chip_write_buffer+0x58>
    db92:	4b04      	ldr	r3, [pc, #16]	; (dba4 <at25dfx_chip_write_buffer+0x2e4>)
    db94:	4798      	blx	r3
		return status;
    db96:	2005      	movs	r0, #5
    db98:	e6be      	b.n	d918 <at25dfx_chip_write_buffer+0x58>
    db9a:	46c0      	nop			; (mov r8, r8)
    db9c:	00016340 	.word	0x00016340
    dba0:	0000d61d 	.word	0x0000d61d
    dba4:	0000d65d 	.word	0x0000d65d
    dba8:	41004400 	.word	0x41004400
    dbac:	0000ecad 	.word	0x0000ecad
		length -= cmd.length;
    dbb0:	4653      	mov	r3, sl
    dbb2:	9a01      	ldr	r2, [sp, #4]
    dbb4:	1a9b      	subs	r3, r3, r2
    dbb6:	b29b      	uxth	r3, r3
    dbb8:	469a      	mov	sl, r3
	while (length && (status == STATUS_OK)) {
    dbba:	2b00      	cmp	r3, #0
    dbbc:	d100      	bne.n	dbc0 <at25dfx_chip_write_buffer+0x300>
    dbbe:	e094      	b.n	dcea <at25dfx_chip_write_buffer+0x42a>
	cmd_buffer[0] = cmd.opcode;
    dbc0:	ab02      	add	r3, sp, #8
    dbc2:	2206      	movs	r2, #6
    dbc4:	701a      	strb	r2, [r3, #0]
	port_pin_set_output_level(chip->cs_pin, false);
    dbc6:	796b      	ldrb	r3, [r5, #5]
	if (port_index < PORT_INST_NUM) {
    dbc8:	09d9      	lsrs	r1, r3, #7
		return NULL;
    dbca:	2200      	movs	r2, #0
	if (port_index < PORT_INST_NUM) {
    dbcc:	2900      	cmp	r1, #0
    dbce:	d104      	bne.n	dbda <at25dfx_chip_write_buffer+0x31a>
		return &(ports[port_index]->Group[group_index]);
    dbd0:	095a      	lsrs	r2, r3, #5
    dbd2:	01d2      	lsls	r2, r2, #7
    dbd4:	4946      	ldr	r1, [pc, #280]	; (dcf0 <at25dfx_chip_write_buffer+0x430>)
    dbd6:	468c      	mov	ip, r1
    dbd8:	4462      	add	r2, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    dbda:	4659      	mov	r1, fp
    dbdc:	400b      	ands	r3, r1
    dbde:	0021      	movs	r1, r4
    dbe0:	4099      	lsls	r1, r3
		port_base->OUTCLR.reg = pin_mask;
    dbe2:	6151      	str	r1, [r2, #20]
	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    dbe4:	0022      	movs	r2, r4
    dbe6:	a902      	add	r1, sp, #8
    dbe8:	6828      	ldr	r0, [r5, #0]
    dbea:	47c0      	blx	r8
	port_pin_set_output_level(chip->cs_pin, true);
    dbec:	796b      	ldrb	r3, [r5, #5]
	if (port_index < PORT_INST_NUM) {
    dbee:	09d9      	lsrs	r1, r3, #7
		return NULL;
    dbf0:	2200      	movs	r2, #0
	if (port_index < PORT_INST_NUM) {
    dbf2:	2900      	cmp	r1, #0
    dbf4:	d104      	bne.n	dc00 <at25dfx_chip_write_buffer+0x340>
		return &(ports[port_index]->Group[group_index]);
    dbf6:	095a      	lsrs	r2, r3, #5
    dbf8:	01d2      	lsls	r2, r2, #7
    dbfa:	493d      	ldr	r1, [pc, #244]	; (dcf0 <at25dfx_chip_write_buffer+0x430>)
    dbfc:	468c      	mov	ip, r1
    dbfe:	4462      	add	r2, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    dc00:	4659      	mov	r1, fp
    dc02:	400b      	ands	r3, r1
    dc04:	0021      	movs	r1, r4
    dc06:	4099      	lsls	r1, r3
		port_base->OUTSET.reg = pin_mask;
    dc08:	6191      	str	r1, [r2, #24]
		cmd.address += cmd.length;
    dc0a:	9a01      	ldr	r2, [sp, #4]
    dc0c:	4694      	mov	ip, r2
    dc0e:	4466      	add	r6, ip
		cmd.data.tx += cmd.length;
    dc10:	44e1      	add	r9, ip
		cmd.length = min(AT25DFX_PAGE_SIZE, length);
    dc12:	4657      	mov	r7, sl
    dc14:	2380      	movs	r3, #128	; 0x80
    dc16:	005b      	lsls	r3, r3, #1
    dc18:	459a      	cmp	sl, r3
    dc1a:	d901      	bls.n	dc20 <at25dfx_chip_write_buffer+0x360>
    dc1c:	4b35      	ldr	r3, [pc, #212]	; (dcf4 <at25dfx_chip_write_buffer+0x434>)
    dc1e:	881f      	ldrh	r7, [r3, #0]
    dc20:	b2bb      	uxth	r3, r7
    dc22:	9301      	str	r3, [sp, #4]
	cmd_buffer[0] = cmd.opcode;
    dc24:	2302      	movs	r3, #2
    dc26:	aa02      	add	r2, sp, #8
    dc28:	7013      	strb	r3, [r2, #0]
		cmd_buffer[3] = cmd.address & 0xff;
    dc2a:	70d6      	strb	r6, [r2, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
    dc2c:	0a33      	lsrs	r3, r6, #8
    dc2e:	7093      	strb	r3, [r2, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
    dc30:	0c33      	lsrs	r3, r6, #16
    dc32:	7053      	strb	r3, [r2, #1]
	port_pin_set_output_level(chip->cs_pin, false);
    dc34:	796b      	ldrb	r3, [r5, #5]
	if (port_index < PORT_INST_NUM) {
    dc36:	09d9      	lsrs	r1, r3, #7
		return NULL;
    dc38:	2200      	movs	r2, #0
	if (port_index < PORT_INST_NUM) {
    dc3a:	2900      	cmp	r1, #0
    dc3c:	d104      	bne.n	dc48 <at25dfx_chip_write_buffer+0x388>
		return &(ports[port_index]->Group[group_index]);
    dc3e:	095a      	lsrs	r2, r3, #5
    dc40:	01d2      	lsls	r2, r2, #7
    dc42:	492b      	ldr	r1, [pc, #172]	; (dcf0 <at25dfx_chip_write_buffer+0x430>)
    dc44:	468c      	mov	ip, r1
    dc46:	4462      	add	r2, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    dc48:	4659      	mov	r1, fp
    dc4a:	400b      	ands	r3, r1
    dc4c:	0021      	movs	r1, r4
    dc4e:	4099      	lsls	r1, r3
		port_base->OUTCLR.reg = pin_mask;
    dc50:	6151      	str	r1, [r2, #20]
	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    dc52:	2204      	movs	r2, #4
    dc54:	a902      	add	r1, sp, #8
    dc56:	6828      	ldr	r0, [r5, #0]
    dc58:	4b27      	ldr	r3, [pc, #156]	; (dcf8 <at25dfx_chip_write_buffer+0x438>)
    dc5a:	4798      	blx	r3
	if (cmd.length) {
    dc5c:	9b01      	ldr	r3, [sp, #4]
    dc5e:	2b00      	cmp	r3, #0
    dc60:	d000      	beq.n	dc64 <at25dfx_chip_write_buffer+0x3a4>
    dc62:	e754      	b.n	db0e <at25dfx_chip_write_buffer+0x24e>
	port_pin_set_output_level(chip->cs_pin, true);
    dc64:	796b      	ldrb	r3, [r5, #5]
	if (port_index < PORT_INST_NUM) {
    dc66:	09d9      	lsrs	r1, r3, #7
		return NULL;
    dc68:	2200      	movs	r2, #0
	if (port_index < PORT_INST_NUM) {
    dc6a:	2900      	cmp	r1, #0
    dc6c:	d104      	bne.n	dc78 <at25dfx_chip_write_buffer+0x3b8>
		return &(ports[port_index]->Group[group_index]);
    dc6e:	095a      	lsrs	r2, r3, #5
    dc70:	01d2      	lsls	r2, r2, #7
    dc72:	491f      	ldr	r1, [pc, #124]	; (dcf0 <at25dfx_chip_write_buffer+0x430>)
    dc74:	468c      	mov	ip, r1
    dc76:	4462      	add	r2, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    dc78:	4659      	mov	r1, fp
    dc7a:	400b      	ands	r3, r1
    dc7c:	0021      	movs	r1, r4
    dc7e:	4099      	lsls	r1, r3
		port_base->OUTSET.reg = pin_mask;
    dc80:	6191      	str	r1, [r2, #24]
	SercomSpi *const spi_module = &(module->hw->SPI);
    dc82:	682b      	ldr	r3, [r5, #0]
    dc84:	681a      	ldr	r2, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    dc86:	7e13      	ldrb	r3, [r2, #24]
	while (!spi_is_ready_to_write(chip->spi)) {
    dc88:	4223      	tst	r3, r4
    dc8a:	d0fc      	beq.n	dc86 <at25dfx_chip_write_buffer+0x3c6>
	port_pin_set_output_level(chip->cs_pin, false);
    dc8c:	796b      	ldrb	r3, [r5, #5]
	if (port_index < PORT_INST_NUM) {
    dc8e:	09d9      	lsrs	r1, r3, #7
		return NULL;
    dc90:	2200      	movs	r2, #0
	if (port_index < PORT_INST_NUM) {
    dc92:	2900      	cmp	r1, #0
    dc94:	d104      	bne.n	dca0 <at25dfx_chip_write_buffer+0x3e0>
		return &(ports[port_index]->Group[group_index]);
    dc96:	095a      	lsrs	r2, r3, #5
    dc98:	01d2      	lsls	r2, r2, #7
    dc9a:	4915      	ldr	r1, [pc, #84]	; (dcf0 <at25dfx_chip_write_buffer+0x430>)
    dc9c:	468c      	mov	ip, r1
    dc9e:	4462      	add	r2, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    dca0:	4659      	mov	r1, fp
    dca2:	400b      	ands	r3, r1
    dca4:	0021      	movs	r1, r4
    dca6:	4099      	lsls	r1, r3
		port_base->OUTCLR.reg = pin_mask;
    dca8:	6151      	str	r1, [r2, #20]
	SercomSpi *const spi_module = &(module->hw->SPI);
    dcaa:	682b      	ldr	r3, [r5, #0]
    dcac:	681b      	ldr	r3, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    dcae:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    dcb0:	4222      	tst	r2, r4
    dcb2:	d001      	beq.n	dcb8 <at25dfx_chip_write_buffer+0x3f8>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    dcb4:	2205      	movs	r2, #5
    dcb6:	629a      	str	r2, [r3, #40]	; 0x28
	while (!spi_is_ready_to_read(chip->spi)) {
    dcb8:	682b      	ldr	r3, [r5, #0]
    dcba:	469c      	mov	ip, r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    dcbc:	681a      	ldr	r2, [r3, #0]
    dcbe:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    dcc0:	7e13      	ldrb	r3, [r2, #24]
    dcc2:	420b      	tst	r3, r1
    dcc4:	d0fc      	beq.n	dcc0 <at25dfx_chip_write_buffer+0x400>
    dcc6:	7e13      	ldrb	r3, [r2, #24]
	uint16_t status_reg = 0;
    dcc8:	2000      	movs	r0, #0
	if (!spi_is_ready_to_read(module)) {
    dcca:	075b      	lsls	r3, r3, #29
    dccc:	d50b      	bpl.n	dce6 <at25dfx_chip_write_buffer+0x426>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    dcce:	8b53      	ldrh	r3, [r2, #26]
    dcd0:	075b      	lsls	r3, r3, #29
    dcd2:	d501      	bpl.n	dcd8 <at25dfx_chip_write_buffer+0x418>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    dcd4:	2304      	movs	r3, #4
    dcd6:	8353      	strh	r3, [r2, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    dcd8:	4663      	mov	r3, ip
    dcda:	799b      	ldrb	r3, [r3, #6]
    dcdc:	2b01      	cmp	r3, #1
    dcde:	d100      	bne.n	dce2 <at25dfx_chip_write_buffer+0x422>
    dce0:	e71b      	b.n	db1a <at25dfx_chip_write_buffer+0x25a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    dce2:	6a90      	ldr	r0, [r2, #40]	; 0x28
    dce4:	b2c0      	uxtb	r0, r0
		while (!spi_is_ready_to_read(chip->spi)) {
    dce6:	2104      	movs	r1, #4
    dce8:	e722      	b.n	db30 <at25dfx_chip_write_buffer+0x270>
	return STATUS_OK;
    dcea:	2000      	movs	r0, #0
    dcec:	e74d      	b.n	db8a <at25dfx_chip_write_buffer+0x2ca>
    dcee:	46c0      	nop			; (mov r8, r8)
    dcf0:	41004400 	.word	0x41004400
    dcf4:	0001633c 	.word	0x0001633c
    dcf8:	0000ecad 	.word	0x0000ecad

0000dcfc <at25dfx_chip_erase_block>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address is out of bounds.
 */
enum status_code at25dfx_chip_erase_block(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, enum at25dfx_block_size block_size)
{
    dcfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    dcfe:	b083      	sub	sp, #12
    dd00:	0004      	movs	r4, r0
    dd02:	000e      	movs	r6, r1
    dd04:	0015      	movs	r5, r2
	switch (type) {
    dd06:	7903      	ldrb	r3, [r0, #4]
    dd08:	2b09      	cmp	r3, #9
    dd0a:	d900      	bls.n	dd0e <at25dfx_chip_erase_block+0x12>
    dd0c:	e0f2      	b.n	def4 <at25dfx_chip_erase_block+0x1f8>
    dd0e:	009b      	lsls	r3, r3, #2
    dd10:	4a7b      	ldr	r2, [pc, #492]	; (df00 <at25dfx_chip_erase_block+0x204>)
    dd12:	58d3      	ldr	r3, [r2, r3]
    dd14:	469f      	mov	pc, r3
		return 256 * 1024UL;
    dd16:	2380      	movs	r3, #128	; 0x80
    dd18:	02db      	lsls	r3, r3, #11
    dd1a:	e010      	b.n	dd3e <at25dfx_chip_erase_block+0x42>
		return 512 * 1024UL;
    dd1c:	2380      	movs	r3, #128	; 0x80
    dd1e:	031b      	lsls	r3, r3, #12
    dd20:	e00d      	b.n	dd3e <at25dfx_chip_erase_block+0x42>
		return 1024 * 1024UL;
    dd22:	2380      	movs	r3, #128	; 0x80
    dd24:	035b      	lsls	r3, r3, #13
    dd26:	e00a      	b.n	dd3e <at25dfx_chip_erase_block+0x42>
		return 2048 * 1024UL;
    dd28:	2380      	movs	r3, #128	; 0x80
    dd2a:	039b      	lsls	r3, r3, #14
    dd2c:	e007      	b.n	dd3e <at25dfx_chip_erase_block+0x42>
		return 4096 * 1024UL;
    dd2e:	2380      	movs	r3, #128	; 0x80
    dd30:	03db      	lsls	r3, r3, #15
    dd32:	e004      	b.n	dd3e <at25dfx_chip_erase_block+0x42>
		return 8192 * 1024UL;
    dd34:	2380      	movs	r3, #128	; 0x80
    dd36:	041b      	lsls	r3, r3, #16
    dd38:	e001      	b.n	dd3e <at25dfx_chip_erase_block+0x42>
		return 64 * 1024UL;
    dd3a:	2380      	movs	r3, #128	; 0x80
    dd3c:	025b      	lsls	r3, r3, #9
	struct at25dfx_command cmd;

	Assert(chip);

	if (address >= _at25dfx_get_device_size(chip->type)) {
		return STATUS_ERR_INVALID_ARG;
    dd3e:	2017      	movs	r0, #23
	if (address >= _at25dfx_get_device_size(chip->type)) {
    dd40:	42b3      	cmp	r3, r6
    dd42:	d801      	bhi.n	dd48 <at25dfx_chip_erase_block+0x4c>
	status = _at25dfx_chip_get_nonbusy_status(chip);

	_at25dfx_spi_unlock(chip->spi);

	return status;
}
    dd44:	b003      	add	sp, #12
    dd46:	bdf0      	pop	{r4, r5, r6, r7, pc}
	status = _at25dfx_spi_lock(chip->spi);
    dd48:	6827      	ldr	r7, [r4, #0]
	cpu_irq_enter_critical();
    dd4a:	4b6e      	ldr	r3, [pc, #440]	; (df04 <at25dfx_chip_erase_block+0x208>)
    dd4c:	4798      	blx	r3
	if (module->locked) {
    dd4e:	793b      	ldrb	r3, [r7, #4]
    dd50:	2b00      	cmp	r3, #0
    dd52:	d000      	beq.n	dd56 <at25dfx_chip_erase_block+0x5a>
    dd54:	e0d0      	b.n	def8 <at25dfx_chip_erase_block+0x1fc>
		module->locked = true;
    dd56:	3301      	adds	r3, #1
    dd58:	713b      	strb	r3, [r7, #4]
	cpu_irq_leave_critical();
    dd5a:	4b6b      	ldr	r3, [pc, #428]	; (df08 <at25dfx_chip_erase_block+0x20c>)
    dd5c:	4798      	blx	r3
	cmd_buffer[0] = cmd.opcode;
    dd5e:	2306      	movs	r3, #6
    dd60:	466a      	mov	r2, sp
    dd62:	7013      	strb	r3, [r2, #0]
	port_pin_set_output_level(chip->cs_pin, false);
    dd64:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    dd66:	09d1      	lsrs	r1, r2, #7
		return NULL;
    dd68:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    dd6a:	2900      	cmp	r1, #0
    dd6c:	d104      	bne.n	dd78 <at25dfx_chip_erase_block+0x7c>
		return &(ports[port_index]->Group[group_index]);
    dd6e:	0953      	lsrs	r3, r2, #5
    dd70:	01db      	lsls	r3, r3, #7
    dd72:	4966      	ldr	r1, [pc, #408]	; (df0c <at25dfx_chip_erase_block+0x210>)
    dd74:	468c      	mov	ip, r1
    dd76:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    dd78:	211f      	movs	r1, #31
    dd7a:	4011      	ands	r1, r2
    dd7c:	2201      	movs	r2, #1
    dd7e:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    dd80:	615a      	str	r2, [r3, #20]
	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    dd82:	2201      	movs	r2, #1
    dd84:	4669      	mov	r1, sp
    dd86:	6820      	ldr	r0, [r4, #0]
    dd88:	4b61      	ldr	r3, [pc, #388]	; (df10 <at25dfx_chip_erase_block+0x214>)
    dd8a:	4798      	blx	r3
	port_pin_set_output_level(chip->cs_pin, true);
    dd8c:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    dd8e:	09d1      	lsrs	r1, r2, #7
		return NULL;
    dd90:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    dd92:	2900      	cmp	r1, #0
    dd94:	d104      	bne.n	dda0 <at25dfx_chip_erase_block+0xa4>
		return &(ports[port_index]->Group[group_index]);
    dd96:	0953      	lsrs	r3, r2, #5
    dd98:	01db      	lsls	r3, r3, #7
    dd9a:	495c      	ldr	r1, [pc, #368]	; (df0c <at25dfx_chip_erase_block+0x210>)
    dd9c:	468c      	mov	ip, r1
    dd9e:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    dda0:	211f      	movs	r1, #31
    dda2:	4011      	ands	r1, r2
    dda4:	2201      	movs	r2, #1
    dda6:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    dda8:	619a      	str	r2, [r3, #24]
	switch (block_size) {
    ddaa:	2d01      	cmp	r5, #1
    ddac:	d006      	beq.n	ddbc <at25dfx_chip_erase_block+0xc0>
    ddae:	2d00      	cmp	r5, #0
    ddb0:	d063      	beq.n	de7a <at25dfx_chip_erase_block+0x17e>
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_64KB;
    ddb2:	23d8      	movs	r3, #216	; 0xd8
	switch (block_size) {
    ddb4:	2d02      	cmp	r5, #2
    ddb6:	d002      	beq.n	ddbe <at25dfx_chip_erase_block+0xc2>
		cmd.opcode = (enum at25dfx_command_opcode)0;
    ddb8:	2300      	movs	r3, #0
    ddba:	e000      	b.n	ddbe <at25dfx_chip_erase_block+0xc2>
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_32KB;
    ddbc:	2352      	movs	r3, #82	; 0x52
	cmd_buffer[0] = cmd.opcode;
    ddbe:	466a      	mov	r2, sp
    ddc0:	7013      	strb	r3, [r2, #0]
		cmd_buffer[3] = cmd.address & 0xff;
    ddc2:	70d6      	strb	r6, [r2, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
    ddc4:	0a33      	lsrs	r3, r6, #8
    ddc6:	7093      	strb	r3, [r2, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
    ddc8:	0c36      	lsrs	r6, r6, #16
    ddca:	7056      	strb	r6, [r2, #1]
	port_pin_set_output_level(chip->cs_pin, false);
    ddcc:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    ddce:	09d1      	lsrs	r1, r2, #7
		return NULL;
    ddd0:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    ddd2:	2900      	cmp	r1, #0
    ddd4:	d104      	bne.n	dde0 <at25dfx_chip_erase_block+0xe4>
		return &(ports[port_index]->Group[group_index]);
    ddd6:	0953      	lsrs	r3, r2, #5
    ddd8:	01db      	lsls	r3, r3, #7
    ddda:	494c      	ldr	r1, [pc, #304]	; (df0c <at25dfx_chip_erase_block+0x210>)
    dddc:	468c      	mov	ip, r1
    ddde:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    dde0:	211f      	movs	r1, #31
    dde2:	4011      	ands	r1, r2
    dde4:	2201      	movs	r2, #1
    dde6:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    dde8:	615a      	str	r2, [r3, #20]
	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    ddea:	2204      	movs	r2, #4
    ddec:	4669      	mov	r1, sp
    ddee:	6820      	ldr	r0, [r4, #0]
    ddf0:	4b47      	ldr	r3, [pc, #284]	; (df10 <at25dfx_chip_erase_block+0x214>)
    ddf2:	4798      	blx	r3
	port_pin_set_output_level(chip->cs_pin, true);
    ddf4:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    ddf6:	09d1      	lsrs	r1, r2, #7
		return NULL;
    ddf8:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    ddfa:	2900      	cmp	r1, #0
    ddfc:	d104      	bne.n	de08 <at25dfx_chip_erase_block+0x10c>
		return &(ports[port_index]->Group[group_index]);
    ddfe:	0953      	lsrs	r3, r2, #5
    de00:	01db      	lsls	r3, r3, #7
    de02:	4942      	ldr	r1, [pc, #264]	; (df0c <at25dfx_chip_erase_block+0x210>)
    de04:	468c      	mov	ip, r1
    de06:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    de08:	211f      	movs	r1, #31
    de0a:	4011      	ands	r1, r2
    de0c:	2201      	movs	r2, #1
    de0e:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    de10:	619a      	str	r2, [r3, #24]
	SercomSpi *const spi_module = &(module->hw->SPI);
    de12:	6823      	ldr	r3, [r4, #0]
    de14:	6819      	ldr	r1, [r3, #0]
	while (!spi_is_ready_to_write(chip->spi)) {
    de16:	2201      	movs	r2, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    de18:	7e0b      	ldrb	r3, [r1, #24]
    de1a:	4213      	tst	r3, r2
    de1c:	d0fc      	beq.n	de18 <at25dfx_chip_erase_block+0x11c>
	port_pin_set_output_level(chip->cs_pin, false);
    de1e:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    de20:	09d1      	lsrs	r1, r2, #7
		return NULL;
    de22:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    de24:	2900      	cmp	r1, #0
    de26:	d104      	bne.n	de32 <at25dfx_chip_erase_block+0x136>
		return &(ports[port_index]->Group[group_index]);
    de28:	0953      	lsrs	r3, r2, #5
    de2a:	01db      	lsls	r3, r3, #7
    de2c:	4937      	ldr	r1, [pc, #220]	; (df0c <at25dfx_chip_erase_block+0x210>)
    de2e:	468c      	mov	ip, r1
    de30:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    de32:	211f      	movs	r1, #31
    de34:	4011      	ands	r1, r2
    de36:	2201      	movs	r2, #1
    de38:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    de3a:	615a      	str	r2, [r3, #20]
	SercomSpi *const spi_module = &(module->hw->SPI);
    de3c:	6823      	ldr	r3, [r4, #0]
    de3e:	681b      	ldr	r3, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    de40:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    de42:	07d2      	lsls	r2, r2, #31
    de44:	d501      	bpl.n	de4a <at25dfx_chip_erase_block+0x14e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    de46:	2205      	movs	r2, #5
    de48:	629a      	str	r2, [r3, #40]	; 0x28
	while (!spi_is_ready_to_read(chip->spi)) {
    de4a:	6820      	ldr	r0, [r4, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    de4c:	6802      	ldr	r2, [r0, #0]
    de4e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    de50:	7e13      	ldrb	r3, [r2, #24]
    de52:	420b      	tst	r3, r1
    de54:	d0fc      	beq.n	de50 <at25dfx_chip_erase_block+0x154>
    de56:	7e13      	ldrb	r3, [r2, #24]
	uint16_t status_reg = 0;
    de58:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    de5a:	075b      	lsls	r3, r3, #29
    de5c:	d509      	bpl.n	de72 <at25dfx_chip_erase_block+0x176>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    de5e:	8b53      	ldrh	r3, [r2, #26]
    de60:	075b      	lsls	r3, r3, #29
    de62:	d501      	bpl.n	de68 <at25dfx_chip_erase_block+0x16c>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    de64:	2304      	movs	r3, #4
    de66:	8353      	strh	r3, [r2, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    de68:	7983      	ldrb	r3, [r0, #6]
    de6a:	2b01      	cmp	r3, #1
    de6c:	d007      	beq.n	de7e <at25dfx_chip_erase_block+0x182>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    de6e:	6a95      	ldr	r5, [r2, #40]	; 0x28
    de70:	b2ed      	uxtb	r5, r5
		while (!spi_is_ready_to_write(chip->spi)) {
    de72:	2101      	movs	r1, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    de74:	2700      	movs	r7, #0
		while (!spi_is_ready_to_read(chip->spi)) {
    de76:	2004      	movs	r0, #4
    de78:	e00c      	b.n	de94 <at25dfx_chip_erase_block+0x198>
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_4KB;
    de7a:	2320      	movs	r3, #32
    de7c:	e79f      	b.n	ddbe <at25dfx_chip_erase_block+0xc2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    de7e:	6a95      	ldr	r5, [r2, #40]	; 0x28
    de80:	05ed      	lsls	r5, r5, #23
    de82:	0ded      	lsrs	r5, r5, #23
    de84:	e7f5      	b.n	de72 <at25dfx_chip_erase_block+0x176>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    de86:	79b3      	ldrb	r3, [r6, #6]
    de88:	2b01      	cmp	r3, #1
    de8a:	d019      	beq.n	dec0 <at25dfx_chip_erase_block+0x1c4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    de8c:	6a95      	ldr	r5, [r2, #40]	; 0x28
    de8e:	b2ed      	uxtb	r5, r5
	} while (status_reg & AT25DFX_STATUS_BUSY);
    de90:	4229      	tst	r1, r5
    de92:	d019      	beq.n	dec8 <at25dfx_chip_erase_block+0x1cc>
	SercomSpi *const spi_module = &(module->hw->SPI);
    de94:	6823      	ldr	r3, [r4, #0]
    de96:	681a      	ldr	r2, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    de98:	7e13      	ldrb	r3, [r2, #24]
		while (!spi_is_ready_to_write(chip->spi)) {
    de9a:	420b      	tst	r3, r1
    de9c:	d0fc      	beq.n	de98 <at25dfx_chip_erase_block+0x19c>
    de9e:	7e13      	ldrb	r3, [r2, #24]
	if (!spi_is_ready_to_write(module)) {
    dea0:	420b      	tst	r3, r1
    dea2:	d000      	beq.n	dea6 <at25dfx_chip_erase_block+0x1aa>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    dea4:	6297      	str	r7, [r2, #40]	; 0x28
		while (!spi_is_ready_to_read(chip->spi)) {
    dea6:	6826      	ldr	r6, [r4, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    dea8:	6832      	ldr	r2, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    deaa:	7e13      	ldrb	r3, [r2, #24]
    deac:	4203      	tst	r3, r0
    deae:	d0fc      	beq.n	deaa <at25dfx_chip_erase_block+0x1ae>
    deb0:	7e13      	ldrb	r3, [r2, #24]
	if (!spi_is_ready_to_read(module)) {
    deb2:	4203      	tst	r3, r0
    deb4:	d0ec      	beq.n	de90 <at25dfx_chip_erase_block+0x194>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    deb6:	8b53      	ldrh	r3, [r2, #26]
    deb8:	4203      	tst	r3, r0
    deba:	d0e4      	beq.n	de86 <at25dfx_chip_erase_block+0x18a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    debc:	8350      	strh	r0, [r2, #26]
    debe:	e7e2      	b.n	de86 <at25dfx_chip_erase_block+0x18a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    dec0:	6a95      	ldr	r5, [r2, #40]	; 0x28
    dec2:	05ed      	lsls	r5, r5, #23
    dec4:	0ded      	lsrs	r5, r5, #23
    dec6:	e7e3      	b.n	de90 <at25dfx_chip_erase_block+0x194>
	port_pin_set_output_level(chip->cs_pin, true);
    dec8:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    deca:	09d1      	lsrs	r1, r2, #7
		return NULL;
    decc:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    dece:	2900      	cmp	r1, #0
    ded0:	d104      	bne.n	dedc <at25dfx_chip_erase_block+0x1e0>
		return &(ports[port_index]->Group[group_index]);
    ded2:	0953      	lsrs	r3, r2, #5
    ded4:	01db      	lsls	r3, r3, #7
    ded6:	490d      	ldr	r1, [pc, #52]	; (df0c <at25dfx_chip_erase_block+0x210>)
    ded8:	468c      	mov	ip, r1
    deda:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    dedc:	211f      	movs	r1, #31
    dede:	4011      	ands	r1, r2
    dee0:	2201      	movs	r2, #1
    dee2:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    dee4:	619a      	str	r2, [r3, #24]
	if (status_reg & AT25DFX_STATUS_ERROR) {
    dee6:	06a8      	lsls	r0, r5, #26
	return STATUS_OK;
    dee8:	0fc0      	lsrs	r0, r0, #31
    deea:	0100      	lsls	r0, r0, #4
	_at25dfx_spi_unlock(chip->spi);
    deec:	6823      	ldr	r3, [r4, #0]
	module->locked = false;
    deee:	2200      	movs	r2, #0
    def0:	711a      	strb	r2, [r3, #4]
	return status;
    def2:	e727      	b.n	dd44 <at25dfx_chip_erase_block+0x48>
		return STATUS_ERR_INVALID_ARG;
    def4:	2017      	movs	r0, #23
    def6:	e725      	b.n	dd44 <at25dfx_chip_erase_block+0x48>
    def8:	4b03      	ldr	r3, [pc, #12]	; (df08 <at25dfx_chip_erase_block+0x20c>)
    defa:	4798      	blx	r3
		return status;
    defc:	2005      	movs	r0, #5
    defe:	e721      	b.n	dd44 <at25dfx_chip_erase_block+0x48>
    df00:	00016368 	.word	0x00016368
    df04:	0000d61d 	.word	0x0000d61d
    df08:	0000d65d 	.word	0x0000d65d
    df0c:	41004400 	.word	0x41004400
    df10:	0000ecad 	.word	0x0000ecad

0000df14 <at25dfx_chip_set_global_sector_protect>:
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_set_global_sector_protect(
		struct at25dfx_chip_module *chip, bool protect)
{
    df14:	b570      	push	{r4, r5, r6, lr}
    df16:	b082      	sub	sp, #8
    df18:	0004      	movs	r4, r0
    df1a:	000d      	movs	r5, r1
	struct at25dfx_command cmd;
	uint8_t temp_data;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
    df1c:	6806      	ldr	r6, [r0, #0]
	cpu_irq_enter_critical();
    df1e:	4b35      	ldr	r3, [pc, #212]	; (dff4 <at25dfx_chip_set_global_sector_protect+0xe0>)
    df20:	4798      	blx	r3
	if (module->locked) {
    df22:	7933      	ldrb	r3, [r6, #4]
    df24:	2b00      	cmp	r3, #0
    df26:	d160      	bne.n	dfea <at25dfx_chip_set_global_sector_protect+0xd6>
		module->locked = true;
    df28:	3301      	adds	r3, #1
    df2a:	7133      	strb	r3, [r6, #4]
	cpu_irq_leave_critical();
    df2c:	4b32      	ldr	r3, [pc, #200]	; (dff8 <at25dfx_chip_set_global_sector_protect+0xe4>)
    df2e:	4798      	blx	r3
	cmd_buffer[0] = cmd.opcode;
    df30:	2306      	movs	r3, #6
    df32:	466a      	mov	r2, sp
    df34:	7013      	strb	r3, [r2, #0]
	port_pin_set_output_level(chip->cs_pin, false);
    df36:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    df38:	09d1      	lsrs	r1, r2, #7
		return NULL;
    df3a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    df3c:	2900      	cmp	r1, #0
    df3e:	d104      	bne.n	df4a <at25dfx_chip_set_global_sector_protect+0x36>
		return &(ports[port_index]->Group[group_index]);
    df40:	0953      	lsrs	r3, r2, #5
    df42:	01db      	lsls	r3, r3, #7
    df44:	492d      	ldr	r1, [pc, #180]	; (dffc <at25dfx_chip_set_global_sector_protect+0xe8>)
    df46:	468c      	mov	ip, r1
    df48:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    df4a:	211f      	movs	r1, #31
    df4c:	4011      	ands	r1, r2
    df4e:	2201      	movs	r2, #1
    df50:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    df52:	615a      	str	r2, [r3, #20]
	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    df54:	2201      	movs	r2, #1
    df56:	4669      	mov	r1, sp
    df58:	6820      	ldr	r0, [r4, #0]
    df5a:	4b29      	ldr	r3, [pc, #164]	; (e000 <at25dfx_chip_set_global_sector_protect+0xec>)
    df5c:	4798      	blx	r3
	port_pin_set_output_level(chip->cs_pin, true);
    df5e:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    df60:	09d1      	lsrs	r1, r2, #7
		return NULL;
    df62:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    df64:	2900      	cmp	r1, #0
    df66:	d104      	bne.n	df72 <at25dfx_chip_set_global_sector_protect+0x5e>
		return &(ports[port_index]->Group[group_index]);
    df68:	0953      	lsrs	r3, r2, #5
    df6a:	01db      	lsls	r3, r3, #7
    df6c:	4923      	ldr	r1, [pc, #140]	; (dffc <at25dfx_chip_set_global_sector_protect+0xe8>)
    df6e:	468c      	mov	ip, r1
    df70:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    df72:	211f      	movs	r1, #31
    df74:	4011      	ands	r1, r2
    df76:	2201      	movs	r2, #1
    df78:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    df7a:	619a      	str	r2, [r3, #24]
		return status;
	}

	_at25dfx_chip_enable_write(chip);

	temp_data = protect ? AT25DFX_STATUS_GLOBAL_PROTECT : 0;
    df7c:	233c      	movs	r3, #60	; 0x3c
    df7e:	1e6a      	subs	r2, r5, #1
    df80:	4195      	sbcs	r5, r2
    df82:	426d      	negs	r5, r5
    df84:	402b      	ands	r3, r5
    df86:	466a      	mov	r2, sp
    df88:	71d3      	strb	r3, [r2, #7]
	cmd_buffer[0] = cmd.opcode;
    df8a:	2301      	movs	r3, #1
    df8c:	466a      	mov	r2, sp
    df8e:	7013      	strb	r3, [r2, #0]
	port_pin_set_output_level(chip->cs_pin, false);
    df90:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    df92:	09d1      	lsrs	r1, r2, #7
		return NULL;
    df94:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    df96:	2900      	cmp	r1, #0
    df98:	d104      	bne.n	dfa4 <at25dfx_chip_set_global_sector_protect+0x90>
		return &(ports[port_index]->Group[group_index]);
    df9a:	0953      	lsrs	r3, r2, #5
    df9c:	01db      	lsls	r3, r3, #7
    df9e:	4917      	ldr	r1, [pc, #92]	; (dffc <at25dfx_chip_set_global_sector_protect+0xe8>)
    dfa0:	468c      	mov	ip, r1
    dfa2:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    dfa4:	211f      	movs	r1, #31
    dfa6:	4011      	ands	r1, r2
    dfa8:	2201      	movs	r2, #1
    dfaa:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    dfac:	615a      	str	r2, [r3, #20]
	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    dfae:	2201      	movs	r2, #1
    dfb0:	4669      	mov	r1, sp
    dfb2:	6820      	ldr	r0, [r4, #0]
    dfb4:	4d12      	ldr	r5, [pc, #72]	; (e000 <at25dfx_chip_set_global_sector_protect+0xec>)
    dfb6:	47a8      	blx	r5
		status = spi_write_buffer_wait(chip->spi, cmd.data.tx, cmd.length);
    dfb8:	2201      	movs	r2, #1
    dfba:	466b      	mov	r3, sp
    dfbc:	1dd9      	adds	r1, r3, #7
    dfbe:	6820      	ldr	r0, [r4, #0]
    dfc0:	47a8      	blx	r5
	port_pin_set_output_level(chip->cs_pin, true);
    dfc2:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    dfc4:	09d1      	lsrs	r1, r2, #7
		return NULL;
    dfc6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    dfc8:	2900      	cmp	r1, #0
    dfca:	d104      	bne.n	dfd6 <at25dfx_chip_set_global_sector_protect+0xc2>
		return &(ports[port_index]->Group[group_index]);
    dfcc:	0953      	lsrs	r3, r2, #5
    dfce:	01db      	lsls	r3, r3, #7
    dfd0:	490a      	ldr	r1, [pc, #40]	; (dffc <at25dfx_chip_set_global_sector_protect+0xe8>)
    dfd2:	468c      	mov	ip, r1
    dfd4:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    dfd6:	211f      	movs	r1, #31
    dfd8:	4011      	ands	r1, r2
    dfda:	2201      	movs	r2, #1
    dfdc:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    dfde:	619a      	str	r2, [r3, #24]
	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;

	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);
    dfe0:	6823      	ldr	r3, [r4, #0]
	module->locked = false;
    dfe2:	2200      	movs	r2, #0
    dfe4:	711a      	strb	r2, [r3, #4]

	return STATUS_OK;
    dfe6:	2000      	movs	r0, #0
    dfe8:	e002      	b.n	dff0 <at25dfx_chip_set_global_sector_protect+0xdc>
    dfea:	4b03      	ldr	r3, [pc, #12]	; (dff8 <at25dfx_chip_set_global_sector_protect+0xe4>)
    dfec:	4798      	blx	r3
		return status;
    dfee:	2005      	movs	r0, #5
}
    dff0:	b002      	add	sp, #8
    dff2:	bd70      	pop	{r4, r5, r6, pc}
    dff4:	0000d61d 	.word	0x0000d61d
    dff8:	0000d65d 	.word	0x0000d65d
    dffc:	41004400 	.word	0x41004400
    e000:	0000ecad 	.word	0x0000ecad

0000e004 <at25dfx_chip_sleep>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_sleep(struct at25dfx_chip_module *chip)
{
    e004:	b530      	push	{r4, r5, lr}
    e006:	b083      	sub	sp, #12
    e008:	0004      	movs	r4, r0
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
    e00a:	6805      	ldr	r5, [r0, #0]
	cpu_irq_enter_critical();
    e00c:	4b1c      	ldr	r3, [pc, #112]	; (e080 <at25dfx_chip_sleep+0x7c>)
    e00e:	4798      	blx	r3
	if (module->locked) {
    e010:	792b      	ldrb	r3, [r5, #4]
    e012:	2b00      	cmp	r3, #0
    e014:	d12e      	bne.n	e074 <at25dfx_chip_sleep+0x70>
		module->locked = true;
    e016:	3301      	adds	r3, #1
    e018:	712b      	strb	r3, [r5, #4]
	cpu_irq_leave_critical();
    e01a:	4b1a      	ldr	r3, [pc, #104]	; (e084 <at25dfx_chip_sleep+0x80>)
    e01c:	4798      	blx	r3
	cmd_buffer[0] = cmd.opcode;
    e01e:	23b9      	movs	r3, #185	; 0xb9
    e020:	466a      	mov	r2, sp
    e022:	7013      	strb	r3, [r2, #0]
	port_pin_set_output_level(chip->cs_pin, false);
    e024:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    e026:	09d1      	lsrs	r1, r2, #7
		return NULL;
    e028:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    e02a:	2900      	cmp	r1, #0
    e02c:	d104      	bne.n	e038 <at25dfx_chip_sleep+0x34>
		return &(ports[port_index]->Group[group_index]);
    e02e:	0953      	lsrs	r3, r2, #5
    e030:	01db      	lsls	r3, r3, #7
    e032:	4915      	ldr	r1, [pc, #84]	; (e088 <at25dfx_chip_sleep+0x84>)
    e034:	468c      	mov	ip, r1
    e036:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    e038:	211f      	movs	r1, #31
    e03a:	4011      	ands	r1, r2
    e03c:	2201      	movs	r2, #1
    e03e:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    e040:	615a      	str	r2, [r3, #20]
	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    e042:	2201      	movs	r2, #1
    e044:	4669      	mov	r1, sp
    e046:	6820      	ldr	r0, [r4, #0]
    e048:	4b10      	ldr	r3, [pc, #64]	; (e08c <at25dfx_chip_sleep+0x88>)
    e04a:	4798      	blx	r3
	port_pin_set_output_level(chip->cs_pin, true);
    e04c:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    e04e:	09d1      	lsrs	r1, r2, #7
		return NULL;
    e050:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    e052:	2900      	cmp	r1, #0
    e054:	d104      	bne.n	e060 <at25dfx_chip_sleep+0x5c>
		return &(ports[port_index]->Group[group_index]);
    e056:	0953      	lsrs	r3, r2, #5
    e058:	01db      	lsls	r3, r3, #7
    e05a:	490b      	ldr	r1, [pc, #44]	; (e088 <at25dfx_chip_sleep+0x84>)
    e05c:	468c      	mov	ip, r1
    e05e:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    e060:	211f      	movs	r1, #31
    e062:	4011      	ands	r1, r2
    e064:	2201      	movs	r2, #1
    e066:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    e068:	619a      	str	r2, [r3, #24]
	cmd.address = (at25dfx_address_t)NULL;
	cmd.data.tx = NULL;

	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);
    e06a:	6823      	ldr	r3, [r4, #0]
	module->locked = false;
    e06c:	2200      	movs	r2, #0
    e06e:	711a      	strb	r2, [r3, #4]

	return STATUS_OK;
    e070:	2000      	movs	r0, #0
    e072:	e002      	b.n	e07a <at25dfx_chip_sleep+0x76>
    e074:	4b03      	ldr	r3, [pc, #12]	; (e084 <at25dfx_chip_sleep+0x80>)
    e076:	4798      	blx	r3
		return status;
    e078:	2005      	movs	r0, #5
}
    e07a:	b003      	add	sp, #12
    e07c:	bd30      	pop	{r4, r5, pc}
    e07e:	46c0      	nop			; (mov r8, r8)
    e080:	0000d61d 	.word	0x0000d61d
    e084:	0000d65d 	.word	0x0000d65d
    e088:	41004400 	.word	0x41004400
    e08c:	0000ecad 	.word	0x0000ecad

0000e090 <at25dfx_chip_wake>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_wake(struct at25dfx_chip_module *chip)
{
    e090:	b530      	push	{r4, r5, lr}
    e092:	b083      	sub	sp, #12
    e094:	0004      	movs	r4, r0
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
    e096:	6805      	ldr	r5, [r0, #0]
	cpu_irq_enter_critical();
    e098:	4b1c      	ldr	r3, [pc, #112]	; (e10c <at25dfx_chip_wake+0x7c>)
    e09a:	4798      	blx	r3
	if (module->locked) {
    e09c:	792b      	ldrb	r3, [r5, #4]
    e09e:	2b00      	cmp	r3, #0
    e0a0:	d12e      	bne.n	e100 <at25dfx_chip_wake+0x70>
		module->locked = true;
    e0a2:	3301      	adds	r3, #1
    e0a4:	712b      	strb	r3, [r5, #4]
	cpu_irq_leave_critical();
    e0a6:	4b1a      	ldr	r3, [pc, #104]	; (e110 <at25dfx_chip_wake+0x80>)
    e0a8:	4798      	blx	r3
	cmd_buffer[0] = cmd.opcode;
    e0aa:	23ab      	movs	r3, #171	; 0xab
    e0ac:	466a      	mov	r2, sp
    e0ae:	7013      	strb	r3, [r2, #0]
	port_pin_set_output_level(chip->cs_pin, false);
    e0b0:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    e0b2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    e0b4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    e0b6:	2900      	cmp	r1, #0
    e0b8:	d104      	bne.n	e0c4 <at25dfx_chip_wake+0x34>
		return &(ports[port_index]->Group[group_index]);
    e0ba:	0953      	lsrs	r3, r2, #5
    e0bc:	01db      	lsls	r3, r3, #7
    e0be:	4915      	ldr	r1, [pc, #84]	; (e114 <at25dfx_chip_wake+0x84>)
    e0c0:	468c      	mov	ip, r1
    e0c2:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    e0c4:	211f      	movs	r1, #31
    e0c6:	4011      	ands	r1, r2
    e0c8:	2201      	movs	r2, #1
    e0ca:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    e0cc:	615a      	str	r2, [r3, #20]
	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    e0ce:	2201      	movs	r2, #1
    e0d0:	4669      	mov	r1, sp
    e0d2:	6820      	ldr	r0, [r4, #0]
    e0d4:	4b10      	ldr	r3, [pc, #64]	; (e118 <at25dfx_chip_wake+0x88>)
    e0d6:	4798      	blx	r3
	port_pin_set_output_level(chip->cs_pin, true);
    e0d8:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
    e0da:	09d1      	lsrs	r1, r2, #7
		return NULL;
    e0dc:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    e0de:	2900      	cmp	r1, #0
    e0e0:	d104      	bne.n	e0ec <at25dfx_chip_wake+0x5c>
		return &(ports[port_index]->Group[group_index]);
    e0e2:	0953      	lsrs	r3, r2, #5
    e0e4:	01db      	lsls	r3, r3, #7
    e0e6:	490b      	ldr	r1, [pc, #44]	; (e114 <at25dfx_chip_wake+0x84>)
    e0e8:	468c      	mov	ip, r1
    e0ea:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    e0ec:	211f      	movs	r1, #31
    e0ee:	4011      	ands	r1, r2
    e0f0:	2201      	movs	r2, #1
    e0f2:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    e0f4:	619a      	str	r2, [r3, #24]
	cmd.address = (at25dfx_address_t)NULL;
	cmd.data.tx = NULL;

	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);
    e0f6:	6823      	ldr	r3, [r4, #0]
	module->locked = false;
    e0f8:	2200      	movs	r2, #0
    e0fa:	711a      	strb	r2, [r3, #4]

	return STATUS_OK;
    e0fc:	2000      	movs	r0, #0
    e0fe:	e002      	b.n	e106 <at25dfx_chip_wake+0x76>
    e100:	4b03      	ldr	r3, [pc, #12]	; (e110 <at25dfx_chip_wake+0x80>)
    e102:	4798      	blx	r3
		return status;
    e104:	2005      	movs	r0, #5
    e106:	b003      	add	sp, #12
    e108:	bd30      	pop	{r4, r5, pc}
    e10a:	46c0      	nop			; (mov r8, r8)
    e10c:	0000d61d 	.word	0x0000d61d
    e110:	0000d65d 	.word	0x0000d65d
    e114:	41004400 	.word	0x41004400
    e118:	0000ecad 	.word	0x0000ecad

0000e11c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    e11c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    e11e:	2000      	movs	r0, #0
    e120:	4b08      	ldr	r3, [pc, #32]	; (e144 <delay_init+0x28>)
    e122:	4798      	blx	r3
    e124:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    e126:	4c08      	ldr	r4, [pc, #32]	; (e148 <delay_init+0x2c>)
    e128:	21fa      	movs	r1, #250	; 0xfa
    e12a:	0089      	lsls	r1, r1, #2
    e12c:	47a0      	blx	r4
    e12e:	4b07      	ldr	r3, [pc, #28]	; (e14c <delay_init+0x30>)
    e130:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    e132:	4907      	ldr	r1, [pc, #28]	; (e150 <delay_init+0x34>)
    e134:	0028      	movs	r0, r5
    e136:	47a0      	blx	r4
    e138:	4b06      	ldr	r3, [pc, #24]	; (e154 <delay_init+0x38>)
    e13a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    e13c:	2205      	movs	r2, #5
    e13e:	4b06      	ldr	r3, [pc, #24]	; (e158 <delay_init+0x3c>)
    e140:	601a      	str	r2, [r3, #0]
}
    e142:	bd70      	pop	{r4, r5, r6, pc}
    e144:	0000fb81 	.word	0x0000fb81
    e148:	00011f45 	.word	0x00011f45
    e14c:	20000004 	.word	0x20000004
    e150:	000f4240 	.word	0x000f4240
    e154:	20000008 	.word	0x20000008
    e158:	e000e010 	.word	0xe000e010

0000e15c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    e15c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    e15e:	4b08      	ldr	r3, [pc, #32]	; (e180 <delay_cycles_ms+0x24>)
    e160:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    e162:	4a08      	ldr	r2, [pc, #32]	; (e184 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    e164:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    e166:	2180      	movs	r1, #128	; 0x80
    e168:	0249      	lsls	r1, r1, #9
	while (n--) {
    e16a:	3801      	subs	r0, #1
    e16c:	d307      	bcc.n	e17e <delay_cycles_ms+0x22>
	if (n > 0) {
    e16e:	2c00      	cmp	r4, #0
    e170:	d0fb      	beq.n	e16a <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
    e172:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    e174:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    e176:	6813      	ldr	r3, [r2, #0]
    e178:	420b      	tst	r3, r1
    e17a:	d0fc      	beq.n	e176 <delay_cycles_ms+0x1a>
    e17c:	e7f5      	b.n	e16a <delay_cycles_ms+0xe>
	}
}
    e17e:	bd30      	pop	{r4, r5, pc}
    e180:	20000004 	.word	0x20000004
    e184:	e000e010 	.word	0xe000e010

0000e188 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    e188:	b510      	push	{r4, lr}
			PM->APBBMASK.reg |= mask;
    e18a:	4a1e      	ldr	r2, [pc, #120]	; (e204 <nvm_set_config+0x7c>)
    e18c:	69d3      	ldr	r3, [r2, #28]
    e18e:	2104      	movs	r1, #4
    e190:	430b      	orrs	r3, r1
    e192:	61d3      	str	r3, [r2, #28]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    e194:	4b1c      	ldr	r3, [pc, #112]	; (e208 <nvm_set_config+0x80>)
    e196:	2220      	movs	r2, #32
    e198:	32ff      	adds	r2, #255	; 0xff
    e19a:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    e19c:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    e19e:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
    e1a0:	07d2      	lsls	r2, r2, #31
    e1a2:	d401      	bmi.n	e1a8 <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
    e1a4:	0018      	movs	r0, r3
    e1a6:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    e1a8:	7803      	ldrb	r3, [r0, #0]
    e1aa:	021b      	lsls	r3, r3, #8
    e1ac:	22c0      	movs	r2, #192	; 0xc0
    e1ae:	0092      	lsls	r2, r2, #2
    e1b0:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    e1b2:	7841      	ldrb	r1, [r0, #1]
    e1b4:	01c9      	lsls	r1, r1, #7
    e1b6:	22ff      	movs	r2, #255	; 0xff
    e1b8:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    e1ba:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    e1bc:	7881      	ldrb	r1, [r0, #2]
    e1be:	0049      	lsls	r1, r1, #1
    e1c0:	221e      	movs	r2, #30
    e1c2:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    e1c4:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    e1c6:	78c2      	ldrb	r2, [r0, #3]
    e1c8:	0492      	lsls	r2, r2, #18
    e1ca:	2180      	movs	r1, #128	; 0x80
    e1cc:	02c9      	lsls	r1, r1, #11
    e1ce:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    e1d0:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    e1d2:	7902      	ldrb	r2, [r0, #4]
    e1d4:	0412      	lsls	r2, r2, #16
    e1d6:	21c0      	movs	r1, #192	; 0xc0
    e1d8:	0289      	lsls	r1, r1, #10
    e1da:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    e1dc:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
    e1de:	4a0a      	ldr	r2, [pc, #40]	; (e208 <nvm_set_config+0x80>)
    e1e0:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    e1e2:	6893      	ldr	r3, [r2, #8]
    e1e4:	035b      	lsls	r3, r3, #13
    e1e6:	0f5b      	lsrs	r3, r3, #29
    e1e8:	4908      	ldr	r1, [pc, #32]	; (e20c <nvm_set_config+0x84>)
    e1ea:	2408      	movs	r4, #8
    e1ec:	409c      	lsls	r4, r3
    e1ee:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    e1f0:	6893      	ldr	r3, [r2, #8]
    e1f2:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    e1f4:	7843      	ldrb	r3, [r0, #1]
    e1f6:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    e1f8:	8b13      	ldrh	r3, [r2, #24]
    e1fa:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
    e1fc:	0fdb      	lsrs	r3, r3, #31
    e1fe:	011b      	lsls	r3, r3, #4
    e200:	e7d0      	b.n	e1a4 <nvm_set_config+0x1c>
    e202:	46c0      	nop			; (mov r8, r8)
    e204:	40000400 	.word	0x40000400
    e208:	41004000 	.word	0x41004000
    e20c:	20000254 	.word	0x20000254

0000e210 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    e210:	b530      	push	{r4, r5, lr}
    e212:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    e214:	4a22      	ldr	r2, [pc, #136]	; (e2a0 <nvm_execute_command+0x90>)
    e216:	8810      	ldrh	r0, [r2, #0]
    e218:	8853      	ldrh	r3, [r2, #2]
    e21a:	4343      	muls	r3, r0
    e21c:	428b      	cmp	r3, r1
    e21e:	d206      	bcs.n	e22e <nvm_execute_command+0x1e>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    e220:	2280      	movs	r2, #128	; 0x80
    e222:	0192      	lsls	r2, r2, #6
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    e224:	2018      	movs	r0, #24
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    e226:	4b1f      	ldr	r3, [pc, #124]	; (e2a4 <nvm_execute_command+0x94>)
    e228:	18cb      	adds	r3, r1, r3
    e22a:	4293      	cmp	r3, r2
    e22c:	d80e      	bhi.n	e24c <nvm_execute_command+0x3c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    e22e:	4b1e      	ldr	r3, [pc, #120]	; (e2a8 <nvm_execute_command+0x98>)
    e230:	685d      	ldr	r5, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
    e232:	2280      	movs	r2, #128	; 0x80
    e234:	02d2      	lsls	r2, r2, #11
    e236:	432a      	orrs	r2, r5
    e238:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    e23a:	2220      	movs	r2, #32
    e23c:	32ff      	adds	r2, #255	; 0xff
    e23e:	831a      	strh	r2, [r3, #24]
    e240:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    e242:	07db      	lsls	r3, r3, #31
    e244:	d403      	bmi.n	e24e <nvm_execute_command+0x3e>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    e246:	4b18      	ldr	r3, [pc, #96]	; (e2a8 <nvm_execute_command+0x98>)
    e248:	605d      	str	r5, [r3, #4]
		return STATUS_BUSY;
    e24a:	2005      	movs	r0, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
    e24c:	bd30      	pop	{r4, r5, pc}
	switch (command) {
    e24e:	2c45      	cmp	r4, #69	; 0x45
    e250:	d822      	bhi.n	e298 <nvm_execute_command+0x88>
    e252:	00a3      	lsls	r3, r4, #2
    e254:	4a15      	ldr	r2, [pc, #84]	; (e2ac <nvm_execute_command+0x9c>)
    e256:	58d3      	ldr	r3, [r2, r3]
    e258:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    e25a:	4b13      	ldr	r3, [pc, #76]	; (e2a8 <nvm_execute_command+0x98>)
    e25c:	8b1b      	ldrh	r3, [r3, #24]
    e25e:	05db      	lsls	r3, r3, #23
    e260:	d503      	bpl.n	e26a <nvm_execute_command+0x5a>
				nvm_module->CTRLB.reg = ctrlb_bak;
    e262:	4b11      	ldr	r3, [pc, #68]	; (e2a8 <nvm_execute_command+0x98>)
    e264:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    e266:	2010      	movs	r0, #16
    e268:	e7f0      	b.n	e24c <nvm_execute_command+0x3c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    e26a:	0889      	lsrs	r1, r1, #2
    e26c:	0049      	lsls	r1, r1, #1
    e26e:	4b0e      	ldr	r3, [pc, #56]	; (e2a8 <nvm_execute_command+0x98>)
    e270:	61d9      	str	r1, [r3, #28]
			break;
    e272:	e003      	b.n	e27c <nvm_execute_command+0x6c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    e274:	0889      	lsrs	r1, r1, #2
    e276:	0049      	lsls	r1, r1, #1
    e278:	4b0b      	ldr	r3, [pc, #44]	; (e2a8 <nvm_execute_command+0x98>)
    e27a:	61d9      	str	r1, [r3, #28]
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    e27c:	20a5      	movs	r0, #165	; 0xa5
    e27e:	0200      	lsls	r0, r0, #8
    e280:	4304      	orrs	r4, r0
    e282:	4b09      	ldr	r3, [pc, #36]	; (e2a8 <nvm_execute_command+0x98>)
    e284:	801c      	strh	r4, [r3, #0]
    e286:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
    e288:	2201      	movs	r2, #1
    e28a:	7d0b      	ldrb	r3, [r1, #20]
    e28c:	4213      	tst	r3, r2
    e28e:	d0fc      	beq.n	e28a <nvm_execute_command+0x7a>
	nvm_module->CTRLB.reg = ctrlb_bak;
    e290:	4b05      	ldr	r3, [pc, #20]	; (e2a8 <nvm_execute_command+0x98>)
    e292:	605d      	str	r5, [r3, #4]
	return STATUS_OK;
    e294:	2000      	movs	r0, #0
    e296:	e7d9      	b.n	e24c <nvm_execute_command+0x3c>
			nvm_module->CTRLB.reg = ctrlb_bak;
    e298:	4b03      	ldr	r3, [pc, #12]	; (e2a8 <nvm_execute_command+0x98>)
    e29a:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    e29c:	2017      	movs	r0, #23
    e29e:	e7d5      	b.n	e24c <nvm_execute_command+0x3c>
    e2a0:	20000254 	.word	0x20000254
    e2a4:	ff7fc000 	.word	0xff7fc000
    e2a8:	41004000 	.word	0x41004000
    e2ac:	00016390 	.word	0x00016390

0000e2b0 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    e2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    e2b2:	4b25      	ldr	r3, [pc, #148]	; (e348 <nvm_write_buffer+0x98>)
    e2b4:	881d      	ldrh	r5, [r3, #0]
    e2b6:	885b      	ldrh	r3, [r3, #2]
    e2b8:	436b      	muls	r3, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    e2ba:	2418      	movs	r4, #24
	if (destination_address >
    e2bc:	4283      	cmp	r3, r0
    e2be:	d201      	bcs.n	e2c4 <nvm_write_buffer+0x14>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    e2c0:	0020      	movs	r0, r4
    e2c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (destination_address & (_nvm_dev.page_size - 1)) {
    e2c4:	1e6b      	subs	r3, r5, #1
    e2c6:	4218      	tst	r0, r3
    e2c8:	d1fa      	bne.n	e2c0 <nvm_write_buffer+0x10>
		return STATUS_ERR_INVALID_ARG;
    e2ca:	3c01      	subs	r4, #1
	if (length > _nvm_dev.page_size) {
    e2cc:	4295      	cmp	r5, r2
    e2ce:	d3f7      	bcc.n	e2c0 <nvm_write_buffer+0x10>
    e2d0:	4b1e      	ldr	r3, [pc, #120]	; (e34c <nvm_write_buffer+0x9c>)
    e2d2:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    e2d4:	3c12      	subs	r4, #18
	if (!nvm_is_ready()) {
    e2d6:	07db      	lsls	r3, r3, #31
    e2d8:	d5f2      	bpl.n	e2c0 <nvm_write_buffer+0x10>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    e2da:	4c1d      	ldr	r4, [pc, #116]	; (e350 <nvm_write_buffer+0xa0>)
    e2dc:	4b1b      	ldr	r3, [pc, #108]	; (e34c <nvm_write_buffer+0x9c>)
    e2de:	801c      	strh	r4, [r3, #0]
    e2e0:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
    e2e2:	2401      	movs	r4, #1
    e2e4:	7d2b      	ldrb	r3, [r5, #20]
    e2e6:	4223      	tst	r3, r4
    e2e8:	d0fc      	beq.n	e2e4 <nvm_write_buffer+0x34>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    e2ea:	2420      	movs	r4, #32
    e2ec:	34ff      	adds	r4, #255	; 0xff
    e2ee:	4b17      	ldr	r3, [pc, #92]	; (e34c <nvm_write_buffer+0x9c>)
    e2f0:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
    e2f2:	2a00      	cmp	r2, #0
    e2f4:	d022      	beq.n	e33c <nvm_write_buffer+0x8c>
    e2f6:	2301      	movs	r3, #1
    e2f8:	0005      	movs	r5, r0
    e2fa:	439d      	bics	r5, r3
    e2fc:	2300      	movs	r3, #0
		if (i < (length - 1)) {
    e2fe:	1e57      	subs	r7, r2, #1
    e300:	e009      	b.n	e316 <nvm_write_buffer+0x66>
			data |= (buffer[i + 1] << 8);
    e302:	18ce      	adds	r6, r1, r3
    e304:	7876      	ldrb	r6, [r6, #1]
    e306:	0236      	lsls	r6, r6, #8
    e308:	4334      	orrs	r4, r6
		NVM_MEMORY[nvm_address++] = data;
    e30a:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    e30c:	3302      	adds	r3, #2
    e30e:	b29b      	uxth	r3, r3
    e310:	3502      	adds	r5, #2
    e312:	429a      	cmp	r2, r3
    e314:	d904      	bls.n	e320 <nvm_write_buffer+0x70>
		data = buffer[i];
    e316:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
    e318:	42bb      	cmp	r3, r7
    e31a:	dbf2      	blt.n	e302 <nvm_write_buffer+0x52>
		data = buffer[i];
    e31c:	b2a4      	uxth	r4, r4
    e31e:	e7f4      	b.n	e30a <nvm_write_buffer+0x5a>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    e320:	4b09      	ldr	r3, [pc, #36]	; (e348 <nvm_write_buffer+0x98>)
    e322:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
    e324:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    e326:	2b00      	cmp	r3, #0
    e328:	d1ca      	bne.n	e2c0 <nvm_write_buffer+0x10>
    e32a:	2a3f      	cmp	r2, #63	; 0x3f
    e32c:	d8c8      	bhi.n	e2c0 <nvm_write_buffer+0x10>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    e32e:	2200      	movs	r2, #0
    e330:	0001      	movs	r1, r0
    e332:	2004      	movs	r0, #4
    e334:	4b07      	ldr	r3, [pc, #28]	; (e354 <nvm_write_buffer+0xa4>)
    e336:	4798      	blx	r3
    e338:	0004      	movs	r4, r0
    e33a:	e7c1      	b.n	e2c0 <nvm_write_buffer+0x10>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    e33c:	4b02      	ldr	r3, [pc, #8]	; (e348 <nvm_write_buffer+0x98>)
    e33e:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
    e340:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    e342:	2b00      	cmp	r3, #0
    e344:	d0f3      	beq.n	e32e <nvm_write_buffer+0x7e>
    e346:	e7bb      	b.n	e2c0 <nvm_write_buffer+0x10>
    e348:	20000254 	.word	0x20000254
    e34c:	41004000 	.word	0x41004000
    e350:	ffffa544 	.word	0xffffa544
    e354:	0000e211 	.word	0x0000e211

0000e358 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    e358:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    e35a:	4b18      	ldr	r3, [pc, #96]	; (e3bc <nvm_read_buffer+0x64>)
    e35c:	881d      	ldrh	r5, [r3, #0]
    e35e:	885b      	ldrh	r3, [r3, #2]
    e360:	436b      	muls	r3, r5
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    e362:	2418      	movs	r4, #24
	if (source_address >
    e364:	4283      	cmp	r3, r0
    e366:	d201      	bcs.n	e36c <nvm_read_buffer+0x14>
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
}
    e368:	0020      	movs	r0, r4
    e36a:	bd70      	pop	{r4, r5, r6, pc}
	if (source_address & (_nvm_dev.page_size - 1)) {
    e36c:	1e6b      	subs	r3, r5, #1
    e36e:	4218      	tst	r0, r3
    e370:	d1fa      	bne.n	e368 <nvm_read_buffer+0x10>
		return STATUS_ERR_INVALID_ARG;
    e372:	3c01      	subs	r4, #1
	if (length > _nvm_dev.page_size) {
    e374:	4295      	cmp	r5, r2
    e376:	d3f7      	bcc.n	e368 <nvm_read_buffer+0x10>
    e378:	4b11      	ldr	r3, [pc, #68]	; (e3c0 <nvm_read_buffer+0x68>)
    e37a:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    e37c:	3c12      	subs	r4, #18
	if (!nvm_is_ready()) {
    e37e:	07db      	lsls	r3, r3, #31
    e380:	d5f2      	bpl.n	e368 <nvm_read_buffer+0x10>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    e382:	2420      	movs	r4, #32
    e384:	34ff      	adds	r4, #255	; 0xff
    e386:	4b0e      	ldr	r3, [pc, #56]	; (e3c0 <nvm_read_buffer+0x68>)
    e388:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
    e38a:	2a00      	cmp	r2, #0
    e38c:	d014      	beq.n	e3b8 <nvm_read_buffer+0x60>
    e38e:	2301      	movs	r3, #1
    e390:	4398      	bics	r0, r3
    e392:	2300      	movs	r3, #0
		if (i < (length - 1)) {
    e394:	1e56      	subs	r6, r2, #1
    e396:	e004      	b.n	e3a2 <nvm_read_buffer+0x4a>
	for (uint16_t i = 0; i < length; i += 2) {
    e398:	3302      	adds	r3, #2
    e39a:	b29b      	uxth	r3, r3
    e39c:	3002      	adds	r0, #2
    e39e:	429a      	cmp	r2, r3
    e3a0:	d908      	bls.n	e3b4 <nvm_read_buffer+0x5c>
		uint16_t data = NVM_MEMORY[page_address++];
    e3a2:	8804      	ldrh	r4, [r0, #0]
    e3a4:	b2a4      	uxth	r4, r4
		buffer[i] = (data & 0xFF);
    e3a6:	54cc      	strb	r4, [r1, r3]
		if (i < (length - 1)) {
    e3a8:	42b3      	cmp	r3, r6
    e3aa:	daf5      	bge.n	e398 <nvm_read_buffer+0x40>
			buffer[i + 1] = (data >> 8);
    e3ac:	18cd      	adds	r5, r1, r3
    e3ae:	0a24      	lsrs	r4, r4, #8
    e3b0:	706c      	strb	r4, [r5, #1]
    e3b2:	e7f1      	b.n	e398 <nvm_read_buffer+0x40>
	return STATUS_OK;
    e3b4:	2400      	movs	r4, #0
    e3b6:	e7d7      	b.n	e368 <nvm_read_buffer+0x10>
    e3b8:	2400      	movs	r4, #0
    e3ba:	e7d5      	b.n	e368 <nvm_read_buffer+0x10>
    e3bc:	20000254 	.word	0x20000254
    e3c0:	41004000 	.word	0x41004000

0000e3c4 <nvm_erase_row>:
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    e3c4:	4b13      	ldr	r3, [pc, #76]	; (e414 <nvm_erase_row+0x50>)
    e3c6:	881a      	ldrh	r2, [r3, #0]
    e3c8:	885b      	ldrh	r3, [r3, #2]
    e3ca:	4353      	muls	r3, r2
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    e3cc:	2118      	movs	r1, #24
	if (row_address >
    e3ce:	4283      	cmp	r3, r0
    e3d0:	d201      	bcs.n	e3d6 <nvm_erase_row+0x12>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
    e3d2:	0008      	movs	r0, r1
    e3d4:	4770      	bx	lr
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    e3d6:	0092      	lsls	r2, r2, #2
    e3d8:	3a01      	subs	r2, #1
    e3da:	4210      	tst	r0, r2
    e3dc:	d1f9      	bne.n	e3d2 <nvm_erase_row+0xe>
    e3de:	4b0e      	ldr	r3, [pc, #56]	; (e418 <nvm_erase_row+0x54>)
    e3e0:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    e3e2:	3913      	subs	r1, #19
	if (!nvm_is_ready()) {
    e3e4:	07db      	lsls	r3, r3, #31
    e3e6:	d5f4      	bpl.n	e3d2 <nvm_erase_row+0xe>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    e3e8:	4b0b      	ldr	r3, [pc, #44]	; (e418 <nvm_erase_row+0x54>)
    e3ea:	2220      	movs	r2, #32
    e3ec:	32ff      	adds	r2, #255	; 0xff
    e3ee:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    e3f0:	0880      	lsrs	r0, r0, #2
    e3f2:	0040      	lsls	r0, r0, #1
    e3f4:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    e3f6:	4a09      	ldr	r2, [pc, #36]	; (e41c <nvm_erase_row+0x58>)
    e3f8:	801a      	strh	r2, [r3, #0]
    e3fa:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
    e3fc:	2201      	movs	r2, #1
    e3fe:	7d0b      	ldrb	r3, [r1, #20]
    e400:	4213      	tst	r3, r2
    e402:	d0fc      	beq.n	e3fe <nvm_erase_row+0x3a>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    e404:	4b04      	ldr	r3, [pc, #16]	; (e418 <nvm_erase_row+0x54>)
    e406:	8b19      	ldrh	r1, [r3, #24]
    e408:	201c      	movs	r0, #28
    e40a:	4001      	ands	r1, r0
	return STATUS_OK;
    e40c:	1e48      	subs	r0, r1, #1
    e40e:	4181      	sbcs	r1, r0
    e410:	0089      	lsls	r1, r1, #2
    e412:	e7de      	b.n	e3d2 <nvm_erase_row+0xe>
    e414:	20000254 	.word	0x20000254
    e418:	41004000 	.word	0x41004000
    e41c:	ffffa502 	.word	0xffffa502

0000e420 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    e420:	b500      	push	{lr}
    e422:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    e424:	ab01      	add	r3, sp, #4
    e426:	2280      	movs	r2, #128	; 0x80
    e428:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    e42a:	780a      	ldrb	r2, [r1, #0]
    e42c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    e42e:	784a      	ldrb	r2, [r1, #1]
    e430:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    e432:	788a      	ldrb	r2, [r1, #2]
    e434:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    e436:	0019      	movs	r1, r3
    e438:	4b01      	ldr	r3, [pc, #4]	; (e440 <port_pin_set_config+0x20>)
    e43a:	4798      	blx	r3
}
    e43c:	b003      	add	sp, #12
    e43e:	bd00      	pop	{pc}
    e440:	0000fd91 	.word	0x0000fd91

0000e444 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    e444:	b5f0      	push	{r4, r5, r6, r7, lr}
    e446:	46de      	mov	lr, fp
    e448:	4657      	mov	r7, sl
    e44a:	464e      	mov	r6, r9
    e44c:	4645      	mov	r5, r8
    e44e:	b5e0      	push	{r5, r6, r7, lr}
    e450:	b087      	sub	sp, #28
    e452:	4680      	mov	r8, r0
    e454:	9104      	str	r1, [sp, #16]
    e456:	0016      	movs	r6, r2
    e458:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    e45a:	2200      	movs	r2, #0
    e45c:	2300      	movs	r3, #0
    e45e:	2100      	movs	r1, #0
    e460:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    e462:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    e464:	2001      	movs	r0, #1
    e466:	0021      	movs	r1, r4
    e468:	9600      	str	r6, [sp, #0]
    e46a:	9701      	str	r7, [sp, #4]
    e46c:	465c      	mov	r4, fp
    e46e:	9403      	str	r4, [sp, #12]
    e470:	4644      	mov	r4, r8
    e472:	9405      	str	r4, [sp, #20]
    e474:	e013      	b.n	e49e <long_division+0x5a>
    e476:	2420      	movs	r4, #32
    e478:	1a64      	subs	r4, r4, r1
    e47a:	0005      	movs	r5, r0
    e47c:	40e5      	lsrs	r5, r4
    e47e:	46a8      	mov	r8, r5
    e480:	e014      	b.n	e4ac <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    e482:	9c00      	ldr	r4, [sp, #0]
    e484:	9d01      	ldr	r5, [sp, #4]
    e486:	1b12      	subs	r2, r2, r4
    e488:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    e48a:	465c      	mov	r4, fp
    e48c:	464d      	mov	r5, r9
    e48e:	432c      	orrs	r4, r5
    e490:	46a3      	mov	fp, r4
    e492:	9c03      	ldr	r4, [sp, #12]
    e494:	4645      	mov	r5, r8
    e496:	432c      	orrs	r4, r5
    e498:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    e49a:	3901      	subs	r1, #1
    e49c:	d325      	bcc.n	e4ea <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    e49e:	2420      	movs	r4, #32
    e4a0:	4264      	negs	r4, r4
    e4a2:	190c      	adds	r4, r1, r4
    e4a4:	d4e7      	bmi.n	e476 <long_division+0x32>
    e4a6:	0005      	movs	r5, r0
    e4a8:	40a5      	lsls	r5, r4
    e4aa:	46a8      	mov	r8, r5
    e4ac:	0004      	movs	r4, r0
    e4ae:	408c      	lsls	r4, r1
    e4b0:	46a1      	mov	r9, r4
		r = r << 1;
    e4b2:	1892      	adds	r2, r2, r2
    e4b4:	415b      	adcs	r3, r3
    e4b6:	0014      	movs	r4, r2
    e4b8:	001d      	movs	r5, r3
		if (n & bit_shift) {
    e4ba:	9e05      	ldr	r6, [sp, #20]
    e4bc:	464f      	mov	r7, r9
    e4be:	403e      	ands	r6, r7
    e4c0:	46b4      	mov	ip, r6
    e4c2:	9e04      	ldr	r6, [sp, #16]
    e4c4:	4647      	mov	r7, r8
    e4c6:	403e      	ands	r6, r7
    e4c8:	46b2      	mov	sl, r6
    e4ca:	4666      	mov	r6, ip
    e4cc:	4657      	mov	r7, sl
    e4ce:	433e      	orrs	r6, r7
    e4d0:	d003      	beq.n	e4da <long_division+0x96>
			r |= 0x01;
    e4d2:	0006      	movs	r6, r0
    e4d4:	4326      	orrs	r6, r4
    e4d6:	0032      	movs	r2, r6
    e4d8:	002b      	movs	r3, r5
		if (r >= d) {
    e4da:	9c00      	ldr	r4, [sp, #0]
    e4dc:	9d01      	ldr	r5, [sp, #4]
    e4de:	429d      	cmp	r5, r3
    e4e0:	d8db      	bhi.n	e49a <long_division+0x56>
    e4e2:	d1ce      	bne.n	e482 <long_division+0x3e>
    e4e4:	4294      	cmp	r4, r2
    e4e6:	d8d8      	bhi.n	e49a <long_division+0x56>
    e4e8:	e7cb      	b.n	e482 <long_division+0x3e>
    e4ea:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    e4ec:	4658      	mov	r0, fp
    e4ee:	0019      	movs	r1, r3
    e4f0:	b007      	add	sp, #28
    e4f2:	bc3c      	pop	{r2, r3, r4, r5}
    e4f4:	4690      	mov	r8, r2
    e4f6:	4699      	mov	r9, r3
    e4f8:	46a2      	mov	sl, r4
    e4fa:	46ab      	mov	fp, r5
    e4fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000e4fe <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    e4fe:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    e500:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    e502:	2340      	movs	r3, #64	; 0x40
    e504:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    e506:	4281      	cmp	r1, r0
    e508:	d202      	bcs.n	e510 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    e50a:	0018      	movs	r0, r3
    e50c:	bd10      	pop	{r4, pc}
		baud_calculated++;
    e50e:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    e510:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    e512:	1c63      	adds	r3, r4, #1
    e514:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    e516:	4288      	cmp	r0, r1
    e518:	d9f9      	bls.n	e50e <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    e51a:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    e51c:	2cff      	cmp	r4, #255	; 0xff
    e51e:	d8f4      	bhi.n	e50a <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    e520:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    e522:	2300      	movs	r3, #0
    e524:	e7f1      	b.n	e50a <_sercom_get_sync_baud_val+0xc>
	...

0000e528 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    e528:	b5f0      	push	{r4, r5, r6, r7, lr}
    e52a:	b083      	sub	sp, #12
    e52c:	000f      	movs	r7, r1
    e52e:	0016      	movs	r6, r2
    e530:	aa08      	add	r2, sp, #32
    e532:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    e534:	0004      	movs	r4, r0
    e536:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    e538:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    e53a:	42bc      	cmp	r4, r7
    e53c:	d902      	bls.n	e544 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    e53e:	0010      	movs	r0, r2
    e540:	b003      	add	sp, #12
    e542:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    e544:	2b00      	cmp	r3, #0
    e546:	d114      	bne.n	e572 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    e548:	0002      	movs	r2, r0
    e54a:	0008      	movs	r0, r1
    e54c:	2100      	movs	r1, #0
    e54e:	4c19      	ldr	r4, [pc, #100]	; (e5b4 <_sercom_get_async_baud_val+0x8c>)
    e550:	47a0      	blx	r4
    e552:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    e554:	003a      	movs	r2, r7
    e556:	2300      	movs	r3, #0
    e558:	2000      	movs	r0, #0
    e55a:	4c17      	ldr	r4, [pc, #92]	; (e5b8 <_sercom_get_async_baud_val+0x90>)
    e55c:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    e55e:	2200      	movs	r2, #0
    e560:	2301      	movs	r3, #1
    e562:	1a12      	subs	r2, r2, r0
    e564:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    e566:	0c12      	lsrs	r2, r2, #16
    e568:	041b      	lsls	r3, r3, #16
    e56a:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    e56c:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    e56e:	2200      	movs	r2, #0
    e570:	e7e5      	b.n	e53e <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    e572:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    e574:	2b01      	cmp	r3, #1
    e576:	d1f9      	bne.n	e56c <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    e578:	000a      	movs	r2, r1
    e57a:	2300      	movs	r3, #0
    e57c:	2100      	movs	r1, #0
    e57e:	4c0d      	ldr	r4, [pc, #52]	; (e5b4 <_sercom_get_async_baud_val+0x8c>)
    e580:	47a0      	blx	r4
    e582:	0002      	movs	r2, r0
    e584:	000b      	movs	r3, r1
    e586:	9200      	str	r2, [sp, #0]
    e588:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    e58a:	0038      	movs	r0, r7
    e58c:	2100      	movs	r1, #0
    e58e:	4c0a      	ldr	r4, [pc, #40]	; (e5b8 <_sercom_get_async_baud_val+0x90>)
    e590:	47a0      	blx	r4
    e592:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    e594:	2380      	movs	r3, #128	; 0x80
    e596:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    e598:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    e59a:	4298      	cmp	r0, r3
    e59c:	d8cf      	bhi.n	e53e <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    e59e:	0f79      	lsrs	r1, r7, #29
    e5a0:	00f8      	lsls	r0, r7, #3
    e5a2:	9a00      	ldr	r2, [sp, #0]
    e5a4:	9b01      	ldr	r3, [sp, #4]
    e5a6:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    e5a8:	00ea      	lsls	r2, r5, #3
    e5aa:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    e5ac:	b2d2      	uxtb	r2, r2
    e5ae:	0352      	lsls	r2, r2, #13
    e5b0:	432a      	orrs	r2, r5
    e5b2:	e7db      	b.n	e56c <_sercom_get_async_baud_val+0x44>
    e5b4:	00012231 	.word	0x00012231
    e5b8:	0000e445 	.word	0x0000e445

0000e5bc <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    e5bc:	b510      	push	{r4, lr}
    e5be:	b082      	sub	sp, #8
    e5c0:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    e5c2:	4b0e      	ldr	r3, [pc, #56]	; (e5fc <sercom_set_gclk_generator+0x40>)
    e5c4:	781b      	ldrb	r3, [r3, #0]
    e5c6:	2b00      	cmp	r3, #0
    e5c8:	d007      	beq.n	e5da <sercom_set_gclk_generator+0x1e>
    e5ca:	2900      	cmp	r1, #0
    e5cc:	d105      	bne.n	e5da <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    e5ce:	4b0b      	ldr	r3, [pc, #44]	; (e5fc <sercom_set_gclk_generator+0x40>)
    e5d0:	785b      	ldrb	r3, [r3, #1]
    e5d2:	4283      	cmp	r3, r0
    e5d4:	d010      	beq.n	e5f8 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    e5d6:	201d      	movs	r0, #29
    e5d8:	e00c      	b.n	e5f4 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    e5da:	a901      	add	r1, sp, #4
    e5dc:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    e5de:	2013      	movs	r0, #19
    e5e0:	4b07      	ldr	r3, [pc, #28]	; (e600 <sercom_set_gclk_generator+0x44>)
    e5e2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    e5e4:	2013      	movs	r0, #19
    e5e6:	4b07      	ldr	r3, [pc, #28]	; (e604 <sercom_set_gclk_generator+0x48>)
    e5e8:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    e5ea:	4b04      	ldr	r3, [pc, #16]	; (e5fc <sercom_set_gclk_generator+0x40>)
    e5ec:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    e5ee:	2201      	movs	r2, #1
    e5f0:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    e5f2:	2000      	movs	r0, #0
}
    e5f4:	b002      	add	sp, #8
    e5f6:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    e5f8:	2000      	movs	r0, #0
    e5fa:	e7fb      	b.n	e5f4 <sercom_set_gclk_generator+0x38>
    e5fc:	2000025c 	.word	0x2000025c
    e600:	0000fc99 	.word	0x0000fc99
    e604:	0000fc0d 	.word	0x0000fc0d

0000e608 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    e608:	4b40      	ldr	r3, [pc, #256]	; (e70c <_sercom_get_default_pad+0x104>)
    e60a:	4298      	cmp	r0, r3
    e60c:	d031      	beq.n	e672 <_sercom_get_default_pad+0x6a>
    e60e:	d90a      	bls.n	e626 <_sercom_get_default_pad+0x1e>
    e610:	4b3f      	ldr	r3, [pc, #252]	; (e710 <_sercom_get_default_pad+0x108>)
    e612:	4298      	cmp	r0, r3
    e614:	d04d      	beq.n	e6b2 <_sercom_get_default_pad+0xaa>
    e616:	4b3f      	ldr	r3, [pc, #252]	; (e714 <_sercom_get_default_pad+0x10c>)
    e618:	4298      	cmp	r0, r3
    e61a:	d05a      	beq.n	e6d2 <_sercom_get_default_pad+0xca>
    e61c:	4b3e      	ldr	r3, [pc, #248]	; (e718 <_sercom_get_default_pad+0x110>)
    e61e:	4298      	cmp	r0, r3
    e620:	d037      	beq.n	e692 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    e622:	2000      	movs	r0, #0
}
    e624:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    e626:	4b3d      	ldr	r3, [pc, #244]	; (e71c <_sercom_get_default_pad+0x114>)
    e628:	4298      	cmp	r0, r3
    e62a:	d00c      	beq.n	e646 <_sercom_get_default_pad+0x3e>
    e62c:	4b3c      	ldr	r3, [pc, #240]	; (e720 <_sercom_get_default_pad+0x118>)
    e62e:	4298      	cmp	r0, r3
    e630:	d1f7      	bne.n	e622 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    e632:	2901      	cmp	r1, #1
    e634:	d017      	beq.n	e666 <_sercom_get_default_pad+0x5e>
    e636:	2900      	cmp	r1, #0
    e638:	d05d      	beq.n	e6f6 <_sercom_get_default_pad+0xee>
    e63a:	2902      	cmp	r1, #2
    e63c:	d015      	beq.n	e66a <_sercom_get_default_pad+0x62>
    e63e:	2903      	cmp	r1, #3
    e640:	d015      	beq.n	e66e <_sercom_get_default_pad+0x66>
	return 0;
    e642:	2000      	movs	r0, #0
    e644:	e7ee      	b.n	e624 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    e646:	2901      	cmp	r1, #1
    e648:	d007      	beq.n	e65a <_sercom_get_default_pad+0x52>
    e64a:	2900      	cmp	r1, #0
    e64c:	d051      	beq.n	e6f2 <_sercom_get_default_pad+0xea>
    e64e:	2902      	cmp	r1, #2
    e650:	d005      	beq.n	e65e <_sercom_get_default_pad+0x56>
    e652:	2903      	cmp	r1, #3
    e654:	d005      	beq.n	e662 <_sercom_get_default_pad+0x5a>
	return 0;
    e656:	2000      	movs	r0, #0
    e658:	e7e4      	b.n	e624 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    e65a:	4832      	ldr	r0, [pc, #200]	; (e724 <_sercom_get_default_pad+0x11c>)
    e65c:	e7e2      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e65e:	4832      	ldr	r0, [pc, #200]	; (e728 <_sercom_get_default_pad+0x120>)
    e660:	e7e0      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e662:	4832      	ldr	r0, [pc, #200]	; (e72c <_sercom_get_default_pad+0x124>)
    e664:	e7de      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e666:	4832      	ldr	r0, [pc, #200]	; (e730 <_sercom_get_default_pad+0x128>)
    e668:	e7dc      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e66a:	4832      	ldr	r0, [pc, #200]	; (e734 <_sercom_get_default_pad+0x12c>)
    e66c:	e7da      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e66e:	4832      	ldr	r0, [pc, #200]	; (e738 <_sercom_get_default_pad+0x130>)
    e670:	e7d8      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e672:	2901      	cmp	r1, #1
    e674:	d007      	beq.n	e686 <_sercom_get_default_pad+0x7e>
    e676:	2900      	cmp	r1, #0
    e678:	d03f      	beq.n	e6fa <_sercom_get_default_pad+0xf2>
    e67a:	2902      	cmp	r1, #2
    e67c:	d005      	beq.n	e68a <_sercom_get_default_pad+0x82>
    e67e:	2903      	cmp	r1, #3
    e680:	d005      	beq.n	e68e <_sercom_get_default_pad+0x86>
	return 0;
    e682:	2000      	movs	r0, #0
    e684:	e7ce      	b.n	e624 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    e686:	482d      	ldr	r0, [pc, #180]	; (e73c <_sercom_get_default_pad+0x134>)
    e688:	e7cc      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e68a:	482d      	ldr	r0, [pc, #180]	; (e740 <_sercom_get_default_pad+0x138>)
    e68c:	e7ca      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e68e:	482d      	ldr	r0, [pc, #180]	; (e744 <_sercom_get_default_pad+0x13c>)
    e690:	e7c8      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e692:	2901      	cmp	r1, #1
    e694:	d007      	beq.n	e6a6 <_sercom_get_default_pad+0x9e>
    e696:	2900      	cmp	r1, #0
    e698:	d031      	beq.n	e6fe <_sercom_get_default_pad+0xf6>
    e69a:	2902      	cmp	r1, #2
    e69c:	d005      	beq.n	e6aa <_sercom_get_default_pad+0xa2>
    e69e:	2903      	cmp	r1, #3
    e6a0:	d005      	beq.n	e6ae <_sercom_get_default_pad+0xa6>
	return 0;
    e6a2:	2000      	movs	r0, #0
    e6a4:	e7be      	b.n	e624 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    e6a6:	4828      	ldr	r0, [pc, #160]	; (e748 <_sercom_get_default_pad+0x140>)
    e6a8:	e7bc      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e6aa:	4828      	ldr	r0, [pc, #160]	; (e74c <_sercom_get_default_pad+0x144>)
    e6ac:	e7ba      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e6ae:	4828      	ldr	r0, [pc, #160]	; (e750 <_sercom_get_default_pad+0x148>)
    e6b0:	e7b8      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e6b2:	2901      	cmp	r1, #1
    e6b4:	d007      	beq.n	e6c6 <_sercom_get_default_pad+0xbe>
    e6b6:	2900      	cmp	r1, #0
    e6b8:	d023      	beq.n	e702 <_sercom_get_default_pad+0xfa>
    e6ba:	2902      	cmp	r1, #2
    e6bc:	d005      	beq.n	e6ca <_sercom_get_default_pad+0xc2>
    e6be:	2903      	cmp	r1, #3
    e6c0:	d005      	beq.n	e6ce <_sercom_get_default_pad+0xc6>
	return 0;
    e6c2:	2000      	movs	r0, #0
    e6c4:	e7ae      	b.n	e624 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    e6c6:	4823      	ldr	r0, [pc, #140]	; (e754 <_sercom_get_default_pad+0x14c>)
    e6c8:	e7ac      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e6ca:	4823      	ldr	r0, [pc, #140]	; (e758 <_sercom_get_default_pad+0x150>)
    e6cc:	e7aa      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e6ce:	4823      	ldr	r0, [pc, #140]	; (e75c <_sercom_get_default_pad+0x154>)
    e6d0:	e7a8      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e6d2:	2901      	cmp	r1, #1
    e6d4:	d007      	beq.n	e6e6 <_sercom_get_default_pad+0xde>
    e6d6:	2900      	cmp	r1, #0
    e6d8:	d015      	beq.n	e706 <_sercom_get_default_pad+0xfe>
    e6da:	2902      	cmp	r1, #2
    e6dc:	d005      	beq.n	e6ea <_sercom_get_default_pad+0xe2>
    e6de:	2903      	cmp	r1, #3
    e6e0:	d005      	beq.n	e6ee <_sercom_get_default_pad+0xe6>
	return 0;
    e6e2:	2000      	movs	r0, #0
    e6e4:	e79e      	b.n	e624 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    e6e6:	481e      	ldr	r0, [pc, #120]	; (e760 <_sercom_get_default_pad+0x158>)
    e6e8:	e79c      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e6ea:	481e      	ldr	r0, [pc, #120]	; (e764 <_sercom_get_default_pad+0x15c>)
    e6ec:	e79a      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e6ee:	481e      	ldr	r0, [pc, #120]	; (e768 <_sercom_get_default_pad+0x160>)
    e6f0:	e798      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e6f2:	481e      	ldr	r0, [pc, #120]	; (e76c <_sercom_get_default_pad+0x164>)
    e6f4:	e796      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e6f6:	2003      	movs	r0, #3
    e6f8:	e794      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e6fa:	481d      	ldr	r0, [pc, #116]	; (e770 <_sercom_get_default_pad+0x168>)
    e6fc:	e792      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e6fe:	481d      	ldr	r0, [pc, #116]	; (e774 <_sercom_get_default_pad+0x16c>)
    e700:	e790      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e702:	481d      	ldr	r0, [pc, #116]	; (e778 <_sercom_get_default_pad+0x170>)
    e704:	e78e      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e706:	481d      	ldr	r0, [pc, #116]	; (e77c <_sercom_get_default_pad+0x174>)
    e708:	e78c      	b.n	e624 <_sercom_get_default_pad+0x1c>
    e70a:	46c0      	nop			; (mov r8, r8)
    e70c:	42001000 	.word	0x42001000
    e710:	42001800 	.word	0x42001800
    e714:	42001c00 	.word	0x42001c00
    e718:	42001400 	.word	0x42001400
    e71c:	42000800 	.word	0x42000800
    e720:	42000c00 	.word	0x42000c00
    e724:	00050003 	.word	0x00050003
    e728:	00060003 	.word	0x00060003
    e72c:	00070003 	.word	0x00070003
    e730:	00010003 	.word	0x00010003
    e734:	001e0003 	.word	0x001e0003
    e738:	001f0003 	.word	0x001f0003
    e73c:	00090003 	.word	0x00090003
    e740:	000a0003 	.word	0x000a0003
    e744:	000b0003 	.word	0x000b0003
    e748:	00110003 	.word	0x00110003
    e74c:	00120003 	.word	0x00120003
    e750:	00130003 	.word	0x00130003
    e754:	000d0003 	.word	0x000d0003
    e758:	000e0003 	.word	0x000e0003
    e75c:	000f0003 	.word	0x000f0003
    e760:	00170003 	.word	0x00170003
    e764:	00180003 	.word	0x00180003
    e768:	00190003 	.word	0x00190003
    e76c:	00040003 	.word	0x00040003
    e770:	00080003 	.word	0x00080003
    e774:	00100003 	.word	0x00100003
    e778:	000c0003 	.word	0x000c0003
    e77c:	00160003 	.word	0x00160003

0000e780 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    e780:	b530      	push	{r4, r5, lr}
    e782:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    e784:	4b0b      	ldr	r3, [pc, #44]	; (e7b4 <_sercom_get_sercom_inst_index+0x34>)
    e786:	466a      	mov	r2, sp
    e788:	cb32      	ldmia	r3!, {r1, r4, r5}
    e78a:	c232      	stmia	r2!, {r1, r4, r5}
    e78c:	cb32      	ldmia	r3!, {r1, r4, r5}
    e78e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    e790:	9b00      	ldr	r3, [sp, #0]
    e792:	4283      	cmp	r3, r0
    e794:	d00b      	beq.n	e7ae <_sercom_get_sercom_inst_index+0x2e>
    e796:	2301      	movs	r3, #1
    e798:	009a      	lsls	r2, r3, #2
    e79a:	4669      	mov	r1, sp
    e79c:	5852      	ldr	r2, [r2, r1]
    e79e:	4282      	cmp	r2, r0
    e7a0:	d006      	beq.n	e7b0 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    e7a2:	3301      	adds	r3, #1
    e7a4:	2b06      	cmp	r3, #6
    e7a6:	d1f7      	bne.n	e798 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    e7a8:	2000      	movs	r0, #0
}
    e7aa:	b007      	add	sp, #28
    e7ac:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    e7ae:	2300      	movs	r3, #0
			return i;
    e7b0:	b2d8      	uxtb	r0, r3
    e7b2:	e7fa      	b.n	e7aa <_sercom_get_sercom_inst_index+0x2a>
    e7b4:	000164a8 	.word	0x000164a8

0000e7b8 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    e7b8:	4770      	bx	lr
	...

0000e7bc <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    e7bc:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    e7be:	4b0a      	ldr	r3, [pc, #40]	; (e7e8 <_sercom_set_handler+0x2c>)
    e7c0:	781b      	ldrb	r3, [r3, #0]
    e7c2:	2b00      	cmp	r3, #0
    e7c4:	d10c      	bne.n	e7e0 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    e7c6:	4f09      	ldr	r7, [pc, #36]	; (e7ec <_sercom_set_handler+0x30>)
    e7c8:	4e09      	ldr	r6, [pc, #36]	; (e7f0 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    e7ca:	4d0a      	ldr	r5, [pc, #40]	; (e7f4 <_sercom_set_handler+0x38>)
    e7cc:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    e7ce:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    e7d0:	195a      	adds	r2, r3, r5
    e7d2:	6014      	str	r4, [r2, #0]
    e7d4:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    e7d6:	2b18      	cmp	r3, #24
    e7d8:	d1f9      	bne.n	e7ce <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    e7da:	2201      	movs	r2, #1
    e7dc:	4b02      	ldr	r3, [pc, #8]	; (e7e8 <_sercom_set_handler+0x2c>)
    e7de:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    e7e0:	0080      	lsls	r0, r0, #2
    e7e2:	4b02      	ldr	r3, [pc, #8]	; (e7ec <_sercom_set_handler+0x30>)
    e7e4:	50c1      	str	r1, [r0, r3]
}
    e7e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e7e8:	2000025e 	.word	0x2000025e
    e7ec:	20000260 	.word	0x20000260
    e7f0:	0000e7b9 	.word	0x0000e7b9
    e7f4:	200005dc 	.word	0x200005dc

0000e7f8 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    e7f8:	b500      	push	{lr}
    e7fa:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    e7fc:	2309      	movs	r3, #9
    e7fe:	466a      	mov	r2, sp
    e800:	7013      	strb	r3, [r2, #0]
    e802:	3301      	adds	r3, #1
    e804:	7053      	strb	r3, [r2, #1]
    e806:	3301      	adds	r3, #1
    e808:	7093      	strb	r3, [r2, #2]
    e80a:	3301      	adds	r3, #1
    e80c:	70d3      	strb	r3, [r2, #3]
    e80e:	3301      	adds	r3, #1
    e810:	7113      	strb	r3, [r2, #4]
    e812:	3301      	adds	r3, #1
    e814:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    e816:	4b03      	ldr	r3, [pc, #12]	; (e824 <_sercom_get_interrupt_vector+0x2c>)
    e818:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    e81a:	466b      	mov	r3, sp
    e81c:	5618      	ldrsb	r0, [r3, r0]
}
    e81e:	b003      	add	sp, #12
    e820:	bd00      	pop	{pc}
    e822:	46c0      	nop			; (mov r8, r8)
    e824:	0000e781 	.word	0x0000e781

0000e828 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    e828:	b510      	push	{r4, lr}
    e82a:	4b02      	ldr	r3, [pc, #8]	; (e834 <SERCOM0_Handler+0xc>)
    e82c:	681b      	ldr	r3, [r3, #0]
    e82e:	2000      	movs	r0, #0
    e830:	4798      	blx	r3
    e832:	bd10      	pop	{r4, pc}
    e834:	20000260 	.word	0x20000260

0000e838 <SERCOM1_Handler>:
    e838:	b510      	push	{r4, lr}
    e83a:	4b02      	ldr	r3, [pc, #8]	; (e844 <SERCOM1_Handler+0xc>)
    e83c:	685b      	ldr	r3, [r3, #4]
    e83e:	2001      	movs	r0, #1
    e840:	4798      	blx	r3
    e842:	bd10      	pop	{r4, pc}
    e844:	20000260 	.word	0x20000260

0000e848 <SERCOM2_Handler>:
    e848:	b510      	push	{r4, lr}
    e84a:	4b02      	ldr	r3, [pc, #8]	; (e854 <SERCOM2_Handler+0xc>)
    e84c:	689b      	ldr	r3, [r3, #8]
    e84e:	2002      	movs	r0, #2
    e850:	4798      	blx	r3
    e852:	bd10      	pop	{r4, pc}
    e854:	20000260 	.word	0x20000260

0000e858 <SERCOM3_Handler>:
    e858:	b510      	push	{r4, lr}
    e85a:	4b02      	ldr	r3, [pc, #8]	; (e864 <SERCOM3_Handler+0xc>)
    e85c:	68db      	ldr	r3, [r3, #12]
    e85e:	2003      	movs	r0, #3
    e860:	4798      	blx	r3
    e862:	bd10      	pop	{r4, pc}
    e864:	20000260 	.word	0x20000260

0000e868 <SERCOM4_Handler>:
    e868:	b510      	push	{r4, lr}
    e86a:	4b02      	ldr	r3, [pc, #8]	; (e874 <SERCOM4_Handler+0xc>)
    e86c:	691b      	ldr	r3, [r3, #16]
    e86e:	2004      	movs	r0, #4
    e870:	4798      	blx	r3
    e872:	bd10      	pop	{r4, pc}
    e874:	20000260 	.word	0x20000260

0000e878 <SERCOM5_Handler>:
    e878:	b510      	push	{r4, lr}
    e87a:	4b02      	ldr	r3, [pc, #8]	; (e884 <SERCOM5_Handler+0xc>)
    e87c:	695b      	ldr	r3, [r3, #20]
    e87e:	2005      	movs	r0, #5
    e880:	4798      	blx	r3
    e882:	bd10      	pop	{r4, pc}
    e884:	20000260 	.word	0x20000260

0000e888 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    e888:	b5f0      	push	{r4, r5, r6, r7, lr}
    e88a:	b08b      	sub	sp, #44	; 0x2c
    e88c:	0005      	movs	r5, r0
    e88e:	000c      	movs	r4, r1
    e890:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    e892:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    e894:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    e896:	201c      	movs	r0, #28
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    e898:	079b      	lsls	r3, r3, #30
    e89a:	d501      	bpl.n	e8a0 <spi_init+0x18>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    e89c:	b00b      	add	sp, #44	; 0x2c
    e89e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    e8a0:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    e8a2:	3817      	subs	r0, #23
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    e8a4:	07db      	lsls	r3, r3, #31
    e8a6:	d4f9      	bmi.n	e89c <spi_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    e8a8:	0008      	movs	r0, r1
    e8aa:	4b6f      	ldr	r3, [pc, #444]	; (ea68 <spi_init+0x1e0>)
    e8ac:	4798      	blx	r3
			PM->APBCMASK.reg |= mask;
    e8ae:	4a6f      	ldr	r2, [pc, #444]	; (ea6c <spi_init+0x1e4>)
    e8b0:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    e8b2:	1c87      	adds	r7, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    e8b4:	2301      	movs	r3, #1
    e8b6:	40bb      	lsls	r3, r7
    e8b8:	430b      	orrs	r3, r1
    e8ba:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    e8bc:	a909      	add	r1, sp, #36	; 0x24
    e8be:	2724      	movs	r7, #36	; 0x24
    e8c0:	5df3      	ldrb	r3, [r6, r7]
    e8c2:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    e8c4:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    e8c6:	b2c3      	uxtb	r3, r0
    e8c8:	9301      	str	r3, [sp, #4]
    e8ca:	0018      	movs	r0, r3
    e8cc:	4b68      	ldr	r3, [pc, #416]	; (ea70 <spi_init+0x1e8>)
    e8ce:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    e8d0:	9801      	ldr	r0, [sp, #4]
    e8d2:	4b68      	ldr	r3, [pc, #416]	; (ea74 <spi_init+0x1ec>)
    e8d4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    e8d6:	5df0      	ldrb	r0, [r6, r7]
    e8d8:	2100      	movs	r1, #0
    e8da:	4b67      	ldr	r3, [pc, #412]	; (ea78 <spi_init+0x1f0>)
    e8dc:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    e8de:	7833      	ldrb	r3, [r6, #0]
    e8e0:	2b01      	cmp	r3, #1
    e8e2:	d03f      	beq.n	e964 <spi_init+0xdc>
	if (config->mode == SPI_MODE_SLAVE) {
    e8e4:	7833      	ldrb	r3, [r6, #0]
    e8e6:	2b00      	cmp	r3, #0
    e8e8:	d103      	bne.n	e8f2 <spi_init+0x6a>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    e8ea:	6823      	ldr	r3, [r4, #0]
    e8ec:	2208      	movs	r2, #8
    e8ee:	4313      	orrs	r3, r2
    e8f0:	6023      	str	r3, [r4, #0]
    e8f2:	002b      	movs	r3, r5
    e8f4:	330c      	adds	r3, #12
    e8f6:	0029      	movs	r1, r5
    e8f8:	3128      	adds	r1, #40	; 0x28
		module->callback[i]        = NULL;
    e8fa:	2200      	movs	r2, #0
    e8fc:	c304      	stmia	r3!, {r2}
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    e8fe:	428b      	cmp	r3, r1
    e900:	d1fc      	bne.n	e8fc <spi_init+0x74>
	module->tx_buffer_ptr              = NULL;
    e902:	2300      	movs	r3, #0
    e904:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    e906:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    e908:	2400      	movs	r4, #0
    e90a:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    e90c:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    e90e:	3336      	adds	r3, #54	; 0x36
    e910:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    e912:	3301      	adds	r3, #1
    e914:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    e916:	3301      	adds	r3, #1
    e918:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    e91a:	3b35      	subs	r3, #53	; 0x35
    e91c:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    e91e:	712c      	strb	r4, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    e920:	6828      	ldr	r0, [r5, #0]
    e922:	4b51      	ldr	r3, [pc, #324]	; (ea68 <spi_init+0x1e0>)
    e924:	4798      	blx	r3
    e926:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    e928:	4954      	ldr	r1, [pc, #336]	; (ea7c <spi_init+0x1f4>)
    e92a:	4b55      	ldr	r3, [pc, #340]	; (ea80 <spi_init+0x1f8>)
    e92c:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    e92e:	00bf      	lsls	r7, r7, #2
    e930:	4b54      	ldr	r3, [pc, #336]	; (ea84 <spi_init+0x1fc>)
    e932:	50fd      	str	r5, [r7, r3]
	SercomSpi *const spi_module = &(module->hw->SPI);
    e934:	682f      	ldr	r7, [r5, #0]
    e936:	ab04      	add	r3, sp, #16
    e938:	2280      	movs	r2, #128	; 0x80
    e93a:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    e93c:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    e93e:	3a7f      	subs	r2, #127	; 0x7f
    e940:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    e942:	70dc      	strb	r4, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    e944:	7833      	ldrb	r3, [r6, #0]
    e946:	2b00      	cmp	r3, #0
    e948:	d102      	bne.n	e950 <spi_init+0xc8>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    e94a:	2200      	movs	r2, #0
    e94c:	ab04      	add	r3, sp, #16
    e94e:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    e950:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    e952:	9305      	str	r3, [sp, #20]
    e954:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    e956:	9306      	str	r3, [sp, #24]
    e958:	6b33      	ldr	r3, [r6, #48]	; 0x30
    e95a:	9307      	str	r3, [sp, #28]
    e95c:	6b73      	ldr	r3, [r6, #52]	; 0x34
    e95e:	9308      	str	r3, [sp, #32]
    e960:	2400      	movs	r4, #0
    e962:	e00b      	b.n	e97c <spi_init+0xf4>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    e964:	6823      	ldr	r3, [r4, #0]
    e966:	220c      	movs	r2, #12
    e968:	4313      	orrs	r3, r2
    e96a:	6023      	str	r3, [r4, #0]
    e96c:	e7ba      	b.n	e8e4 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    e96e:	0038      	movs	r0, r7
    e970:	4b45      	ldr	r3, [pc, #276]	; (ea88 <spi_init+0x200>)
    e972:	4798      	blx	r3
    e974:	e00a      	b.n	e98c <spi_init+0x104>
    e976:	3401      	adds	r4, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    e978:	2c04      	cmp	r4, #4
    e97a:	d010      	beq.n	e99e <spi_init+0x116>
    e97c:	b2e1      	uxtb	r1, r4
		uint32_t current_pinmux = pad_pinmuxes[pad];
    e97e:	00a3      	lsls	r3, r4, #2
    e980:	aa02      	add	r2, sp, #8
    e982:	200c      	movs	r0, #12
    e984:	1812      	adds	r2, r2, r0
    e986:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    e988:	2800      	cmp	r0, #0
    e98a:	d0f0      	beq.n	e96e <spi_init+0xe6>
		if (current_pinmux != PINMUX_UNUSED) {
    e98c:	1c43      	adds	r3, r0, #1
    e98e:	d0f2      	beq.n	e976 <spi_init+0xee>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    e990:	a904      	add	r1, sp, #16
    e992:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    e994:	0c00      	lsrs	r0, r0, #16
    e996:	b2c0      	uxtb	r0, r0
    e998:	4b3c      	ldr	r3, [pc, #240]	; (ea8c <spi_init+0x204>)
    e99a:	4798      	blx	r3
    e99c:	e7eb      	b.n	e976 <spi_init+0xee>
	module->mode             = config->mode;
    e99e:	7833      	ldrb	r3, [r6, #0]
    e9a0:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    e9a2:	7c33      	ldrb	r3, [r6, #16]
    e9a4:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    e9a6:	7cb3      	ldrb	r3, [r6, #18]
    e9a8:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    e9aa:	7d33      	ldrb	r3, [r6, #20]
    e9ac:	722b      	strb	r3, [r5, #8]
	uint16_t baud = 0;
    e9ae:	2200      	movs	r2, #0
    e9b0:	ab02      	add	r3, sp, #8
    e9b2:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    e9b4:	7833      	ldrb	r3, [r6, #0]
    e9b6:	2b01      	cmp	r3, #1
    e9b8:	d012      	beq.n	e9e0 <spi_init+0x158>
	if (config->mode == SPI_MODE_SLAVE) {
    e9ba:	7833      	ldrb	r3, [r6, #0]
    e9bc:	2b00      	cmp	r3, #0
    e9be:	d126      	bne.n	ea0e <spi_init+0x186>
		ctrla = config->mode_specific.slave.frame_format;
    e9c0:	69b0      	ldr	r0, [r6, #24]
		ctrlb = config->mode_specific.slave.address_mode;
    e9c2:	8bb2      	ldrh	r2, [r6, #28]
		spi_module->ADDR.reg |=
    e9c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    e9c6:	7ff1      	ldrb	r1, [r6, #31]
    e9c8:	0409      	lsls	r1, r1, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    e9ca:	7fb4      	ldrb	r4, [r6, #30]
    e9cc:	4321      	orrs	r1, r4
		spi_module->ADDR.reg |=
    e9ce:	4319      	orrs	r1, r3
    e9d0:	6279      	str	r1, [r7, #36]	; 0x24
		if (config->mode_specific.slave.preload_enable) {
    e9d2:	2320      	movs	r3, #32
    e9d4:	5cf3      	ldrb	r3, [r6, r3]
    e9d6:	2b00      	cmp	r3, #0
    e9d8:	d01b      	beq.n	ea12 <spi_init+0x18a>
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    e9da:	2340      	movs	r3, #64	; 0x40
    e9dc:	431a      	orrs	r2, r3
    e9de:	e018      	b.n	ea12 <spi_init+0x18a>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    e9e0:	6828      	ldr	r0, [r5, #0]
    e9e2:	4b21      	ldr	r3, [pc, #132]	; (ea68 <spi_init+0x1e0>)
    e9e4:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    e9e6:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    e9e8:	b2c0      	uxtb	r0, r0
    e9ea:	4b29      	ldr	r3, [pc, #164]	; (ea90 <spi_init+0x208>)
    e9ec:	4798      	blx	r3
    e9ee:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    e9f0:	ab02      	add	r3, sp, #8
    e9f2:	1d9a      	adds	r2, r3, #6
    e9f4:	69b0      	ldr	r0, [r6, #24]
    e9f6:	4b27      	ldr	r3, [pc, #156]	; (ea94 <spi_init+0x20c>)
    e9f8:	4798      	blx	r3
    e9fa:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    e9fc:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    e9fe:	2b00      	cmp	r3, #0
    ea00:	d000      	beq.n	ea04 <spi_init+0x17c>
    ea02:	e74b      	b.n	e89c <spi_init+0x14>
		spi_module->BAUD.reg = (uint8_t)baud;
    ea04:	ab02      	add	r3, sp, #8
    ea06:	3306      	adds	r3, #6
    ea08:	781b      	ldrb	r3, [r3, #0]
    ea0a:	733b      	strb	r3, [r7, #12]
    ea0c:	e7d5      	b.n	e9ba <spi_init+0x132>
	uint32_t ctrlb = 0;
    ea0e:	2200      	movs	r2, #0
	uint32_t ctrla = 0;
    ea10:	2000      	movs	r0, #0
	ctrla |= config->mux_setting;
    ea12:	6873      	ldr	r3, [r6, #4]
    ea14:	68b1      	ldr	r1, [r6, #8]
    ea16:	430b      	orrs	r3, r1
    ea18:	68f1      	ldr	r1, [r6, #12]
    ea1a:	430b      	orrs	r3, r1
    ea1c:	4303      	orrs	r3, r0
	ctrlb |= config->character_size;
    ea1e:	7c31      	ldrb	r1, [r6, #16]
    ea20:	430a      	orrs	r2, r1
	if (config->run_in_standby || system_is_debugger_present()) {
    ea22:	7c71      	ldrb	r1, [r6, #17]
    ea24:	2900      	cmp	r1, #0
    ea26:	d103      	bne.n	ea30 <spi_init+0x1a8>
    ea28:	491b      	ldr	r1, [pc, #108]	; (ea98 <spi_init+0x210>)
    ea2a:	7889      	ldrb	r1, [r1, #2]
    ea2c:	0789      	lsls	r1, r1, #30
    ea2e:	d501      	bpl.n	ea34 <spi_init+0x1ac>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    ea30:	2180      	movs	r1, #128	; 0x80
    ea32:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    ea34:	7cb1      	ldrb	r1, [r6, #18]
    ea36:	2900      	cmp	r1, #0
    ea38:	d002      	beq.n	ea40 <spi_init+0x1b8>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    ea3a:	2180      	movs	r1, #128	; 0x80
    ea3c:	0289      	lsls	r1, r1, #10
    ea3e:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    ea40:	7cf1      	ldrb	r1, [r6, #19]
    ea42:	2900      	cmp	r1, #0
    ea44:	d002      	beq.n	ea4c <spi_init+0x1c4>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    ea46:	2180      	movs	r1, #128	; 0x80
    ea48:	0089      	lsls	r1, r1, #2
    ea4a:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    ea4c:	7d31      	ldrb	r1, [r6, #20]
    ea4e:	2900      	cmp	r1, #0
    ea50:	d002      	beq.n	ea58 <spi_init+0x1d0>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    ea52:	2180      	movs	r1, #128	; 0x80
    ea54:	0189      	lsls	r1, r1, #6
    ea56:	430a      	orrs	r2, r1
	spi_module->CTRLA.reg |= ctrla;
    ea58:	6839      	ldr	r1, [r7, #0]
    ea5a:	430b      	orrs	r3, r1
    ea5c:	603b      	str	r3, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
    ea5e:	687b      	ldr	r3, [r7, #4]
    ea60:	431a      	orrs	r2, r3
    ea62:	607a      	str	r2, [r7, #4]
	return STATUS_OK;
    ea64:	2000      	movs	r0, #0
    ea66:	e719      	b.n	e89c <spi_init+0x14>
    ea68:	0000e781 	.word	0x0000e781
    ea6c:	40000400 	.word	0x40000400
    ea70:	0000fc99 	.word	0x0000fc99
    ea74:	0000fc0d 	.word	0x0000fc0d
    ea78:	0000e5bd 	.word	0x0000e5bd
    ea7c:	0000eebd 	.word	0x0000eebd
    ea80:	0000e7bd 	.word	0x0000e7bd
    ea84:	200005dc 	.word	0x200005dc
    ea88:	0000e609 	.word	0x0000e609
    ea8c:	0000fd91 	.word	0x0000fd91
    ea90:	0000fcb5 	.word	0x0000fcb5
    ea94:	0000e4ff 	.word	0x0000e4ff
    ea98:	41002000 	.word	0x41002000

0000ea9c <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    ea9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ea9e:	46d6      	mov	lr, sl
    eaa0:	464f      	mov	r7, r9
    eaa2:	b580      	push	{r7, lr}
    eaa4:	b083      	sub	sp, #12
    eaa6:	468c      	mov	ip, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    eaa8:	2538      	movs	r5, #56	; 0x38
    eaaa:	5d46      	ldrb	r6, [r0, r5]
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    eaac:	3d33      	subs	r5, #51	; 0x33
	if (module->status == STATUS_BUSY) {
    eaae:	2e05      	cmp	r6, #5
    eab0:	d075      	beq.n	eb9e <spi_read_buffer_wait+0x102>
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    eab2:	3512      	adds	r5, #18
	if (length == 0) {
    eab4:	2a00      	cmp	r2, #0
    eab6:	d072      	beq.n	eb9e <spi_read_buffer_wait+0x102>
	}

	if (!(module->receiver_enabled)) {
    eab8:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    eaba:	3505      	adds	r5, #5
	if (!(module->receiver_enabled)) {
    eabc:	2c00      	cmp	r4, #0
    eabe:	d06e      	beq.n	eb9e <spi_read_buffer_wait+0x102>
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    eac0:	7944      	ldrb	r4, [r0, #5]
    eac2:	2c00      	cmp	r4, #0
    eac4:	d103      	bne.n	eace <spi_read_buffer_wait+0x32>
	SercomSpi *const spi_module = &(module->hw->SPI);
    eac6:	6804      	ldr	r4, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    eac8:	7e25      	ldrb	r5, [r4, #24]
    eaca:	07a9      	lsls	r1, r5, #30
    eacc:	d40a      	bmi.n	eae4 <spi_read_buffer_wait+0x48>
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    eace:	3a01      	subs	r2, #1
    ead0:	b294      	uxth	r4, r2
    ead2:	2600      	movs	r6, #0

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    ead4:	2204      	movs	r2, #4
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    ead6:	2102      	movs	r1, #2
    ead8:	4689      	mov	r9, r1
			while (!spi_is_ready_to_write(module)) {
    eada:	2701      	movs	r7, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    eadc:	05db      	lsls	r3, r3, #23
    eade:	0ddb      	lsrs	r3, r3, #23
    eae0:	469a      	mov	sl, r3
    eae2:	e037      	b.n	eb54 <spi_read_buffer_wait+0xb8>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    eae4:	2502      	movs	r5, #2
    eae6:	7625      	strb	r5, [r4, #24]
    eae8:	e7f1      	b.n	eace <spi_read_buffer_wait+0x32>
	SercomSpi *const spi_module = &(module->hw->SPI);
    eaea:	6801      	ldr	r1, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    eaec:	7e0b      	ldrb	r3, [r1, #24]
			while (!spi_is_ready_to_write(module)) {
    eaee:	423b      	tst	r3, r7
    eaf0:	d0fc      	beq.n	eaec <spi_read_buffer_wait+0x50>
    eaf2:	7e0b      	ldrb	r3, [r1, #24]
	if (!spi_is_ready_to_write(module)) {
    eaf4:	423b      	tst	r3, r7
    eaf6:	d009      	beq.n	eb0c <spi_read_buffer_wait+0x70>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    eaf8:	4653      	mov	r3, sl
    eafa:	628b      	str	r3, [r1, #40]	; 0x28
    eafc:	e02d      	b.n	eb5a <spi_read_buffer_wait+0xbe>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    eafe:	7e0b      	ldrb	r3, [r1, #24]
			if (spi_is_write_complete(module)) {
    eb00:	464d      	mov	r5, r9
    eb02:	422b      	tst	r3, r5
    eb04:	d138      	bne.n	eb78 <spi_read_buffer_wait+0xdc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    eb06:	7e0b      	ldrb	r3, [r1, #24]
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
    eb08:	4213      	tst	r3, r2
    eb0a:	d045      	beq.n	eb98 <spi_read_buffer_wait+0xfc>
	SercomSpi *const spi_module = &(module->hw->SPI);
    eb0c:	6801      	ldr	r1, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    eb0e:	7e0b      	ldrb	r3, [r1, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    eb10:	4213      	tst	r3, r2
    eb12:	d0fc      	beq.n	eb0e <spi_read_buffer_wait+0x72>
    eb14:	7e0b      	ldrb	r3, [r1, #24]
	if (!spi_is_ready_to_read(module)) {
    eb16:	4213      	tst	r3, r2
    eb18:	d040      	beq.n	eb9c <spi_read_buffer_wait+0x100>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    eb1a:	8b4b      	ldrh	r3, [r1, #26]
	enum status_code retval = STATUS_OK;
    eb1c:	2500      	movs	r5, #0
    eb1e:	9501      	str	r5, [sp, #4]
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    eb20:	4213      	tst	r3, r2
    eb22:	d002      	beq.n	eb2a <spi_read_buffer_wait+0x8e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    eb24:	834a      	strh	r2, [r1, #26]
		retval = STATUS_ERR_OVERFLOW;
    eb26:	231e      	movs	r3, #30
    eb28:	9301      	str	r3, [sp, #4]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    eb2a:	7983      	ldrb	r3, [r0, #6]
    eb2c:	2b01      	cmp	r3, #1
    eb2e:	d027      	beq.n	eb80 <spi_read_buffer_wait+0xe4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    eb30:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    eb32:	b2db      	uxtb	r3, r3
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    eb34:	9901      	ldr	r1, [sp, #4]
    eb36:	2900      	cmp	r1, #0
    eb38:	d137      	bne.n	ebaa <spi_read_buffer_wait+0x10e>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    eb3a:	1c75      	adds	r5, r6, #1
    eb3c:	b2ad      	uxth	r5, r5
    eb3e:	4661      	mov	r1, ip
    eb40:	558b      	strb	r3, [r1, r6]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    eb42:	7981      	ldrb	r1, [r0, #6]
    eb44:	2901      	cmp	r1, #1
    eb46:	d01f      	beq.n	eb88 <spi_read_buffer_wait+0xec>
		rx_data[rx_pos++] = received_data;
    eb48:	002e      	movs	r6, r5
	while (length--) {
    eb4a:	3c01      	subs	r4, #1
    eb4c:	b2a4      	uxth	r4, r4
    eb4e:	4b18      	ldr	r3, [pc, #96]	; (ebb0 <spi_read_buffer_wait+0x114>)
    eb50:	429c      	cmp	r4, r3
    eb52:	d01f      	beq.n	eb94 <spi_read_buffer_wait+0xf8>
		if (module->mode == SPI_MODE_MASTER) {
    eb54:	7943      	ldrb	r3, [r0, #5]
    eb56:	2b01      	cmp	r3, #1
    eb58:	d0c7      	beq.n	eaea <spi_read_buffer_wait+0x4e>
		if (module->mode == SPI_MODE_SLAVE) {
    eb5a:	7943      	ldrb	r3, [r0, #5]
    eb5c:	2b00      	cmp	r3, #0
    eb5e:	d1d5      	bne.n	eb0c <spi_read_buffer_wait+0x70>
	SercomSpi *const spi_module = &(module->hw->SPI);
    eb60:	6801      	ldr	r1, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    eb62:	7e0b      	ldrb	r3, [r1, #24]
				if (spi_is_ready_to_read(module)) {
    eb64:	4213      	tst	r3, r2
    eb66:	d1ca      	bne.n	eafe <spi_read_buffer_wait+0x62>
    eb68:	4b12      	ldr	r3, [pc, #72]	; (ebb4 <spi_read_buffer_wait+0x118>)
    eb6a:	7e0d      	ldrb	r5, [r1, #24]
    eb6c:	4215      	tst	r5, r2
    eb6e:	d1c6      	bne.n	eafe <spi_read_buffer_wait+0x62>
    eb70:	3b01      	subs	r3, #1
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    eb72:	2b00      	cmp	r3, #0
    eb74:	d1f9      	bne.n	eb6a <spi_read_buffer_wait+0xce>
    eb76:	e7c2      	b.n	eafe <spi_read_buffer_wait+0x62>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    eb78:	2302      	movs	r3, #2
    eb7a:	760b      	strb	r3, [r1, #24]
				return STATUS_ABORTED;
    eb7c:	2504      	movs	r5, #4
    eb7e:	e00e      	b.n	eb9e <spi_read_buffer_wait+0x102>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    eb80:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    eb82:	05db      	lsls	r3, r3, #23
    eb84:	0ddb      	lsrs	r3, r3, #23
    eb86:	e7d5      	b.n	eb34 <spi_read_buffer_wait+0x98>
			rx_data[rx_pos++] = (received_data >> 8);
    eb88:	3602      	adds	r6, #2
    eb8a:	b2b6      	uxth	r6, r6
    eb8c:	0a1b      	lsrs	r3, r3, #8
    eb8e:	4661      	mov	r1, ip
    eb90:	554b      	strb	r3, [r1, r5]
    eb92:	e7da      	b.n	eb4a <spi_read_buffer_wait+0xae>
    eb94:	9d01      	ldr	r5, [sp, #4]
    eb96:	e002      	b.n	eb9e <spi_read_buffer_wait+0x102>
				return STATUS_ERR_TIMEOUT;
    eb98:	2512      	movs	r5, #18
    eb9a:	e000      	b.n	eb9e <spi_read_buffer_wait+0x102>
		return STATUS_ERR_IO;
    eb9c:	2510      	movs	r5, #16
		}
	}

	return STATUS_OK;
}
    eb9e:	0028      	movs	r0, r5
    eba0:	b003      	add	sp, #12
    eba2:	bc0c      	pop	{r2, r3}
    eba4:	4691      	mov	r9, r2
    eba6:	469a      	mov	sl, r3
    eba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ebaa:	9d01      	ldr	r5, [sp, #4]
    ebac:	e7f7      	b.n	eb9e <spi_read_buffer_wait+0x102>
    ebae:	46c0      	nop			; (mov r8, r8)
    ebb0:	0000ffff 	.word	0x0000ffff
    ebb4:	00002710 	.word	0x00002710

0000ebb8 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    ebb8:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    ebba:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    ebbc:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    ebbe:	2c01      	cmp	r4, #1
    ebc0:	d001      	beq.n	ebc6 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    ebc2:	0018      	movs	r0, r3
    ebc4:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    ebc6:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    ebc8:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    ebca:	2c00      	cmp	r4, #0
    ebcc:	d1f9      	bne.n	ebc2 <spi_select_slave+0xa>
		if (select) {
    ebce:	2a00      	cmp	r2, #0
    ebd0:	d058      	beq.n	ec84 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    ebd2:	784b      	ldrb	r3, [r1, #1]
    ebd4:	2b00      	cmp	r3, #0
    ebd6:	d044      	beq.n	ec62 <spi_select_slave+0xaa>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    ebd8:	6803      	ldr	r3, [r0, #0]
    ebda:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    ebdc:	07db      	lsls	r3, r3, #31
    ebde:	d410      	bmi.n	ec02 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    ebe0:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    ebe2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    ebe4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    ebe6:	2900      	cmp	r1, #0
    ebe8:	d104      	bne.n	ebf4 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    ebea:	0953      	lsrs	r3, r2, #5
    ebec:	01db      	lsls	r3, r3, #7
    ebee:	492e      	ldr	r1, [pc, #184]	; (eca8 <spi_select_slave+0xf0>)
    ebf0:	468c      	mov	ip, r1
    ebf2:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    ebf4:	211f      	movs	r1, #31
    ebf6:	4011      	ands	r1, r2
    ebf8:	2201      	movs	r2, #1
    ebfa:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    ebfc:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    ebfe:	2305      	movs	r3, #5
    ec00:	e7df      	b.n	ebc2 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    ec02:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    ec04:	09d4      	lsrs	r4, r2, #7
		return NULL;
    ec06:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    ec08:	2c00      	cmp	r4, #0
    ec0a:	d104      	bne.n	ec16 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    ec0c:	0953      	lsrs	r3, r2, #5
    ec0e:	01db      	lsls	r3, r3, #7
    ec10:	4c25      	ldr	r4, [pc, #148]	; (eca8 <spi_select_slave+0xf0>)
    ec12:	46a4      	mov	ip, r4
    ec14:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    ec16:	241f      	movs	r4, #31
    ec18:	4014      	ands	r4, r2
    ec1a:	2201      	movs	r2, #1
    ec1c:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    ec1e:	615a      	str	r2, [r3, #20]
	SercomSpi *const spi_module = &(module->hw->SPI);
    ec20:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    ec22:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    ec24:	07d2      	lsls	r2, r2, #31
    ec26:	d501      	bpl.n	ec2c <spi_select_slave+0x74>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    ec28:	788a      	ldrb	r2, [r1, #2]
    ec2a:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    ec2c:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    ec2e:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    ec30:	2a00      	cmp	r2, #0
    ec32:	d1c6      	bne.n	ebc2 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    ec34:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    ec36:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    ec38:	7e13      	ldrb	r3, [r2, #24]
    ec3a:	420b      	tst	r3, r1
    ec3c:	d0fc      	beq.n	ec38 <spi_select_slave+0x80>
    ec3e:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    ec40:	2300      	movs	r3, #0
	if (!spi_is_ready_to_read(module)) {
    ec42:	0749      	lsls	r1, r1, #29
    ec44:	d5bd      	bpl.n	ebc2 <spi_select_slave+0xa>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    ec46:	8b53      	ldrh	r3, [r2, #26]
    ec48:	075b      	lsls	r3, r3, #29
    ec4a:	d501      	bpl.n	ec50 <spi_select_slave+0x98>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    ec4c:	2304      	movs	r3, #4
    ec4e:	8353      	strh	r3, [r2, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    ec50:	7983      	ldrb	r3, [r0, #6]
    ec52:	2b01      	cmp	r3, #1
    ec54:	d002      	beq.n	ec5c <spi_select_slave+0xa4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    ec56:	6a93      	ldr	r3, [r2, #40]	; 0x28
    ec58:	2300      	movs	r3, #0
    ec5a:	e7b2      	b.n	ebc2 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    ec5c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    ec5e:	2300      	movs	r3, #0
    ec60:	e7af      	b.n	ebc2 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    ec62:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    ec64:	09d1      	lsrs	r1, r2, #7
		return NULL;
    ec66:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    ec68:	2900      	cmp	r1, #0
    ec6a:	d104      	bne.n	ec76 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    ec6c:	0953      	lsrs	r3, r2, #5
    ec6e:	01db      	lsls	r3, r3, #7
    ec70:	490d      	ldr	r1, [pc, #52]	; (eca8 <spi_select_slave+0xf0>)
    ec72:	468c      	mov	ip, r1
    ec74:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    ec76:	211f      	movs	r1, #31
    ec78:	4011      	ands	r1, r2
    ec7a:	2201      	movs	r2, #1
    ec7c:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    ec7e:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    ec80:	2300      	movs	r3, #0
    ec82:	e79e      	b.n	ebc2 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    ec84:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    ec86:	09d1      	lsrs	r1, r2, #7
		return NULL;
    ec88:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    ec8a:	2900      	cmp	r1, #0
    ec8c:	d104      	bne.n	ec98 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    ec8e:	0953      	lsrs	r3, r2, #5
    ec90:	01db      	lsls	r3, r3, #7
    ec92:	4905      	ldr	r1, [pc, #20]	; (eca8 <spi_select_slave+0xf0>)
    ec94:	468c      	mov	ip, r1
    ec96:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    ec98:	211f      	movs	r1, #31
    ec9a:	4011      	ands	r1, r2
    ec9c:	2201      	movs	r2, #1
    ec9e:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    eca0:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    eca2:	2300      	movs	r3, #0
    eca4:	e78d      	b.n	ebc2 <spi_select_slave+0xa>
    eca6:	46c0      	nop			; (mov r8, r8)
    eca8:	41004400 	.word	0x41004400

0000ecac <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    ecac:	b5f0      	push	{r4, r5, r6, r7, lr}
    ecae:	46de      	mov	lr, fp
    ecb0:	4657      	mov	r7, sl
    ecb2:	464e      	mov	r6, r9
    ecb4:	4645      	mov	r5, r8
    ecb6:	b5e0      	push	{r5, r6, r7, lr}
    ecb8:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    ecba:	2338      	movs	r3, #56	; 0x38
    ecbc:	5cc4      	ldrb	r4, [r0, r3]
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    ecbe:	3b33      	subs	r3, #51	; 0x33
	if (module->status == STATUS_BUSY) {
    ecc0:	2c05      	cmp	r4, #5
    ecc2:	d002      	beq.n	ecca <spi_write_buffer_wait+0x1e>
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    ecc4:	3312      	adds	r3, #18
	if (length == 0) {
    ecc6:	2a00      	cmp	r2, #0
    ecc8:	d107      	bne.n	ecda <spi_write_buffer_wait+0x2e>
			}
		}
	}
#  endif
	return STATUS_OK;
}
    ecca:	0018      	movs	r0, r3
    eccc:	b003      	add	sp, #12
    ecce:	bc3c      	pop	{r2, r3, r4, r5}
    ecd0:	4690      	mov	r8, r2
    ecd2:	4699      	mov	r9, r3
    ecd4:	46a2      	mov	sl, r4
    ecd6:	46ab      	mov	fp, r5
    ecd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    ecda:	7943      	ldrb	r3, [r0, #5]
    ecdc:	2b00      	cmp	r3, #0
    ecde:	d103      	bne.n	ece8 <spi_write_buffer_wait+0x3c>
	SercomSpi *const spi_module = &(module->hw->SPI);
    ece0:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    ece2:	7e1c      	ldrb	r4, [r3, #24]
    ece4:	07a4      	lsls	r4, r4, #30
    ece6:	d40a      	bmi.n	ecfe <spi_write_buffer_wait+0x52>
						data_to_send = tx_data[tx_pos++];
    ece8:	4693      	mov	fp, r2
    ecea:	2400      	movs	r4, #0
				if (spi_is_ready_to_write(module)) {
    ecec:	2301      	movs	r3, #1
			if (spi_is_write_complete(module)) {
    ecee:	2502      	movs	r5, #2
    ecf0:	46ac      	mov	ip, r5
					if (spi_is_ready_to_read(module)) {
    ecf2:	3502      	adds	r5, #2
    ecf4:	46a8      	mov	r8, r5
    ecf6:	3a01      	subs	r2, #1
    ecf8:	b292      	uxth	r2, r2
    ecfa:	468a      	mov	sl, r1
    ecfc:	e023      	b.n	ed46 <spi_write_buffer_wait+0x9a>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    ecfe:	2402      	movs	r4, #2
    ed00:	761c      	strb	r4, [r3, #24]
    ed02:	e7f1      	b.n	ece8 <spi_write_buffer_wait+0x3c>
    ed04:	7e35      	ldrb	r5, [r6, #24]
			if (spi_is_write_complete(module)) {
    ed06:	4661      	mov	r1, ip
    ed08:	420d      	tst	r5, r1
    ed0a:	d12e      	bne.n	ed6a <spi_write_buffer_wait+0xbe>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    ed0c:	7e35      	ldrb	r5, [r6, #24]
			if (!spi_is_ready_to_write(module)) {
    ed0e:	421d      	tst	r5, r3
    ed10:	d100      	bne.n	ed14 <spi_write_buffer_wait+0x68>
    ed12:	e0c2      	b.n	ee9a <spi_write_buffer_wait+0x1ee>
	SercomSpi *const spi_module = &(module->hw->SPI);
    ed14:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    ed16:	7e35      	ldrb	r5, [r6, #24]
		while (!spi_is_ready_to_write(module)) {
    ed18:	421d      	tst	r5, r3
    ed1a:	d0fc      	beq.n	ed16 <spi_write_buffer_wait+0x6a>
		uint16_t data_to_send = tx_data[tx_pos++];
    ed1c:	1c67      	adds	r7, r4, #1
    ed1e:	b2bf      	uxth	r7, r7
    ed20:	4651      	mov	r1, sl
    ed22:	5d0d      	ldrb	r5, [r1, r4]
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    ed24:	7981      	ldrb	r1, [r0, #6]
    ed26:	2901      	cmp	r1, #1
    ed28:	d023      	beq.n	ed72 <spi_write_buffer_wait+0xc6>
		uint16_t data_to_send = tx_data[tx_pos++];
    ed2a:	b2ad      	uxth	r5, r5
    ed2c:	003c      	movs	r4, r7
    ed2e:	7e37      	ldrb	r7, [r6, #24]
	if (!spi_is_ready_to_write(module)) {
    ed30:	421f      	tst	r7, r3
    ed32:	d002      	beq.n	ed3a <spi_write_buffer_wait+0x8e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    ed34:	05ed      	lsls	r5, r5, #23
    ed36:	0ded      	lsrs	r5, r5, #23
    ed38:	62b5      	str	r5, [r6, #40]	; 0x28
    ed3a:	1e55      	subs	r5, r2, #1
    ed3c:	b2ad      	uxth	r5, r5
		if (module->receiver_enabled) {
    ed3e:	79c6      	ldrb	r6, [r0, #7]
    ed40:	2e00      	cmp	r6, #0
    ed42:	d11d      	bne.n	ed80 <spi_write_buffer_wait+0xd4>
    ed44:	002a      	movs	r2, r5
	while (length--) {
    ed46:	4d5a      	ldr	r5, [pc, #360]	; (eeb0 <spi_write_buffer_wait+0x204>)
    ed48:	42aa      	cmp	r2, r5
    ed4a:	d070      	beq.n	ee2e <spi_write_buffer_wait+0x182>
		if (module->mode == SPI_MODE_SLAVE) {
    ed4c:	7945      	ldrb	r5, [r0, #5]
    ed4e:	2d00      	cmp	r5, #0
    ed50:	d1e0      	bne.n	ed14 <spi_write_buffer_wait+0x68>
	SercomSpi *const spi_module = &(module->hw->SPI);
    ed52:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    ed54:	7e35      	ldrb	r5, [r6, #24]
				if (spi_is_ready_to_write(module)) {
    ed56:	421d      	tst	r5, r3
    ed58:	d1d4      	bne.n	ed04 <spi_write_buffer_wait+0x58>
    ed5a:	4d56      	ldr	r5, [pc, #344]	; (eeb4 <spi_write_buffer_wait+0x208>)
    ed5c:	7e37      	ldrb	r7, [r6, #24]
    ed5e:	421f      	tst	r7, r3
    ed60:	d1d0      	bne.n	ed04 <spi_write_buffer_wait+0x58>
    ed62:	3d01      	subs	r5, #1
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    ed64:	2d00      	cmp	r5, #0
    ed66:	d1f9      	bne.n	ed5c <spi_write_buffer_wait+0xb0>
    ed68:	e7cc      	b.n	ed04 <spi_write_buffer_wait+0x58>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    ed6a:	2302      	movs	r3, #2
    ed6c:	7633      	strb	r3, [r6, #24]
				return STATUS_ABORTED;
    ed6e:	3302      	adds	r3, #2
    ed70:	e7ab      	b.n	ecca <spi_write_buffer_wait+0x1e>
			data_to_send |= (tx_data[tx_pos++] << 8);
    ed72:	3402      	adds	r4, #2
    ed74:	b2a4      	uxth	r4, r4
    ed76:	4651      	mov	r1, sl
    ed78:	5dcf      	ldrb	r7, [r1, r7]
    ed7a:	023f      	lsls	r7, r7, #8
    ed7c:	433d      	orrs	r5, r7
    ed7e:	e7d6      	b.n	ed2e <spi_write_buffer_wait+0x82>
    ed80:	4651      	mov	r1, sl
			if (module->mode == SPI_MODE_SLAVE) {
    ed82:	7945      	ldrb	r5, [r0, #5]
    ed84:	2d00      	cmp	r5, #0
    ed86:	d137      	bne.n	edf8 <spi_write_buffer_wait+0x14c>
    ed88:	4d4b      	ldr	r5, [pc, #300]	; (eeb8 <spi_write_buffer_wait+0x20c>)
    ed8a:	9101      	str	r1, [sp, #4]
    ed8c:	e012      	b.n	edb4 <spi_write_buffer_wait+0x108>
							data_to_send |= (tx_data[tx_pos++] << 8);
    ed8e:	3402      	adds	r4, #2
    ed90:	b2a4      	uxth	r4, r4
    ed92:	4649      	mov	r1, r9
    ed94:	9f01      	ldr	r7, [sp, #4]
    ed96:	5c79      	ldrb	r1, [r7, r1]
    ed98:	0209      	lsls	r1, r1, #8
    ed9a:	9f00      	ldr	r7, [sp, #0]
    ed9c:	430f      	orrs	r7, r1
    ed9e:	e01b      	b.n	edd8 <spi_write_buffer_wait+0x12c>
						length--;
    eda0:	3a01      	subs	r2, #1
    eda2:	b292      	uxth	r2, r2
	SercomSpi *const spi_module = &(module->hw->SPI);
    eda4:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    eda6:	7e37      	ldrb	r7, [r6, #24]
					if (spi_is_ready_to_read(module)) {
    eda8:	4641      	mov	r1, r8
    edaa:	420f      	tst	r7, r1
    edac:	d11b      	bne.n	ede6 <spi_write_buffer_wait+0x13a>
    edae:	3d01      	subs	r5, #1
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    edb0:	2d00      	cmp	r5, #0
    edb2:	d018      	beq.n	ede6 <spi_write_buffer_wait+0x13a>
					if (length && spi_is_ready_to_write(module)) {
    edb4:	2a00      	cmp	r2, #0
    edb6:	d0f5      	beq.n	eda4 <spi_write_buffer_wait+0xf8>
	SercomSpi *const spi_module = &(module->hw->SPI);
    edb8:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    edba:	7e37      	ldrb	r7, [r6, #24]
    edbc:	421f      	tst	r7, r3
    edbe:	d0f1      	beq.n	eda4 <spi_write_buffer_wait+0xf8>
						data_to_send = tx_data[tx_pos++];
    edc0:	1c67      	adds	r7, r4, #1
    edc2:	b2b9      	uxth	r1, r7
    edc4:	4689      	mov	r9, r1
    edc6:	9901      	ldr	r1, [sp, #4]
    edc8:	5d09      	ldrb	r1, [r1, r4]
    edca:	9100      	str	r1, [sp, #0]
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    edcc:	7981      	ldrb	r1, [r0, #6]
    edce:	2901      	cmp	r1, #1
    edd0:	d0dd      	beq.n	ed8e <spi_write_buffer_wait+0xe2>
						data_to_send = tx_data[tx_pos++];
    edd2:	4669      	mov	r1, sp
    edd4:	880f      	ldrh	r7, [r1, #0]
    edd6:	464c      	mov	r4, r9
    edd8:	7e31      	ldrb	r1, [r6, #24]
	if (!spi_is_ready_to_write(module)) {
    edda:	4219      	tst	r1, r3
    eddc:	d0e0      	beq.n	eda0 <spi_write_buffer_wait+0xf4>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    edde:	05ff      	lsls	r7, r7, #23
    ede0:	0dff      	lsrs	r7, r7, #23
    ede2:	62b7      	str	r7, [r6, #40]	; 0x28
    ede4:	e7dc      	b.n	eda0 <spi_write_buffer_wait+0xf4>
    ede6:	9901      	ldr	r1, [sp, #4]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    ede8:	7e35      	ldrb	r5, [r6, #24]
				if (spi_is_write_complete(module)) {
    edea:	4667      	mov	r7, ip
    edec:	423d      	tst	r5, r7
    edee:	d118      	bne.n	ee22 <spi_write_buffer_wait+0x176>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    edf0:	7e35      	ldrb	r5, [r6, #24]
				if (!spi_is_ready_to_read(module)) {
    edf2:	4646      	mov	r6, r8
    edf4:	4235      	tst	r5, r6
    edf6:	d052      	beq.n	ee9e <spi_write_buffer_wait+0x1f2>
	SercomSpi *const spi_module = &(module->hw->SPI);
    edf8:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    edfa:	7e35      	ldrb	r5, [r6, #24]
			while (!spi_is_ready_to_read(module)) {
    edfc:	4647      	mov	r7, r8
    edfe:	423d      	tst	r5, r7
    ee00:	d0fb      	beq.n	edfa <spi_write_buffer_wait+0x14e>
    ee02:	7e35      	ldrb	r5, [r6, #24]
	if (!spi_is_ready_to_read(module)) {
    ee04:	423d      	tst	r5, r7
    ee06:	d007      	beq.n	ee18 <spi_write_buffer_wait+0x16c>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    ee08:	8b75      	ldrh	r5, [r6, #26]
    ee0a:	423d      	tst	r5, r7
    ee0c:	d000      	beq.n	ee10 <spi_write_buffer_wait+0x164>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    ee0e:	8377      	strh	r7, [r6, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    ee10:	7985      	ldrb	r5, [r0, #6]
    ee12:	2d01      	cmp	r5, #1
    ee14:	d009      	beq.n	ee2a <spi_write_buffer_wait+0x17e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    ee16:	6ab5      	ldr	r5, [r6, #40]	; 0x28
			flush_length--;
    ee18:	465d      	mov	r5, fp
    ee1a:	3d01      	subs	r5, #1
    ee1c:	b2ad      	uxth	r5, r5
    ee1e:	46ab      	mov	fp, r5
    ee20:	e769      	b.n	ecf6 <spi_write_buffer_wait+0x4a>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    ee22:	2302      	movs	r3, #2
    ee24:	7633      	strb	r3, [r6, #24]
					return STATUS_ABORTED;
    ee26:	3302      	adds	r3, #2
    ee28:	e74f      	b.n	ecca <spi_write_buffer_wait+0x1e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    ee2a:	6ab5      	ldr	r5, [r6, #40]	; 0x28
    ee2c:	e7f4      	b.n	ee18 <spi_write_buffer_wait+0x16c>
	if (module->mode == SPI_MODE_MASTER) {
    ee2e:	7943      	ldrb	r3, [r0, #5]
    ee30:	2b01      	cmp	r3, #1
    ee32:	d00b      	beq.n	ee4c <spi_write_buffer_wait+0x1a0>
	if (module->mode == SPI_MODE_SLAVE) {
    ee34:	2b00      	cmp	r3, #0
    ee36:	d134      	bne.n	eea2 <spi_write_buffer_wait+0x1f6>
		if (module->receiver_enabled) {
    ee38:	79c2      	ldrb	r2, [r0, #7]
    ee3a:	2a00      	cmp	r2, #0
    ee3c:	d100      	bne.n	ee40 <spi_write_buffer_wait+0x194>
    ee3e:	e744      	b.n	ecca <spi_write_buffer_wait+0x1e>
					if (spi_is_ready_to_read(module)) {
    ee40:	2404      	movs	r4, #4
			while (flush_length) {
    ee42:	465b      	mov	r3, fp
    ee44:	465d      	mov	r5, fp
    ee46:	2b00      	cmp	r3, #0
    ee48:	d119      	bne.n	ee7e <spi_write_buffer_wait+0x1d2>
    ee4a:	e73e      	b.n	ecca <spi_write_buffer_wait+0x1e>
	SercomSpi *const spi_module = &(module->hw->SPI);
    ee4c:	6801      	ldr	r1, [r0, #0]
		while (!spi_is_write_complete(module)) {
    ee4e:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    ee50:	7e0b      	ldrb	r3, [r1, #24]
    ee52:	4213      	tst	r3, r2
    ee54:	d0fc      	beq.n	ee50 <spi_write_buffer_wait+0x1a4>
	return STATUS_OK;
    ee56:	2300      	movs	r3, #0
    ee58:	e737      	b.n	ecca <spi_write_buffer_wait+0x1e>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    ee5a:	7e0b      	ldrb	r3, [r1, #24]
				if (!spi_is_ready_to_read(module)) {
    ee5c:	4223      	tst	r3, r4
    ee5e:	d022      	beq.n	eea6 <spi_write_buffer_wait+0x1fa>
    ee60:	7e0b      	ldrb	r3, [r1, #24]
	if (!spi_is_ready_to_read(module)) {
    ee62:	4223      	tst	r3, r4
    ee64:	d007      	beq.n	ee76 <spi_write_buffer_wait+0x1ca>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    ee66:	8b4b      	ldrh	r3, [r1, #26]
    ee68:	4223      	tst	r3, r4
    ee6a:	d000      	beq.n	ee6e <spi_write_buffer_wait+0x1c2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    ee6c:	834c      	strh	r4, [r1, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    ee6e:	7983      	ldrb	r3, [r0, #6]
    ee70:	2b01      	cmp	r3, #1
    ee72:	d010      	beq.n	ee96 <spi_write_buffer_wait+0x1ea>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    ee74:	6a8b      	ldr	r3, [r1, #40]	; 0x28
				flush_length--;
    ee76:	3d01      	subs	r5, #1
    ee78:	b2ad      	uxth	r5, r5
			while (flush_length) {
    ee7a:	2d00      	cmp	r5, #0
    ee7c:	d015      	beq.n	eeaa <spi_write_buffer_wait+0x1fe>
	SercomSpi *const spi_module = &(module->hw->SPI);
    ee7e:	6801      	ldr	r1, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    ee80:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
    ee82:	4223      	tst	r3, r4
    ee84:	d1e9      	bne.n	ee5a <spi_write_buffer_wait+0x1ae>
    ee86:	4b0b      	ldr	r3, [pc, #44]	; (eeb4 <spi_write_buffer_wait+0x208>)
    ee88:	7e0a      	ldrb	r2, [r1, #24]
    ee8a:	4222      	tst	r2, r4
    ee8c:	d1e5      	bne.n	ee5a <spi_write_buffer_wait+0x1ae>
    ee8e:	3b01      	subs	r3, #1
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    ee90:	2b00      	cmp	r3, #0
    ee92:	d1f9      	bne.n	ee88 <spi_write_buffer_wait+0x1dc>
    ee94:	e7e1      	b.n	ee5a <spi_write_buffer_wait+0x1ae>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    ee96:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    ee98:	e7ed      	b.n	ee76 <spi_write_buffer_wait+0x1ca>
				return STATUS_ERR_TIMEOUT;
    ee9a:	2312      	movs	r3, #18
    ee9c:	e715      	b.n	ecca <spi_write_buffer_wait+0x1e>
					return STATUS_ERR_TIMEOUT;
    ee9e:	2312      	movs	r3, #18
    eea0:	e713      	b.n	ecca <spi_write_buffer_wait+0x1e>
	return STATUS_OK;
    eea2:	2300      	movs	r3, #0
    eea4:	e711      	b.n	ecca <spi_write_buffer_wait+0x1e>
					return STATUS_ERR_TIMEOUT;
    eea6:	2312      	movs	r3, #18
    eea8:	e70f      	b.n	ecca <spi_write_buffer_wait+0x1e>
	return STATUS_OK;
    eeaa:	2300      	movs	r3, #0
    eeac:	e70d      	b.n	ecca <spi_write_buffer_wait+0x1e>
    eeae:	46c0      	nop			; (mov r8, r8)
    eeb0:	0000ffff 	.word	0x0000ffff
    eeb4:	00002710 	.word	0x00002710
    eeb8:	00002711 	.word	0x00002711

0000eebc <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    eebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    eebe:	0080      	lsls	r0, r0, #2
    eec0:	4b85      	ldr	r3, [pc, #532]	; (f0d8 <_spi_interrupt_handler+0x21c>)
    eec2:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    eec4:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    eec6:	2337      	movs	r3, #55	; 0x37
	uint8_t callback_mask =
    eec8:	5ce3      	ldrb	r3, [r4, r3]
    eeca:	2236      	movs	r2, #54	; 0x36
    eecc:	5ca7      	ldrb	r7, [r4, r2]
    eece:	401f      	ands	r7, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    eed0:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    eed2:	7db5      	ldrb	r5, [r6, #22]
    eed4:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    eed6:	07eb      	lsls	r3, r5, #31
    eed8:	d52e      	bpl.n	ef38 <_spi_interrupt_handler+0x7c>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    eeda:	7963      	ldrb	r3, [r4, #5]
    eedc:	2b01      	cmp	r3, #1
    eede:	d025      	beq.n	ef2c <_spi_interrupt_handler+0x70>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    eee0:	2b00      	cmp	r3, #0
    eee2:	d129      	bne.n	ef38 <_spi_interrupt_handler+0x7c>
			(module->dir != SPI_DIRECTION_READ))
    eee4:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_SLAVE) &&
    eee6:	2b00      	cmp	r3, #0
    eee8:	d026      	beq.n	ef38 <_spi_interrupt_handler+0x7c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    eeea:	6821      	ldr	r1, [r4, #0]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    eeec:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    eeee:	7813      	ldrb	r3, [r2, #0]
    eef0:	b2db      	uxtb	r3, r3
	(module->tx_buffer_ptr)++;
    eef2:	1c50      	adds	r0, r2, #1
    eef4:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    eef6:	79a0      	ldrb	r0, [r4, #6]
    eef8:	2801      	cmp	r0, #1
    eefa:	d100      	bne.n	eefe <_spi_interrupt_handler+0x42>
    eefc:	e069      	b.n	efd2 <_spi_interrupt_handler+0x116>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    eefe:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    ef00:	05db      	lsls	r3, r3, #23
    ef02:	0ddb      	lsrs	r3, r3, #23
    ef04:	628b      	str	r3, [r1, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
    ef06:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    ef08:	3b01      	subs	r3, #1
    ef0a:	b29b      	uxth	r3, r3
    ef0c:	86a3      	strh	r3, [r4, #52]	; 0x34
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    ef0e:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    ef10:	b29b      	uxth	r3, r3
    ef12:	2b00      	cmp	r3, #0
    ef14:	d110      	bne.n	ef38 <_spi_interrupt_handler+0x7c>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    ef16:	3301      	adds	r3, #1
    ef18:	7533      	strb	r3, [r6, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    ef1a:	7a63      	ldrb	r3, [r4, #9]
    ef1c:	2b01      	cmp	r3, #1
    ef1e:	d10b      	bne.n	ef38 <_spi_interrupt_handler+0x7c>
    ef20:	79e3      	ldrb	r3, [r4, #7]
    ef22:	2b00      	cmp	r3, #0
    ef24:	d108      	bne.n	ef38 <_spi_interrupt_handler+0x7c>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    ef26:	3302      	adds	r3, #2
    ef28:	75b3      	strb	r3, [r6, #22]
    ef2a:	e005      	b.n	ef38 <_spi_interrupt_handler+0x7c>
			(module->dir == SPI_DIRECTION_READ)) {
    ef2c:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    ef2e:	2b00      	cmp	r3, #0
    ef30:	d03e      	beq.n	efb0 <_spi_interrupt_handler+0xf4>
			(module->dir != SPI_DIRECTION_READ))
    ef32:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
    ef34:	2b00      	cmp	r3, #0
    ef36:	d1d8      	bne.n	eeea <_spi_interrupt_handler+0x2e>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    ef38:	076b      	lsls	r3, r5, #29
    ef3a:	d511      	bpl.n	ef60 <_spi_interrupt_handler+0xa4>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    ef3c:	8b73      	ldrh	r3, [r6, #26]
    ef3e:	075b      	lsls	r3, r3, #29
    ef40:	d551      	bpl.n	efe6 <_spi_interrupt_handler+0x12a>
			if (module->dir != SPI_DIRECTION_WRITE) {
    ef42:	7a63      	ldrb	r3, [r4, #9]
    ef44:	2b01      	cmp	r3, #1
    ef46:	d008      	beq.n	ef5a <_spi_interrupt_handler+0x9e>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    ef48:	221e      	movs	r2, #30
    ef4a:	2338      	movs	r3, #56	; 0x38
    ef4c:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    ef4e:	3b35      	subs	r3, #53	; 0x35
    ef50:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    ef52:	3302      	adds	r3, #2
    ef54:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    ef56:	073b      	lsls	r3, r7, #28
    ef58:	d441      	bmi.n	efde <_spi_interrupt_handler+0x122>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    ef5a:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    ef5c:	2304      	movs	r3, #4
    ef5e:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    ef60:	07ab      	lsls	r3, r5, #30
    ef62:	d515      	bpl.n	ef90 <_spi_interrupt_handler+0xd4>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    ef64:	7963      	ldrb	r3, [r4, #5]
    ef66:	2b00      	cmp	r3, #0
    ef68:	d10e      	bne.n	ef88 <_spi_interrupt_handler+0xcc>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    ef6a:	3307      	adds	r3, #7
    ef6c:	7533      	strb	r3, [r6, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    ef6e:	3b05      	subs	r3, #5
    ef70:	7633      	strb	r3, [r6, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    ef72:	3301      	adds	r3, #1
    ef74:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    ef76:	2300      	movs	r3, #0
    ef78:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    ef7a:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    ef7c:	3338      	adds	r3, #56	; 0x38
    ef7e:	2200      	movs	r2, #0
    ef80:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    ef82:	06fb      	lsls	r3, r7, #27
    ef84:	d500      	bpl.n	ef88 <_spi_interrupt_handler+0xcc>
    ef86:	e07f      	b.n	f088 <_spi_interrupt_handler+0x1cc>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    ef88:	7963      	ldrb	r3, [r4, #5]
    ef8a:	2b01      	cmp	r3, #1
    ef8c:	d100      	bne.n	ef90 <_spi_interrupt_handler+0xd4>
    ef8e:	e07f      	b.n	f090 <_spi_interrupt_handler+0x1d4>
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    ef90:	072b      	lsls	r3, r5, #28
    ef92:	d508      	bpl.n	efa6 <_spi_interrupt_handler+0xea>
			if (module->mode == SPI_MODE_SLAVE) {
    ef94:	7963      	ldrb	r3, [r4, #5]
    ef96:	2b00      	cmp	r3, #0
    ef98:	d105      	bne.n	efa6 <_spi_interrupt_handler+0xea>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    ef9a:	3308      	adds	r3, #8
    ef9c:	7533      	strb	r3, [r6, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    ef9e:	7633      	strb	r3, [r6, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    efa0:	06bb      	lsls	r3, r7, #26
    efa2:	d500      	bpl.n	efa6 <_spi_interrupt_handler+0xea>
    efa4:	e08a      	b.n	f0bc <_spi_interrupt_handler+0x200>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    efa6:	b26d      	sxtb	r5, r5
    efa8:	2d00      	cmp	r5, #0
    efaa:	da00      	bge.n	efae <_spi_interrupt_handler+0xf2>
    efac:	e08a      	b.n	f0c4 <_spi_interrupt_handler+0x208>
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
    efae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	spi_hw->DATA.reg = dummy_write;
    efb0:	4b4a      	ldr	r3, [pc, #296]	; (f0dc <_spi_interrupt_handler+0x220>)
    efb2:	881b      	ldrh	r3, [r3, #0]
    efb4:	62b3      	str	r3, [r6, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    efb6:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    efb8:	3b01      	subs	r3, #1
    efba:	b29b      	uxth	r3, r3
    efbc:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
    efbe:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    efc0:	b29b      	uxth	r3, r3
    efc2:	2b00      	cmp	r3, #0
    efc4:	d101      	bne.n	efca <_spi_interrupt_handler+0x10e>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    efc6:	3301      	adds	r3, #1
    efc8:	7533      	strb	r3, [r6, #20]
		|| ((module->mode == SPI_MODE_MASTER) &&
    efca:	7963      	ldrb	r3, [r4, #5]
		if (0
    efcc:	2b01      	cmp	r3, #1
    efce:	d0b0      	beq.n	ef32 <_spi_interrupt_handler+0x76>
    efd0:	e786      	b.n	eee0 <_spi_interrupt_handler+0x24>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    efd2:	7850      	ldrb	r0, [r2, #1]
    efd4:	0200      	lsls	r0, r0, #8
    efd6:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
    efd8:	3202      	adds	r2, #2
    efda:	62e2      	str	r2, [r4, #44]	; 0x2c
    efdc:	e790      	b.n	ef00 <_spi_interrupt_handler+0x44>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    efde:	0020      	movs	r0, r4
    efe0:	69a3      	ldr	r3, [r4, #24]
    efe2:	4798      	blx	r3
    efe4:	e7b9      	b.n	ef5a <_spi_interrupt_handler+0x9e>
			if (module->dir == SPI_DIRECTION_WRITE) {
    efe6:	7a63      	ldrb	r3, [r4, #9]
    efe8:	2b01      	cmp	r3, #1
    efea:	d027      	beq.n	f03c <_spi_interrupt_handler+0x180>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    efec:	6823      	ldr	r3, [r4, #0]
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    efee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    eff0:	05db      	lsls	r3, r3, #23
    eff2:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
    eff4:	b2da      	uxtb	r2, r3
    eff6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    eff8:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
    effa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    effc:	1c51      	adds	r1, r2, #1
    effe:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    f000:	79a1      	ldrb	r1, [r4, #6]
    f002:	2901      	cmp	r1, #1
    f004:	d033      	beq.n	f06e <_spi_interrupt_handler+0x1b2>
	module->remaining_rx_buffer_length--;
    f006:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    f008:	3b01      	subs	r3, #1
    f00a:	b29b      	uxth	r3, r3
    f00c:	8623      	strh	r3, [r4, #48]	; 0x30
				if (module->remaining_rx_buffer_length == 0) {
    f00e:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    f010:	b29b      	uxth	r3, r3
    f012:	2b00      	cmp	r3, #0
    f014:	d1a4      	bne.n	ef60 <_spi_interrupt_handler+0xa4>
					module->status = STATUS_OK;
    f016:	2200      	movs	r2, #0
    f018:	3338      	adds	r3, #56	; 0x38
    f01a:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    f01c:	3b34      	subs	r3, #52	; 0x34
    f01e:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    f020:	7a63      	ldrb	r3, [r4, #9]
    f022:	2b02      	cmp	r3, #2
    f024:	d029      	beq.n	f07a <_spi_interrupt_handler+0x1be>
					} else if (module->dir == SPI_DIRECTION_READ) {
    f026:	7a63      	ldrb	r3, [r4, #9]
    f028:	2b00      	cmp	r3, #0
    f02a:	d000      	beq.n	f02e <_spi_interrupt_handler+0x172>
    f02c:	e798      	b.n	ef60 <_spi_interrupt_handler+0xa4>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    f02e:	07bb      	lsls	r3, r7, #30
    f030:	d400      	bmi.n	f034 <_spi_interrupt_handler+0x178>
    f032:	e795      	b.n	ef60 <_spi_interrupt_handler+0xa4>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    f034:	0020      	movs	r0, r4
    f036:	6923      	ldr	r3, [r4, #16]
    f038:	4798      	blx	r3
    f03a:	e791      	b.n	ef60 <_spi_interrupt_handler+0xa4>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    f03c:	6823      	ldr	r3, [r4, #0]
	flush = spi_hw->DATA.reg;
    f03e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    f040:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    f042:	3b01      	subs	r3, #1
    f044:	b29b      	uxth	r3, r3
    f046:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
    f048:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    f04a:	b29b      	uxth	r3, r3
    f04c:	2b00      	cmp	r3, #0
    f04e:	d000      	beq.n	f052 <_spi_interrupt_handler+0x196>
    f050:	e786      	b.n	ef60 <_spi_interrupt_handler+0xa4>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    f052:	3304      	adds	r3, #4
    f054:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
    f056:	2200      	movs	r2, #0
    f058:	3334      	adds	r3, #52	; 0x34
    f05a:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    f05c:	3b35      	subs	r3, #53	; 0x35
    f05e:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
    f060:	07fb      	lsls	r3, r7, #31
    f062:	d400      	bmi.n	f066 <_spi_interrupt_handler+0x1aa>
    f064:	e77c      	b.n	ef60 <_spi_interrupt_handler+0xa4>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    f066:	0020      	movs	r0, r4
    f068:	68e3      	ldr	r3, [r4, #12]
    f06a:	4798      	blx	r3
    f06c:	e778      	b.n	ef60 <_spi_interrupt_handler+0xa4>
		*(module->rx_buffer_ptr) = (received_data >> 8);
    f06e:	0a1b      	lsrs	r3, r3, #8
    f070:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
    f072:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    f074:	3301      	adds	r3, #1
    f076:	62a3      	str	r3, [r4, #40]	; 0x28
    f078:	e7c5      	b.n	f006 <_spi_interrupt_handler+0x14a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    f07a:	077b      	lsls	r3, r7, #29
    f07c:	d400      	bmi.n	f080 <_spi_interrupt_handler+0x1c4>
    f07e:	e76f      	b.n	ef60 <_spi_interrupt_handler+0xa4>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    f080:	0020      	movs	r0, r4
    f082:	6963      	ldr	r3, [r4, #20]
    f084:	4798      	blx	r3
    f086:	e76b      	b.n	ef60 <_spi_interrupt_handler+0xa4>
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
    f088:	0020      	movs	r0, r4
    f08a:	69e3      	ldr	r3, [r4, #28]
    f08c:	4798      	blx	r3
    f08e:	e77b      	b.n	ef88 <_spi_interrupt_handler+0xcc>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    f090:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    f092:	2b01      	cmp	r3, #1
    f094:	d000      	beq.n	f098 <_spi_interrupt_handler+0x1dc>
    f096:	e786      	b.n	efa6 <_spi_interrupt_handler+0xea>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    f098:	79e3      	ldrb	r3, [r4, #7]
    f09a:	2b00      	cmp	r3, #0
    f09c:	d000      	beq.n	f0a0 <_spi_interrupt_handler+0x1e4>
    f09e:	e782      	b.n	efa6 <_spi_interrupt_handler+0xea>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    f0a0:	3302      	adds	r3, #2
    f0a2:	7533      	strb	r3, [r6, #20]
			module->dir = SPI_DIRECTION_IDLE;
    f0a4:	3301      	adds	r3, #1
    f0a6:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    f0a8:	2200      	movs	r2, #0
    f0aa:	3335      	adds	r3, #53	; 0x35
    f0ac:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    f0ae:	07fb      	lsls	r3, r7, #31
    f0b0:	d400      	bmi.n	f0b4 <_spi_interrupt_handler+0x1f8>
    f0b2:	e76d      	b.n	ef90 <_spi_interrupt_handler+0xd4>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    f0b4:	0020      	movs	r0, r4
    f0b6:	68e3      	ldr	r3, [r4, #12]
    f0b8:	4798      	blx	r3
    f0ba:	e769      	b.n	ef90 <_spi_interrupt_handler+0xd4>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    f0bc:	0020      	movs	r0, r4
    f0be:	6a23      	ldr	r3, [r4, #32]
    f0c0:	4798      	blx	r3
    f0c2:	e770      	b.n	efa6 <_spi_interrupt_handler+0xea>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    f0c4:	2380      	movs	r3, #128	; 0x80
    f0c6:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    f0c8:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    f0ca:	067b      	lsls	r3, r7, #25
    f0cc:	d400      	bmi.n	f0d0 <_spi_interrupt_handler+0x214>
    f0ce:	e76e      	b.n	efae <_spi_interrupt_handler+0xf2>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    f0d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    f0d2:	0020      	movs	r0, r4
    f0d4:	4798      	blx	r3
}
    f0d6:	e76a      	b.n	efae <_spi_interrupt_handler+0xf2>
    f0d8:	200005dc 	.word	0x200005dc
    f0dc:	200005f4 	.word	0x200005f4

0000f0e0 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    f0e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    f0e2:	46de      	mov	lr, fp
    f0e4:	4657      	mov	r7, sl
    f0e6:	464e      	mov	r6, r9
    f0e8:	4645      	mov	r5, r8
    f0ea:	b5e0      	push	{r5, r6, r7, lr}
    f0ec:	b091      	sub	sp, #68	; 0x44
    f0ee:	0005      	movs	r5, r0
    f0f0:	000c      	movs	r4, r1
    f0f2:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    f0f4:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    f0f6:	0008      	movs	r0, r1
    f0f8:	4bbc      	ldr	r3, [pc, #752]	; (f3ec <usart_init+0x30c>)
    f0fa:	4798      	blx	r3
    f0fc:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    f0fe:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    f100:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    f102:	07db      	lsls	r3, r3, #31
    f104:	d506      	bpl.n	f114 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    f106:	b011      	add	sp, #68	; 0x44
    f108:	bc3c      	pop	{r2, r3, r4, r5}
    f10a:	4690      	mov	r8, r2
    f10c:	4699      	mov	r9, r3
    f10e:	46a2      	mov	sl, r4
    f110:	46ab      	mov	fp, r5
    f112:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    f114:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    f116:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    f118:	079b      	lsls	r3, r3, #30
    f11a:	d4f4      	bmi.n	f106 <usart_init+0x26>
    f11c:	49b4      	ldr	r1, [pc, #720]	; (f3f0 <usart_init+0x310>)
    f11e:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    f120:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    f122:	2301      	movs	r3, #1
    f124:	40bb      	lsls	r3, r7
    f126:	4303      	orrs	r3, r0
    f128:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    f12a:	a90f      	add	r1, sp, #60	; 0x3c
    f12c:	272d      	movs	r7, #45	; 0x2d
    f12e:	5df3      	ldrb	r3, [r6, r7]
    f130:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    f132:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    f134:	b2d3      	uxtb	r3, r2
    f136:	9302      	str	r3, [sp, #8]
    f138:	0018      	movs	r0, r3
    f13a:	4bae      	ldr	r3, [pc, #696]	; (f3f4 <usart_init+0x314>)
    f13c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    f13e:	9802      	ldr	r0, [sp, #8]
    f140:	4bad      	ldr	r3, [pc, #692]	; (f3f8 <usart_init+0x318>)
    f142:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    f144:	5df0      	ldrb	r0, [r6, r7]
    f146:	2100      	movs	r1, #0
    f148:	4bac      	ldr	r3, [pc, #688]	; (f3fc <usart_init+0x31c>)
    f14a:	4798      	blx	r3
	module->character_size = config->character_size;
    f14c:	7af3      	ldrb	r3, [r6, #11]
    f14e:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    f150:	2324      	movs	r3, #36	; 0x24
    f152:	5cf3      	ldrb	r3, [r6, r3]
    f154:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    f156:	2325      	movs	r3, #37	; 0x25
    f158:	5cf3      	ldrb	r3, [r6, r3]
    f15a:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    f15c:	7ef3      	ldrb	r3, [r6, #27]
    f15e:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    f160:	7f33      	ldrb	r3, [r6, #28]
    f162:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    f164:	682b      	ldr	r3, [r5, #0]
    f166:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    f168:	0018      	movs	r0, r3
    f16a:	4ba0      	ldr	r3, [pc, #640]	; (f3ec <usart_init+0x30c>)
    f16c:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    f16e:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    f170:	2200      	movs	r2, #0
    f172:	230e      	movs	r3, #14
    f174:	a906      	add	r1, sp, #24
    f176:	468c      	mov	ip, r1
    f178:	4463      	add	r3, ip
    f17a:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    f17c:	8a32      	ldrh	r2, [r6, #16]
    f17e:	9202      	str	r2, [sp, #8]
    f180:	2380      	movs	r3, #128	; 0x80
    f182:	01db      	lsls	r3, r3, #7
    f184:	429a      	cmp	r2, r3
    f186:	d100      	bne.n	f18a <usart_init+0xaa>
    f188:	e09e      	b.n	f2c8 <usart_init+0x1e8>
    f18a:	d90f      	bls.n	f1ac <usart_init+0xcc>
    f18c:	23c0      	movs	r3, #192	; 0xc0
    f18e:	01db      	lsls	r3, r3, #7
    f190:	9a02      	ldr	r2, [sp, #8]
    f192:	429a      	cmp	r2, r3
    f194:	d100      	bne.n	f198 <usart_init+0xb8>
    f196:	e092      	b.n	f2be <usart_init+0x1de>
    f198:	2380      	movs	r3, #128	; 0x80
    f19a:	021b      	lsls	r3, r3, #8
    f19c:	429a      	cmp	r2, r3
    f19e:	d000      	beq.n	f1a2 <usart_init+0xc2>
    f1a0:	e11f      	b.n	f3e2 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    f1a2:	2303      	movs	r3, #3
    f1a4:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    f1a6:	2300      	movs	r3, #0
    f1a8:	9307      	str	r3, [sp, #28]
    f1aa:	e008      	b.n	f1be <usart_init+0xde>
	switch (config->sample_rate) {
    f1ac:	2380      	movs	r3, #128	; 0x80
    f1ae:	019b      	lsls	r3, r3, #6
    f1b0:	429a      	cmp	r2, r3
    f1b2:	d000      	beq.n	f1b6 <usart_init+0xd6>
    f1b4:	e115      	b.n	f3e2 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    f1b6:	2310      	movs	r3, #16
    f1b8:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    f1ba:	3b0f      	subs	r3, #15
    f1bc:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    f1be:	6833      	ldr	r3, [r6, #0]
    f1c0:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    f1c2:	68f3      	ldr	r3, [r6, #12]
    f1c4:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    f1c6:	6973      	ldr	r3, [r6, #20]
    f1c8:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    f1ca:	7e33      	ldrb	r3, [r6, #24]
    f1cc:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    f1ce:	2326      	movs	r3, #38	; 0x26
    f1d0:	5cf3      	ldrb	r3, [r6, r3]
    f1d2:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    f1d4:	6873      	ldr	r3, [r6, #4]
    f1d6:	4699      	mov	r9, r3
	switch (transfer_mode)
    f1d8:	2b00      	cmp	r3, #0
    f1da:	d100      	bne.n	f1de <usart_init+0xfe>
    f1dc:	e0a0      	b.n	f320 <usart_init+0x240>
    f1de:	2380      	movs	r3, #128	; 0x80
    f1e0:	055b      	lsls	r3, r3, #21
    f1e2:	4599      	cmp	r9, r3
    f1e4:	d100      	bne.n	f1e8 <usart_init+0x108>
    f1e6:	e084      	b.n	f2f2 <usart_init+0x212>
	if(config->encoding_format_enable) {
    f1e8:	7e73      	ldrb	r3, [r6, #25]
    f1ea:	2b00      	cmp	r3, #0
    f1ec:	d002      	beq.n	f1f4 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    f1ee:	7eb3      	ldrb	r3, [r6, #26]
    f1f0:	4642      	mov	r2, r8
    f1f2:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    f1f4:	682a      	ldr	r2, [r5, #0]
    f1f6:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    f1f8:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    f1fa:	2b00      	cmp	r3, #0
    f1fc:	d1fc      	bne.n	f1f8 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    f1fe:	330e      	adds	r3, #14
    f200:	aa06      	add	r2, sp, #24
    f202:	4694      	mov	ip, r2
    f204:	4463      	add	r3, ip
    f206:	881b      	ldrh	r3, [r3, #0]
    f208:	4642      	mov	r2, r8
    f20a:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    f20c:	9b05      	ldr	r3, [sp, #20]
    f20e:	9a03      	ldr	r2, [sp, #12]
    f210:	4313      	orrs	r3, r2
    f212:	9a04      	ldr	r2, [sp, #16]
    f214:	4313      	orrs	r3, r2
    f216:	464a      	mov	r2, r9
    f218:	4313      	orrs	r3, r2
    f21a:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    f21c:	465b      	mov	r3, fp
    f21e:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    f220:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    f222:	4653      	mov	r3, sl
    f224:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    f226:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    f228:	2327      	movs	r3, #39	; 0x27
    f22a:	5cf3      	ldrb	r3, [r6, r3]
    f22c:	2b00      	cmp	r3, #0
    f22e:	d101      	bne.n	f234 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    f230:	3304      	adds	r3, #4
    f232:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    f234:	7e73      	ldrb	r3, [r6, #25]
    f236:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    f238:	7f32      	ldrb	r2, [r6, #28]
    f23a:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    f23c:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    f23e:	7f72      	ldrb	r2, [r6, #29]
    f240:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    f242:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    f244:	2224      	movs	r2, #36	; 0x24
    f246:	5cb2      	ldrb	r2, [r6, r2]
    f248:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    f24a:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    f24c:	2225      	movs	r2, #37	; 0x25
    f24e:	5cb2      	ldrb	r2, [r6, r2]
    f250:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    f252:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    f254:	7ab1      	ldrb	r1, [r6, #10]
    f256:	7af2      	ldrb	r2, [r6, #11]
    f258:	4311      	orrs	r1, r2
    f25a:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    f25c:	8933      	ldrh	r3, [r6, #8]
    f25e:	2bff      	cmp	r3, #255	; 0xff
    f260:	d100      	bne.n	f264 <usart_init+0x184>
    f262:	e081      	b.n	f368 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    f264:	2280      	movs	r2, #128	; 0x80
    f266:	0452      	lsls	r2, r2, #17
    f268:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    f26a:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    f26c:	232c      	movs	r3, #44	; 0x2c
    f26e:	5cf3      	ldrb	r3, [r6, r3]
    f270:	2b00      	cmp	r3, #0
    f272:	d103      	bne.n	f27c <usart_init+0x19c>
    f274:	4b62      	ldr	r3, [pc, #392]	; (f400 <usart_init+0x320>)
    f276:	789b      	ldrb	r3, [r3, #2]
    f278:	079b      	lsls	r3, r3, #30
    f27a:	d501      	bpl.n	f280 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    f27c:	2380      	movs	r3, #128	; 0x80
    f27e:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    f280:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    f282:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    f284:	2b00      	cmp	r3, #0
    f286:	d1fc      	bne.n	f282 <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    f288:	4643      	mov	r3, r8
    f28a:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    f28c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    f28e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    f290:	2b00      	cmp	r3, #0
    f292:	d1fc      	bne.n	f28e <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    f294:	4643      	mov	r3, r8
    f296:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    f298:	ab0e      	add	r3, sp, #56	; 0x38
    f29a:	2280      	movs	r2, #128	; 0x80
    f29c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    f29e:	2200      	movs	r2, #0
    f2a0:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    f2a2:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    f2a4:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    f2a6:	6b33      	ldr	r3, [r6, #48]	; 0x30
    f2a8:	930a      	str	r3, [sp, #40]	; 0x28
    f2aa:	6b73      	ldr	r3, [r6, #52]	; 0x34
    f2ac:	930b      	str	r3, [sp, #44]	; 0x2c
    f2ae:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    f2b0:	930c      	str	r3, [sp, #48]	; 0x30
    f2b2:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    f2b4:	9302      	str	r3, [sp, #8]
    f2b6:	930d      	str	r3, [sp, #52]	; 0x34
    f2b8:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    f2ba:	ae0a      	add	r6, sp, #40	; 0x28
    f2bc:	e063      	b.n	f386 <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    f2be:	2308      	movs	r3, #8
    f2c0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    f2c2:	3b07      	subs	r3, #7
    f2c4:	9307      	str	r3, [sp, #28]
    f2c6:	e77a      	b.n	f1be <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    f2c8:	6833      	ldr	r3, [r6, #0]
    f2ca:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    f2cc:	68f3      	ldr	r3, [r6, #12]
    f2ce:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    f2d0:	6973      	ldr	r3, [r6, #20]
    f2d2:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    f2d4:	7e33      	ldrb	r3, [r6, #24]
    f2d6:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    f2d8:	2326      	movs	r3, #38	; 0x26
    f2da:	5cf3      	ldrb	r3, [r6, r3]
    f2dc:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    f2de:	6873      	ldr	r3, [r6, #4]
    f2e0:	4699      	mov	r9, r3
	switch (transfer_mode)
    f2e2:	2b00      	cmp	r3, #0
    f2e4:	d018      	beq.n	f318 <usart_init+0x238>
    f2e6:	2380      	movs	r3, #128	; 0x80
    f2e8:	055b      	lsls	r3, r3, #21
    f2ea:	4599      	cmp	r9, r3
    f2ec:	d001      	beq.n	f2f2 <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    f2ee:	2000      	movs	r0, #0
    f2f0:	e025      	b.n	f33e <usart_init+0x25e>
			if (!config->use_external_clock) {
    f2f2:	2327      	movs	r3, #39	; 0x27
    f2f4:	5cf3      	ldrb	r3, [r6, r3]
    f2f6:	2b00      	cmp	r3, #0
    f2f8:	d000      	beq.n	f2fc <usart_init+0x21c>
    f2fa:	e775      	b.n	f1e8 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    f2fc:	6a33      	ldr	r3, [r6, #32]
    f2fe:	001f      	movs	r7, r3
    f300:	b2c0      	uxtb	r0, r0
    f302:	4b40      	ldr	r3, [pc, #256]	; (f404 <usart_init+0x324>)
    f304:	4798      	blx	r3
    f306:	0001      	movs	r1, r0
    f308:	220e      	movs	r2, #14
    f30a:	ab06      	add	r3, sp, #24
    f30c:	469c      	mov	ip, r3
    f30e:	4462      	add	r2, ip
    f310:	0038      	movs	r0, r7
    f312:	4b3d      	ldr	r3, [pc, #244]	; (f408 <usart_init+0x328>)
    f314:	4798      	blx	r3
    f316:	e012      	b.n	f33e <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    f318:	2308      	movs	r3, #8
    f31a:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    f31c:	2300      	movs	r3, #0
    f31e:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    f320:	2327      	movs	r3, #39	; 0x27
    f322:	5cf3      	ldrb	r3, [r6, r3]
    f324:	2b00      	cmp	r3, #0
    f326:	d00e      	beq.n	f346 <usart_init+0x266>
				status_code =
    f328:	9b06      	ldr	r3, [sp, #24]
    f32a:	9300      	str	r3, [sp, #0]
    f32c:	9b07      	ldr	r3, [sp, #28]
    f32e:	220e      	movs	r2, #14
    f330:	a906      	add	r1, sp, #24
    f332:	468c      	mov	ip, r1
    f334:	4462      	add	r2, ip
    f336:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    f338:	6a30      	ldr	r0, [r6, #32]
    f33a:	4f34      	ldr	r7, [pc, #208]	; (f40c <usart_init+0x32c>)
    f33c:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    f33e:	2800      	cmp	r0, #0
    f340:	d000      	beq.n	f344 <usart_init+0x264>
    f342:	e6e0      	b.n	f106 <usart_init+0x26>
    f344:	e750      	b.n	f1e8 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    f346:	6a33      	ldr	r3, [r6, #32]
    f348:	001f      	movs	r7, r3
    f34a:	b2c0      	uxtb	r0, r0
    f34c:	4b2d      	ldr	r3, [pc, #180]	; (f404 <usart_init+0x324>)
    f34e:	4798      	blx	r3
    f350:	0001      	movs	r1, r0
				status_code =
    f352:	9b06      	ldr	r3, [sp, #24]
    f354:	9300      	str	r3, [sp, #0]
    f356:	9b07      	ldr	r3, [sp, #28]
    f358:	220e      	movs	r2, #14
    f35a:	a806      	add	r0, sp, #24
    f35c:	4684      	mov	ip, r0
    f35e:	4462      	add	r2, ip
    f360:	0038      	movs	r0, r7
    f362:	4f2a      	ldr	r7, [pc, #168]	; (f40c <usart_init+0x32c>)
    f364:	47b8      	blx	r7
    f366:	e7ea      	b.n	f33e <usart_init+0x25e>
		if(config->lin_slave_enable) {
    f368:	7ef3      	ldrb	r3, [r6, #27]
    f36a:	2b00      	cmp	r3, #0
    f36c:	d100      	bne.n	f370 <usart_init+0x290>
    f36e:	e77d      	b.n	f26c <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    f370:	2380      	movs	r3, #128	; 0x80
    f372:	04db      	lsls	r3, r3, #19
    f374:	431f      	orrs	r7, r3
    f376:	e779      	b.n	f26c <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    f378:	0020      	movs	r0, r4
    f37a:	4b25      	ldr	r3, [pc, #148]	; (f410 <usart_init+0x330>)
    f37c:	4798      	blx	r3
    f37e:	e007      	b.n	f390 <usart_init+0x2b0>
    f380:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    f382:	2f04      	cmp	r7, #4
    f384:	d00d      	beq.n	f3a2 <usart_init+0x2c2>
    f386:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    f388:	00bb      	lsls	r3, r7, #2
    f38a:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    f38c:	2800      	cmp	r0, #0
    f38e:	d0f3      	beq.n	f378 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    f390:	1c43      	adds	r3, r0, #1
    f392:	d0f5      	beq.n	f380 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    f394:	a90e      	add	r1, sp, #56	; 0x38
    f396:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    f398:	0c00      	lsrs	r0, r0, #16
    f39a:	b2c0      	uxtb	r0, r0
    f39c:	4b1d      	ldr	r3, [pc, #116]	; (f414 <usart_init+0x334>)
    f39e:	4798      	blx	r3
    f3a0:	e7ee      	b.n	f380 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    f3a2:	2300      	movs	r3, #0
    f3a4:	60eb      	str	r3, [r5, #12]
    f3a6:	612b      	str	r3, [r5, #16]
    f3a8:	616b      	str	r3, [r5, #20]
    f3aa:	61ab      	str	r3, [r5, #24]
    f3ac:	61eb      	str	r3, [r5, #28]
    f3ae:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    f3b0:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    f3b2:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    f3b4:	2200      	movs	r2, #0
    f3b6:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    f3b8:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    f3ba:	3330      	adds	r3, #48	; 0x30
    f3bc:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    f3be:	3301      	adds	r3, #1
    f3c0:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    f3c2:	3301      	adds	r3, #1
    f3c4:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    f3c6:	3301      	adds	r3, #1
    f3c8:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    f3ca:	6828      	ldr	r0, [r5, #0]
    f3cc:	4b07      	ldr	r3, [pc, #28]	; (f3ec <usart_init+0x30c>)
    f3ce:	4798      	blx	r3
    f3d0:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    f3d2:	4911      	ldr	r1, [pc, #68]	; (f418 <usart_init+0x338>)
    f3d4:	4b11      	ldr	r3, [pc, #68]	; (f41c <usart_init+0x33c>)
    f3d6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    f3d8:	00a4      	lsls	r4, r4, #2
    f3da:	4b11      	ldr	r3, [pc, #68]	; (f420 <usart_init+0x340>)
    f3dc:	50e5      	str	r5, [r4, r3]
	return status_code;
    f3de:	2000      	movs	r0, #0
    f3e0:	e691      	b.n	f106 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    f3e2:	2310      	movs	r3, #16
    f3e4:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    f3e6:	2300      	movs	r3, #0
    f3e8:	9307      	str	r3, [sp, #28]
    f3ea:	e6e8      	b.n	f1be <usart_init+0xde>
    f3ec:	0000e781 	.word	0x0000e781
    f3f0:	40000400 	.word	0x40000400
    f3f4:	0000fc99 	.word	0x0000fc99
    f3f8:	0000fc0d 	.word	0x0000fc0d
    f3fc:	0000e5bd 	.word	0x0000e5bd
    f400:	41002000 	.word	0x41002000
    f404:	0000fcb5 	.word	0x0000fcb5
    f408:	0000e4ff 	.word	0x0000e4ff
    f40c:	0000e529 	.word	0x0000e529
    f410:	0000e609 	.word	0x0000e609
    f414:	0000fd91 	.word	0x0000fd91
    f418:	0000f4c1 	.word	0x0000f4c1
    f41c:	0000e7bd 	.word	0x0000e7bd
    f420:	200005dc 	.word	0x200005dc

0000f424 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    f424:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    f426:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    f428:	2a00      	cmp	r2, #0
    f42a:	d101      	bne.n	f430 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    f42c:	0018      	movs	r0, r3
    f42e:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    f430:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    f432:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    f434:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    f436:	2a00      	cmp	r2, #0
    f438:	d1f8      	bne.n	f42c <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    f43a:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    f43c:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    f43e:	2a00      	cmp	r2, #0
    f440:	d1fc      	bne.n	f43c <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    f442:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    f444:	2102      	movs	r1, #2
    f446:	7e1a      	ldrb	r2, [r3, #24]
    f448:	420a      	tst	r2, r1
    f44a:	d0fc      	beq.n	f446 <usart_write_wait+0x22>
	return STATUS_OK;
    f44c:	2300      	movs	r3, #0
    f44e:	e7ed      	b.n	f42c <usart_write_wait+0x8>

0000f450 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    f450:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    f452:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    f454:	2a00      	cmp	r2, #0
    f456:	d101      	bne.n	f45c <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    f458:	0018      	movs	r0, r3
    f45a:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    f45c:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    f45e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    f460:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    f462:	2a00      	cmp	r2, #0
    f464:	d1f8      	bne.n	f458 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    f466:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    f468:	7e10      	ldrb	r0, [r2, #24]
    f46a:	0740      	lsls	r0, r0, #29
    f46c:	d5f4      	bpl.n	f458 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    f46e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    f470:	2b00      	cmp	r3, #0
    f472:	d1fc      	bne.n	f46e <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    f474:	8b53      	ldrh	r3, [r2, #26]
    f476:	b2db      	uxtb	r3, r3
	if (error_code) {
    f478:	0698      	lsls	r0, r3, #26
    f47a:	d01d      	beq.n	f4b8 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    f47c:	0798      	lsls	r0, r3, #30
    f47e:	d503      	bpl.n	f488 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    f480:	2302      	movs	r3, #2
    f482:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    f484:	3318      	adds	r3, #24
    f486:	e7e7      	b.n	f458 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    f488:	0758      	lsls	r0, r3, #29
    f48a:	d503      	bpl.n	f494 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    f48c:	2304      	movs	r3, #4
    f48e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    f490:	331a      	adds	r3, #26
    f492:	e7e1      	b.n	f458 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    f494:	07d8      	lsls	r0, r3, #31
    f496:	d503      	bpl.n	f4a0 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    f498:	2301      	movs	r3, #1
    f49a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    f49c:	3312      	adds	r3, #18
    f49e:	e7db      	b.n	f458 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    f4a0:	06d8      	lsls	r0, r3, #27
    f4a2:	d503      	bpl.n	f4ac <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    f4a4:	2310      	movs	r3, #16
    f4a6:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    f4a8:	3332      	adds	r3, #50	; 0x32
    f4aa:	e7d5      	b.n	f458 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    f4ac:	069b      	lsls	r3, r3, #26
    f4ae:	d503      	bpl.n	f4b8 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    f4b0:	2320      	movs	r3, #32
    f4b2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    f4b4:	3321      	adds	r3, #33	; 0x21
    f4b6:	e7cf      	b.n	f458 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    f4b8:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    f4ba:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    f4bc:	2300      	movs	r3, #0
    f4be:	e7cb      	b.n	f458 <usart_read_wait+0x8>

0000f4c0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    f4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    f4c2:	0080      	lsls	r0, r0, #2
    f4c4:	4b62      	ldr	r3, [pc, #392]	; (f650 <_usart_interrupt_handler+0x190>)
    f4c6:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    f4c8:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    f4ca:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    f4cc:	2b00      	cmp	r3, #0
    f4ce:	d1fc      	bne.n	f4ca <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    f4d0:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    f4d2:	7da6      	ldrb	r6, [r4, #22]
    f4d4:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    f4d6:	2330      	movs	r3, #48	; 0x30
    f4d8:	5ceb      	ldrb	r3, [r5, r3]
    f4da:	2231      	movs	r2, #49	; 0x31
    f4dc:	5caf      	ldrb	r7, [r5, r2]
    f4de:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    f4e0:	07f3      	lsls	r3, r6, #31
    f4e2:	d522      	bpl.n	f52a <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    f4e4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    f4e6:	b29b      	uxth	r3, r3
    f4e8:	2b00      	cmp	r3, #0
    f4ea:	d01c      	beq.n	f526 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    f4ec:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    f4ee:	7813      	ldrb	r3, [r2, #0]
    f4f0:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    f4f2:	1c51      	adds	r1, r2, #1
    f4f4:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    f4f6:	7969      	ldrb	r1, [r5, #5]
    f4f8:	2901      	cmp	r1, #1
    f4fa:	d00e      	beq.n	f51a <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    f4fc:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    f4fe:	05db      	lsls	r3, r3, #23
    f500:	0ddb      	lsrs	r3, r3, #23
    f502:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    f504:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    f506:	3b01      	subs	r3, #1
    f508:	b29b      	uxth	r3, r3
    f50a:	85eb      	strh	r3, [r5, #46]	; 0x2e
    f50c:	2b00      	cmp	r3, #0
    f50e:	d10c      	bne.n	f52a <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    f510:	3301      	adds	r3, #1
    f512:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    f514:	3301      	adds	r3, #1
    f516:	75a3      	strb	r3, [r4, #22]
    f518:	e007      	b.n	f52a <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    f51a:	7851      	ldrb	r1, [r2, #1]
    f51c:	0209      	lsls	r1, r1, #8
    f51e:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    f520:	3202      	adds	r2, #2
    f522:	62aa      	str	r2, [r5, #40]	; 0x28
    f524:	e7eb      	b.n	f4fe <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    f526:	2301      	movs	r3, #1
    f528:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    f52a:	07b3      	lsls	r3, r6, #30
    f52c:	d506      	bpl.n	f53c <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    f52e:	2302      	movs	r3, #2
    f530:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    f532:	2200      	movs	r2, #0
    f534:	3331      	adds	r3, #49	; 0x31
    f536:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    f538:	07fb      	lsls	r3, r7, #31
    f53a:	d41a      	bmi.n	f572 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    f53c:	0773      	lsls	r3, r6, #29
    f53e:	d565      	bpl.n	f60c <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    f540:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    f542:	b29b      	uxth	r3, r3
    f544:	2b00      	cmp	r3, #0
    f546:	d05f      	beq.n	f608 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    f548:	8b63      	ldrh	r3, [r4, #26]
    f54a:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    f54c:	071a      	lsls	r2, r3, #28
    f54e:	d414      	bmi.n	f57a <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    f550:	223f      	movs	r2, #63	; 0x3f
    f552:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    f554:	2b00      	cmp	r3, #0
    f556:	d034      	beq.n	f5c2 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    f558:	079a      	lsls	r2, r3, #30
    f55a:	d511      	bpl.n	f580 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    f55c:	221a      	movs	r2, #26
    f55e:	2332      	movs	r3, #50	; 0x32
    f560:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    f562:	3b30      	subs	r3, #48	; 0x30
    f564:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    f566:	077b      	lsls	r3, r7, #29
    f568:	d550      	bpl.n	f60c <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    f56a:	0028      	movs	r0, r5
    f56c:	696b      	ldr	r3, [r5, #20]
    f56e:	4798      	blx	r3
    f570:	e04c      	b.n	f60c <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    f572:	0028      	movs	r0, r5
    f574:	68eb      	ldr	r3, [r5, #12]
    f576:	4798      	blx	r3
    f578:	e7e0      	b.n	f53c <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    f57a:	2237      	movs	r2, #55	; 0x37
    f57c:	4013      	ands	r3, r2
    f57e:	e7e9      	b.n	f554 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    f580:	075a      	lsls	r2, r3, #29
    f582:	d505      	bpl.n	f590 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    f584:	221e      	movs	r2, #30
    f586:	2332      	movs	r3, #50	; 0x32
    f588:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    f58a:	3b2e      	subs	r3, #46	; 0x2e
    f58c:	8363      	strh	r3, [r4, #26]
    f58e:	e7ea      	b.n	f566 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    f590:	07da      	lsls	r2, r3, #31
    f592:	d505      	bpl.n	f5a0 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    f594:	2213      	movs	r2, #19
    f596:	2332      	movs	r3, #50	; 0x32
    f598:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    f59a:	3b31      	subs	r3, #49	; 0x31
    f59c:	8363      	strh	r3, [r4, #26]
    f59e:	e7e2      	b.n	f566 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    f5a0:	06da      	lsls	r2, r3, #27
    f5a2:	d505      	bpl.n	f5b0 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    f5a4:	2242      	movs	r2, #66	; 0x42
    f5a6:	2332      	movs	r3, #50	; 0x32
    f5a8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    f5aa:	3b22      	subs	r3, #34	; 0x22
    f5ac:	8363      	strh	r3, [r4, #26]
    f5ae:	e7da      	b.n	f566 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    f5b0:	2220      	movs	r2, #32
    f5b2:	421a      	tst	r2, r3
    f5b4:	d0d7      	beq.n	f566 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    f5b6:	3221      	adds	r2, #33	; 0x21
    f5b8:	2332      	movs	r3, #50	; 0x32
    f5ba:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    f5bc:	3b12      	subs	r3, #18
    f5be:	8363      	strh	r3, [r4, #26]
    f5c0:	e7d1      	b.n	f566 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    f5c2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    f5c4:	05db      	lsls	r3, r3, #23
    f5c6:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    f5c8:	b2da      	uxtb	r2, r3
    f5ca:	6a69      	ldr	r1, [r5, #36]	; 0x24
    f5cc:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    f5ce:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    f5d0:	1c51      	adds	r1, r2, #1
    f5d2:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    f5d4:	7969      	ldrb	r1, [r5, #5]
    f5d6:	2901      	cmp	r1, #1
    f5d8:	d010      	beq.n	f5fc <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    f5da:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    f5dc:	3b01      	subs	r3, #1
    f5de:	b29b      	uxth	r3, r3
    f5e0:	85ab      	strh	r3, [r5, #44]	; 0x2c
    f5e2:	2b00      	cmp	r3, #0
    f5e4:	d112      	bne.n	f60c <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    f5e6:	3304      	adds	r3, #4
    f5e8:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    f5ea:	2200      	movs	r2, #0
    f5ec:	332e      	adds	r3, #46	; 0x2e
    f5ee:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    f5f0:	07bb      	lsls	r3, r7, #30
    f5f2:	d50b      	bpl.n	f60c <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    f5f4:	0028      	movs	r0, r5
    f5f6:	692b      	ldr	r3, [r5, #16]
    f5f8:	4798      	blx	r3
    f5fa:	e007      	b.n	f60c <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    f5fc:	0a1b      	lsrs	r3, r3, #8
    f5fe:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    f600:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    f602:	3301      	adds	r3, #1
    f604:	626b      	str	r3, [r5, #36]	; 0x24
    f606:	e7e8      	b.n	f5da <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    f608:	2304      	movs	r3, #4
    f60a:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    f60c:	06f3      	lsls	r3, r6, #27
    f60e:	d504      	bpl.n	f61a <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    f610:	2310      	movs	r3, #16
    f612:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    f614:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    f616:	06fb      	lsls	r3, r7, #27
    f618:	d40e      	bmi.n	f638 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    f61a:	06b3      	lsls	r3, r6, #26
    f61c:	d504      	bpl.n	f628 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    f61e:	2320      	movs	r3, #32
    f620:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    f622:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    f624:	073b      	lsls	r3, r7, #28
    f626:	d40b      	bmi.n	f640 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    f628:	0733      	lsls	r3, r6, #28
    f62a:	d504      	bpl.n	f636 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    f62c:	2308      	movs	r3, #8
    f62e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    f630:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    f632:	06bb      	lsls	r3, r7, #26
    f634:	d408      	bmi.n	f648 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    f636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    f638:	0028      	movs	r0, r5
    f63a:	69eb      	ldr	r3, [r5, #28]
    f63c:	4798      	blx	r3
    f63e:	e7ec      	b.n	f61a <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    f640:	0028      	movs	r0, r5
    f642:	69ab      	ldr	r3, [r5, #24]
    f644:	4798      	blx	r3
    f646:	e7ef      	b.n	f628 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    f648:	6a2b      	ldr	r3, [r5, #32]
    f64a:	0028      	movs	r0, r5
    f64c:	4798      	blx	r3
}
    f64e:	e7f2      	b.n	f636 <_usart_interrupt_handler+0x176>
    f650:	200005dc 	.word	0x200005dc

0000f654 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    f654:	b510      	push	{r4, lr}
	switch (clock_source) {
    f656:	2808      	cmp	r0, #8
    f658:	d803      	bhi.n	f662 <system_clock_source_get_hz+0xe>
    f65a:	0080      	lsls	r0, r0, #2
    f65c:	4b1b      	ldr	r3, [pc, #108]	; (f6cc <system_clock_source_get_hz+0x78>)
    f65e:	581b      	ldr	r3, [r3, r0]
    f660:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    f662:	2000      	movs	r0, #0
    f664:	e030      	b.n	f6c8 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    f666:	4b1a      	ldr	r3, [pc, #104]	; (f6d0 <system_clock_source_get_hz+0x7c>)
    f668:	6918      	ldr	r0, [r3, #16]
    f66a:	e02d      	b.n	f6c8 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    f66c:	4b19      	ldr	r3, [pc, #100]	; (f6d4 <system_clock_source_get_hz+0x80>)
    f66e:	6a1b      	ldr	r3, [r3, #32]
    f670:	059b      	lsls	r3, r3, #22
    f672:	0f9b      	lsrs	r3, r3, #30
    f674:	4818      	ldr	r0, [pc, #96]	; (f6d8 <system_clock_source_get_hz+0x84>)
    f676:	40d8      	lsrs	r0, r3
    f678:	e026      	b.n	f6c8 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    f67a:	4b15      	ldr	r3, [pc, #84]	; (f6d0 <system_clock_source_get_hz+0x7c>)
    f67c:	6958      	ldr	r0, [r3, #20]
    f67e:	e023      	b.n	f6c8 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    f680:	4b13      	ldr	r3, [pc, #76]	; (f6d0 <system_clock_source_get_hz+0x7c>)
    f682:	681b      	ldr	r3, [r3, #0]
			return 0;
    f684:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    f686:	079b      	lsls	r3, r3, #30
    f688:	d51e      	bpl.n	f6c8 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    f68a:	4912      	ldr	r1, [pc, #72]	; (f6d4 <system_clock_source_get_hz+0x80>)
    f68c:	2210      	movs	r2, #16
    f68e:	68cb      	ldr	r3, [r1, #12]
    f690:	421a      	tst	r2, r3
    f692:	d0fc      	beq.n	f68e <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    f694:	4b0e      	ldr	r3, [pc, #56]	; (f6d0 <system_clock_source_get_hz+0x7c>)
    f696:	681b      	ldr	r3, [r3, #0]
    f698:	075b      	lsls	r3, r3, #29
    f69a:	d401      	bmi.n	f6a0 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    f69c:	480f      	ldr	r0, [pc, #60]	; (f6dc <system_clock_source_get_hz+0x88>)
    f69e:	e013      	b.n	f6c8 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    f6a0:	2000      	movs	r0, #0
    f6a2:	4b0f      	ldr	r3, [pc, #60]	; (f6e0 <system_clock_source_get_hz+0x8c>)
    f6a4:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    f6a6:	4b0a      	ldr	r3, [pc, #40]	; (f6d0 <system_clock_source_get_hz+0x7c>)
    f6a8:	689b      	ldr	r3, [r3, #8]
    f6aa:	041b      	lsls	r3, r3, #16
    f6ac:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    f6ae:	4358      	muls	r0, r3
    f6b0:	e00a      	b.n	f6c8 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    f6b2:	2350      	movs	r3, #80	; 0x50
    f6b4:	4a07      	ldr	r2, [pc, #28]	; (f6d4 <system_clock_source_get_hz+0x80>)
    f6b6:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    f6b8:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    f6ba:	075b      	lsls	r3, r3, #29
    f6bc:	d504      	bpl.n	f6c8 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    f6be:	4b04      	ldr	r3, [pc, #16]	; (f6d0 <system_clock_source_get_hz+0x7c>)
    f6c0:	68d8      	ldr	r0, [r3, #12]
    f6c2:	e001      	b.n	f6c8 <system_clock_source_get_hz+0x74>
		return 32768UL;
    f6c4:	2080      	movs	r0, #128	; 0x80
    f6c6:	0200      	lsls	r0, r0, #8
	}
}
    f6c8:	bd10      	pop	{r4, pc}
    f6ca:	46c0      	nop			; (mov r8, r8)
    f6cc:	000164c0 	.word	0x000164c0
    f6d0:	20000278 	.word	0x20000278
    f6d4:	40000800 	.word	0x40000800
    f6d8:	007a1200 	.word	0x007a1200
    f6dc:	02dc6c00 	.word	0x02dc6c00
    f6e0:	0000fcb5 	.word	0x0000fcb5

0000f6e4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    f6e4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    f6e6:	490c      	ldr	r1, [pc, #48]	; (f718 <system_clock_source_osc8m_set_config+0x34>)
    f6e8:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    f6ea:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    f6ec:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    f6ee:	7840      	ldrb	r0, [r0, #1]
    f6f0:	2201      	movs	r2, #1
    f6f2:	4010      	ands	r0, r2
    f6f4:	0180      	lsls	r0, r0, #6
    f6f6:	2640      	movs	r6, #64	; 0x40
    f6f8:	43b3      	bics	r3, r6
    f6fa:	4303      	orrs	r3, r0
    f6fc:	402a      	ands	r2, r5
    f6fe:	01d2      	lsls	r2, r2, #7
    f700:	2080      	movs	r0, #128	; 0x80
    f702:	4383      	bics	r3, r0
    f704:	4313      	orrs	r3, r2
    f706:	2203      	movs	r2, #3
    f708:	4022      	ands	r2, r4
    f70a:	0212      	lsls	r2, r2, #8
    f70c:	4803      	ldr	r0, [pc, #12]	; (f71c <system_clock_source_osc8m_set_config+0x38>)
    f70e:	4003      	ands	r3, r0
    f710:	4313      	orrs	r3, r2
    f712:	620b      	str	r3, [r1, #32]
}
    f714:	bd70      	pop	{r4, r5, r6, pc}
    f716:	46c0      	nop			; (mov r8, r8)
    f718:	40000800 	.word	0x40000800
    f71c:	fffffcff 	.word	0xfffffcff

0000f720 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    f720:	b5f0      	push	{r4, r5, r6, r7, lr}
    f722:	46de      	mov	lr, fp
    f724:	4657      	mov	r7, sl
    f726:	464e      	mov	r6, r9
    f728:	4645      	mov	r5, r8
    f72a:	b5e0      	push	{r5, r6, r7, lr}
    f72c:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    f72e:	4b26      	ldr	r3, [pc, #152]	; (f7c8 <system_clock_source_xosc32k_set_config+0xa8>)
    f730:	469b      	mov	fp, r3
    f732:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    f734:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    f736:	7800      	ldrb	r0, [r0, #0]
    f738:	4242      	negs	r2, r0
    f73a:	4142      	adcs	r2, r0
    f73c:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    f73e:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    f740:	78ca      	ldrb	r2, [r1, #3]
    f742:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    f744:	790a      	ldrb	r2, [r1, #4]
    f746:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    f748:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    f74a:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    f74c:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    f74e:	688a      	ldr	r2, [r1, #8]
    f750:	491e      	ldr	r1, [pc, #120]	; (f7cc <system_clock_source_xosc32k_set_config+0xac>)
    f752:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    f754:	2101      	movs	r1, #1
    f756:	464a      	mov	r2, r9
    f758:	0092      	lsls	r2, r2, #2
    f75a:	4691      	mov	r9, r2
    f75c:	2204      	movs	r2, #4
    f75e:	4393      	bics	r3, r2
    f760:	464a      	mov	r2, r9
    f762:	4313      	orrs	r3, r2
    f764:	4642      	mov	r2, r8
    f766:	400a      	ands	r2, r1
    f768:	00d2      	lsls	r2, r2, #3
    f76a:	4690      	mov	r8, r2
    f76c:	2208      	movs	r2, #8
    f76e:	4393      	bics	r3, r2
    f770:	4642      	mov	r2, r8
    f772:	4313      	orrs	r3, r2
    f774:	4662      	mov	r2, ip
    f776:	400a      	ands	r2, r1
    f778:	0112      	lsls	r2, r2, #4
    f77a:	4694      	mov	ip, r2
    f77c:	2210      	movs	r2, #16
    f77e:	4393      	bics	r3, r2
    f780:	4662      	mov	r2, ip
    f782:	4313      	orrs	r3, r2
    f784:	4008      	ands	r0, r1
    f786:	0140      	lsls	r0, r0, #5
    f788:	2220      	movs	r2, #32
    f78a:	4393      	bics	r3, r2
    f78c:	4303      	orrs	r3, r0
    f78e:	400f      	ands	r7, r1
    f790:	01bf      	lsls	r7, r7, #6
    f792:	2040      	movs	r0, #64	; 0x40
    f794:	4383      	bics	r3, r0
    f796:	433b      	orrs	r3, r7
    f798:	400e      	ands	r6, r1
    f79a:	01f6      	lsls	r6, r6, #7
    f79c:	3040      	adds	r0, #64	; 0x40
    f79e:	4383      	bics	r3, r0
    f7a0:	4333      	orrs	r3, r6
    f7a2:	3879      	subs	r0, #121	; 0x79
    f7a4:	4005      	ands	r5, r0
    f7a6:	022d      	lsls	r5, r5, #8
    f7a8:	4809      	ldr	r0, [pc, #36]	; (f7d0 <system_clock_source_xosc32k_set_config+0xb0>)
    f7aa:	4003      	ands	r3, r0
    f7ac:	432b      	orrs	r3, r5
    f7ae:	4021      	ands	r1, r4
    f7b0:	0309      	lsls	r1, r1, #12
    f7b2:	4808      	ldr	r0, [pc, #32]	; (f7d4 <system_clock_source_xosc32k_set_config+0xb4>)
    f7b4:	4003      	ands	r3, r0
    f7b6:	430b      	orrs	r3, r1
    f7b8:	465a      	mov	r2, fp
    f7ba:	8293      	strh	r3, [r2, #20]
}
    f7bc:	bc3c      	pop	{r2, r3, r4, r5}
    f7be:	4690      	mov	r8, r2
    f7c0:	4699      	mov	r9, r3
    f7c2:	46a2      	mov	sl, r4
    f7c4:	46ab      	mov	fp, r5
    f7c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f7c8:	40000800 	.word	0x40000800
    f7cc:	20000278 	.word	0x20000278
    f7d0:	fffff8ff 	.word	0xfffff8ff
    f7d4:	ffffefff 	.word	0xffffefff

0000f7d8 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    f7d8:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    f7da:	7a03      	ldrb	r3, [r0, #8]
    f7dc:	069b      	lsls	r3, r3, #26
    f7de:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    f7e0:	8942      	ldrh	r2, [r0, #10]
    f7e2:	0592      	lsls	r2, r2, #22
    f7e4:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    f7e6:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    f7e8:	4918      	ldr	r1, [pc, #96]	; (f84c <system_clock_source_dfll_set_config+0x74>)
    f7ea:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    f7ec:	7983      	ldrb	r3, [r0, #6]
    f7ee:	79c2      	ldrb	r2, [r0, #7]
    f7f0:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    f7f2:	8842      	ldrh	r2, [r0, #2]
    f7f4:	8884      	ldrh	r4, [r0, #4]
    f7f6:	4322      	orrs	r2, r4
    f7f8:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    f7fa:	7842      	ldrb	r2, [r0, #1]
    f7fc:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    f7fe:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    f800:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    f802:	7803      	ldrb	r3, [r0, #0]
    f804:	2b04      	cmp	r3, #4
    f806:	d011      	beq.n	f82c <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    f808:	2b20      	cmp	r3, #32
    f80a:	d10e      	bne.n	f82a <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    f80c:	7b03      	ldrb	r3, [r0, #12]
    f80e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    f810:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    f812:	4313      	orrs	r3, r2
    f814:	89c2      	ldrh	r2, [r0, #14]
    f816:	0412      	lsls	r2, r2, #16
    f818:	490d      	ldr	r1, [pc, #52]	; (f850 <system_clock_source_dfll_set_config+0x78>)
    f81a:	400a      	ands	r2, r1
    f81c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    f81e:	4a0b      	ldr	r2, [pc, #44]	; (f84c <system_clock_source_dfll_set_config+0x74>)
    f820:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    f822:	6811      	ldr	r1, [r2, #0]
    f824:	4b0b      	ldr	r3, [pc, #44]	; (f854 <system_clock_source_dfll_set_config+0x7c>)
    f826:	430b      	orrs	r3, r1
    f828:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    f82a:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    f82c:	7b03      	ldrb	r3, [r0, #12]
    f82e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    f830:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    f832:	4313      	orrs	r3, r2
    f834:	89c2      	ldrh	r2, [r0, #14]
    f836:	0412      	lsls	r2, r2, #16
    f838:	4905      	ldr	r1, [pc, #20]	; (f850 <system_clock_source_dfll_set_config+0x78>)
    f83a:	400a      	ands	r2, r1
    f83c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    f83e:	4a03      	ldr	r2, [pc, #12]	; (f84c <system_clock_source_dfll_set_config+0x74>)
    f840:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    f842:	6813      	ldr	r3, [r2, #0]
    f844:	2104      	movs	r1, #4
    f846:	430b      	orrs	r3, r1
    f848:	6013      	str	r3, [r2, #0]
    f84a:	e7ee      	b.n	f82a <system_clock_source_dfll_set_config+0x52>
    f84c:	20000278 	.word	0x20000278
    f850:	03ff0000 	.word	0x03ff0000
    f854:	00000424 	.word	0x00000424

0000f858 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    f858:	2808      	cmp	r0, #8
    f85a:	d803      	bhi.n	f864 <system_clock_source_enable+0xc>
    f85c:	0080      	lsls	r0, r0, #2
    f85e:	4b25      	ldr	r3, [pc, #148]	; (f8f4 <system_clock_source_enable+0x9c>)
    f860:	581b      	ldr	r3, [r3, r0]
    f862:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    f864:	2017      	movs	r0, #23
    f866:	e044      	b.n	f8f2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    f868:	4a23      	ldr	r2, [pc, #140]	; (f8f8 <system_clock_source_enable+0xa0>)
    f86a:	6a13      	ldr	r3, [r2, #32]
    f86c:	2102      	movs	r1, #2
    f86e:	430b      	orrs	r3, r1
    f870:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    f872:	2000      	movs	r0, #0
    f874:	e03d      	b.n	f8f2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    f876:	4a20      	ldr	r2, [pc, #128]	; (f8f8 <system_clock_source_enable+0xa0>)
    f878:	6993      	ldr	r3, [r2, #24]
    f87a:	2102      	movs	r1, #2
    f87c:	430b      	orrs	r3, r1
    f87e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    f880:	2000      	movs	r0, #0
		break;
    f882:	e036      	b.n	f8f2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    f884:	4a1c      	ldr	r2, [pc, #112]	; (f8f8 <system_clock_source_enable+0xa0>)
    f886:	8a13      	ldrh	r3, [r2, #16]
    f888:	2102      	movs	r1, #2
    f88a:	430b      	orrs	r3, r1
    f88c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    f88e:	2000      	movs	r0, #0
		break;
    f890:	e02f      	b.n	f8f2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    f892:	4a19      	ldr	r2, [pc, #100]	; (f8f8 <system_clock_source_enable+0xa0>)
    f894:	8a93      	ldrh	r3, [r2, #20]
    f896:	2102      	movs	r1, #2
    f898:	430b      	orrs	r3, r1
    f89a:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    f89c:	2000      	movs	r0, #0
		break;
    f89e:	e028      	b.n	f8f2 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    f8a0:	4916      	ldr	r1, [pc, #88]	; (f8fc <system_clock_source_enable+0xa4>)
    f8a2:	680b      	ldr	r3, [r1, #0]
    f8a4:	2202      	movs	r2, #2
    f8a6:	4313      	orrs	r3, r2
    f8a8:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    f8aa:	4b13      	ldr	r3, [pc, #76]	; (f8f8 <system_clock_source_enable+0xa0>)
    f8ac:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    f8ae:	0019      	movs	r1, r3
    f8b0:	320e      	adds	r2, #14
    f8b2:	68cb      	ldr	r3, [r1, #12]
    f8b4:	421a      	tst	r2, r3
    f8b6:	d0fc      	beq.n	f8b2 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    f8b8:	4a10      	ldr	r2, [pc, #64]	; (f8fc <system_clock_source_enable+0xa4>)
    f8ba:	6891      	ldr	r1, [r2, #8]
    f8bc:	4b0e      	ldr	r3, [pc, #56]	; (f8f8 <system_clock_source_enable+0xa0>)
    f8be:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    f8c0:	6852      	ldr	r2, [r2, #4]
    f8c2:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    f8c4:	2200      	movs	r2, #0
    f8c6:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    f8c8:	0019      	movs	r1, r3
    f8ca:	3210      	adds	r2, #16
    f8cc:	68cb      	ldr	r3, [r1, #12]
    f8ce:	421a      	tst	r2, r3
    f8d0:	d0fc      	beq.n	f8cc <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    f8d2:	4b0a      	ldr	r3, [pc, #40]	; (f8fc <system_clock_source_enable+0xa4>)
    f8d4:	681b      	ldr	r3, [r3, #0]
    f8d6:	b29b      	uxth	r3, r3
    f8d8:	4a07      	ldr	r2, [pc, #28]	; (f8f8 <system_clock_source_enable+0xa0>)
    f8da:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    f8dc:	2000      	movs	r0, #0
    f8de:	e008      	b.n	f8f2 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    f8e0:	4905      	ldr	r1, [pc, #20]	; (f8f8 <system_clock_source_enable+0xa0>)
    f8e2:	2244      	movs	r2, #68	; 0x44
    f8e4:	5c8b      	ldrb	r3, [r1, r2]
    f8e6:	2002      	movs	r0, #2
    f8e8:	4303      	orrs	r3, r0
    f8ea:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    f8ec:	2000      	movs	r0, #0
		break;
    f8ee:	e000      	b.n	f8f2 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    f8f0:	2000      	movs	r0, #0
}
    f8f2:	4770      	bx	lr
    f8f4:	000164e4 	.word	0x000164e4
    f8f8:	40000800 	.word	0x40000800
    f8fc:	20000278 	.word	0x20000278

0000f900 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    f900:	b5f0      	push	{r4, r5, r6, r7, lr}
    f902:	b08f      	sub	sp, #60	; 0x3c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    f904:	22c2      	movs	r2, #194	; 0xc2
    f906:	00d2      	lsls	r2, r2, #3
    f908:	4b47      	ldr	r3, [pc, #284]	; (fa28 <system_clock_init+0x128>)
    f90a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    f90c:	4a47      	ldr	r2, [pc, #284]	; (fa2c <system_clock_init+0x12c>)
    f90e:	6853      	ldr	r3, [r2, #4]
    f910:	211e      	movs	r1, #30
    f912:	438b      	bics	r3, r1
    f914:	391a      	subs	r1, #26
    f916:	430b      	orrs	r3, r1
    f918:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    f91a:	2202      	movs	r2, #2
    f91c:	ab01      	add	r3, sp, #4
    f91e:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    f920:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    f922:	4d43      	ldr	r5, [pc, #268]	; (fa30 <system_clock_init+0x130>)
    f924:	b2e0      	uxtb	r0, r4
    f926:	a901      	add	r1, sp, #4
    f928:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    f92a:	3401      	adds	r4, #1
    f92c:	2c25      	cmp	r4, #37	; 0x25
    f92e:	d1f9      	bne.n	f924 <system_clock_init+0x24>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    f930:	a80a      	add	r0, sp, #40	; 0x28
    f932:	2300      	movs	r3, #0
    f934:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
    f936:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    f938:	2280      	movs	r2, #128	; 0x80
    f93a:	0212      	lsls	r2, r2, #8
    f93c:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    f93e:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    f940:	2201      	movs	r2, #1
    f942:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    f944:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    f946:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    f948:	3202      	adds	r2, #2
    f94a:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    f94c:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    f94e:	4b39      	ldr	r3, [pc, #228]	; (fa34 <system_clock_init+0x134>)
    f950:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    f952:	2005      	movs	r0, #5
    f954:	4b38      	ldr	r3, [pc, #224]	; (fa38 <system_clock_init+0x138>)
    f956:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    f958:	4933      	ldr	r1, [pc, #204]	; (fa28 <system_clock_init+0x128>)
    f95a:	2202      	movs	r2, #2
    f95c:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    f95e:	421a      	tst	r2, r3
    f960:	d0fc      	beq.n	f95c <system_clock_init+0x5c>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    f962:	4a31      	ldr	r2, [pc, #196]	; (fa28 <system_clock_init+0x128>)
    f964:	8a93      	ldrh	r3, [r2, #20]
    f966:	2180      	movs	r1, #128	; 0x80
    f968:	430b      	orrs	r3, r1
    f96a:	8293      	strh	r3, [r2, #20]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    f96c:	ab05      	add	r3, sp, #20
    f96e:	2100      	movs	r1, #0
    f970:	2200      	movs	r2, #0
    f972:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    f974:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    f976:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    f978:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    f97a:	313f      	adds	r1, #63	; 0x3f
    f97c:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    f97e:	393b      	subs	r1, #59	; 0x3b
    f980:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    f982:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    f984:	4b2d      	ldr	r3, [pc, #180]	; (fa3c <system_clock_init+0x13c>)
    f986:	681b      	ldr	r3, [r3, #0]
    f988:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    f98a:	2b3f      	cmp	r3, #63	; 0x3f
    f98c:	d04a      	beq.n	fa24 <system_clock_init+0x124>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    f98e:	a805      	add	r0, sp, #20
    f990:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    f992:	4b2b      	ldr	r3, [pc, #172]	; (fa40 <system_clock_init+0x140>)
    f994:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    f996:	2307      	movs	r3, #7
    f998:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    f99a:	3338      	adds	r3, #56	; 0x38
    f99c:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    f99e:	4b29      	ldr	r3, [pc, #164]	; (fa44 <system_clock_init+0x144>)
    f9a0:	4798      	blx	r3
	config->run_in_standby  = false;
    f9a2:	a804      	add	r0, sp, #16
    f9a4:	2500      	movs	r5, #0
    f9a6:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    f9a8:	2601      	movs	r6, #1
    f9aa:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    f9ac:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    f9ae:	4b26      	ldr	r3, [pc, #152]	; (fa48 <system_clock_init+0x148>)
    f9b0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    f9b2:	2006      	movs	r0, #6
    f9b4:	4f20      	ldr	r7, [pc, #128]	; (fa38 <system_clock_init+0x138>)
    f9b6:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    f9b8:	4b24      	ldr	r3, [pc, #144]	; (fa4c <system_clock_init+0x14c>)
    f9ba:	4798      	blx	r3
	config->division_factor    = 1;
    f9bc:	ac01      	add	r4, sp, #4
    f9be:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    f9c0:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    f9c2:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    f9c4:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    f9c6:	2305      	movs	r3, #5
    f9c8:	7023      	strb	r3, [r4, #0]
    f9ca:	0021      	movs	r1, r4
    f9cc:	2001      	movs	r0, #1
    f9ce:	4b20      	ldr	r3, [pc, #128]	; (fa50 <system_clock_init+0x150>)
    f9d0:	4798      	blx	r3
    f9d2:	2001      	movs	r0, #1
    f9d4:	4b1f      	ldr	r3, [pc, #124]	; (fa54 <system_clock_init+0x154>)
    f9d6:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    f9d8:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    f9da:	0021      	movs	r1, r4
    f9dc:	2000      	movs	r0, #0
    f9de:	4b14      	ldr	r3, [pc, #80]	; (fa30 <system_clock_init+0x130>)
    f9e0:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    f9e2:	2000      	movs	r0, #0
    f9e4:	4b1c      	ldr	r3, [pc, #112]	; (fa58 <system_clock_init+0x158>)
    f9e6:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    f9e8:	2007      	movs	r0, #7
    f9ea:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    f9ec:	490e      	ldr	r1, [pc, #56]	; (fa28 <system_clock_init+0x128>)
    f9ee:	22d0      	movs	r2, #208	; 0xd0
    f9f0:	68cb      	ldr	r3, [r1, #12]
    f9f2:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    f9f4:	2bd0      	cmp	r3, #208	; 0xd0
    f9f6:	d1fb      	bne.n	f9f0 <system_clock_init+0xf0>
	PM->CPUSEL.reg = (uint32_t)divider;
    f9f8:	4a18      	ldr	r2, [pc, #96]	; (fa5c <system_clock_init+0x15c>)
    f9fa:	2300      	movs	r3, #0
    f9fc:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    f9fe:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    fa00:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    fa02:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    fa04:	a901      	add	r1, sp, #4
    fa06:	2201      	movs	r2, #1
    fa08:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    fa0a:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    fa0c:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    fa0e:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    fa10:	3307      	adds	r3, #7
    fa12:	700b      	strb	r3, [r1, #0]
    fa14:	2000      	movs	r0, #0
    fa16:	4b0e      	ldr	r3, [pc, #56]	; (fa50 <system_clock_init+0x150>)
    fa18:	4798      	blx	r3
    fa1a:	2000      	movs	r0, #0
    fa1c:	4b0d      	ldr	r3, [pc, #52]	; (fa54 <system_clock_init+0x154>)
    fa1e:	4798      	blx	r3
#endif
}
    fa20:	b00f      	add	sp, #60	; 0x3c
    fa22:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    fa24:	3b20      	subs	r3, #32
    fa26:	e7b2      	b.n	f98e <system_clock_init+0x8e>
    fa28:	40000800 	.word	0x40000800
    fa2c:	41004000 	.word	0x41004000
    fa30:	0000fc99 	.word	0x0000fc99
    fa34:	0000f721 	.word	0x0000f721
    fa38:	0000f859 	.word	0x0000f859
    fa3c:	00806024 	.word	0x00806024
    fa40:	000005b9 	.word	0x000005b9
    fa44:	0000f7d9 	.word	0x0000f7d9
    fa48:	0000f6e5 	.word	0x0000f6e5
    fa4c:	0000fa61 	.word	0x0000fa61
    fa50:	0000fa85 	.word	0x0000fa85
    fa54:	0000fb3d 	.word	0x0000fb3d
    fa58:	0000fc0d 	.word	0x0000fc0d
    fa5c:	40000400 	.word	0x40000400

0000fa60 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    fa60:	4a06      	ldr	r2, [pc, #24]	; (fa7c <system_gclk_init+0x1c>)
    fa62:	6993      	ldr	r3, [r2, #24]
    fa64:	2108      	movs	r1, #8
    fa66:	430b      	orrs	r3, r1
    fa68:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    fa6a:	2201      	movs	r2, #1
    fa6c:	4b04      	ldr	r3, [pc, #16]	; (fa80 <system_gclk_init+0x20>)
    fa6e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    fa70:	0019      	movs	r1, r3
    fa72:	780b      	ldrb	r3, [r1, #0]
    fa74:	4213      	tst	r3, r2
    fa76:	d1fc      	bne.n	fa72 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    fa78:	4770      	bx	lr
    fa7a:	46c0      	nop			; (mov r8, r8)
    fa7c:	40000400 	.word	0x40000400
    fa80:	40000c00 	.word	0x40000c00

0000fa84 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    fa84:	b570      	push	{r4, r5, r6, lr}
    fa86:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    fa88:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    fa8a:	780d      	ldrb	r5, [r1, #0]
    fa8c:	022d      	lsls	r5, r5, #8
    fa8e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    fa90:	784b      	ldrb	r3, [r1, #1]
    fa92:	2b00      	cmp	r3, #0
    fa94:	d002      	beq.n	fa9c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    fa96:	2380      	movs	r3, #128	; 0x80
    fa98:	02db      	lsls	r3, r3, #11
    fa9a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    fa9c:	7a4b      	ldrb	r3, [r1, #9]
    fa9e:	2b00      	cmp	r3, #0
    faa0:	d002      	beq.n	faa8 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    faa2:	2380      	movs	r3, #128	; 0x80
    faa4:	031b      	lsls	r3, r3, #12
    faa6:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    faa8:	6848      	ldr	r0, [r1, #4]
    faaa:	2801      	cmp	r0, #1
    faac:	d910      	bls.n	fad0 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    faae:	1e43      	subs	r3, r0, #1
    fab0:	4218      	tst	r0, r3
    fab2:	d134      	bne.n	fb1e <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    fab4:	2802      	cmp	r0, #2
    fab6:	d930      	bls.n	fb1a <system_gclk_gen_set_config+0x96>
    fab8:	2302      	movs	r3, #2
    faba:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    fabc:	3201      	adds	r2, #1
						mask <<= 1) {
    fabe:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    fac0:	4298      	cmp	r0, r3
    fac2:	d8fb      	bhi.n	fabc <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    fac4:	0212      	lsls	r2, r2, #8
    fac6:	4332      	orrs	r2, r6
    fac8:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    faca:	2380      	movs	r3, #128	; 0x80
    facc:	035b      	lsls	r3, r3, #13
    face:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    fad0:	7a0b      	ldrb	r3, [r1, #8]
    fad2:	2b00      	cmp	r3, #0
    fad4:	d002      	beq.n	fadc <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    fad6:	2380      	movs	r3, #128	; 0x80
    fad8:	039b      	lsls	r3, r3, #14
    fada:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    fadc:	4a13      	ldr	r2, [pc, #76]	; (fb2c <system_gclk_gen_set_config+0xa8>)
    fade:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    fae0:	b25b      	sxtb	r3, r3
    fae2:	2b00      	cmp	r3, #0
    fae4:	dbfb      	blt.n	fade <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    fae6:	4b12      	ldr	r3, [pc, #72]	; (fb30 <system_gclk_gen_set_config+0xac>)
    fae8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    faea:	4b12      	ldr	r3, [pc, #72]	; (fb34 <system_gclk_gen_set_config+0xb0>)
    faec:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    faee:	4a0f      	ldr	r2, [pc, #60]	; (fb2c <system_gclk_gen_set_config+0xa8>)
    faf0:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    faf2:	b25b      	sxtb	r3, r3
    faf4:	2b00      	cmp	r3, #0
    faf6:	dbfb      	blt.n	faf0 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    faf8:	4b0c      	ldr	r3, [pc, #48]	; (fb2c <system_gclk_gen_set_config+0xa8>)
    fafa:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    fafc:	001a      	movs	r2, r3
    fafe:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    fb00:	b25b      	sxtb	r3, r3
    fb02:	2b00      	cmp	r3, #0
    fb04:	dbfb      	blt.n	fafe <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    fb06:	4a09      	ldr	r2, [pc, #36]	; (fb2c <system_gclk_gen_set_config+0xa8>)
    fb08:	6853      	ldr	r3, [r2, #4]
    fb0a:	2180      	movs	r1, #128	; 0x80
    fb0c:	0249      	lsls	r1, r1, #9
    fb0e:	400b      	ands	r3, r1
    fb10:	431d      	orrs	r5, r3
    fb12:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    fb14:	4b08      	ldr	r3, [pc, #32]	; (fb38 <system_gclk_gen_set_config+0xb4>)
    fb16:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    fb18:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    fb1a:	2200      	movs	r2, #0
    fb1c:	e7d2      	b.n	fac4 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    fb1e:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    fb20:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    fb22:	2380      	movs	r3, #128	; 0x80
    fb24:	029b      	lsls	r3, r3, #10
    fb26:	431d      	orrs	r5, r3
    fb28:	e7d2      	b.n	fad0 <system_gclk_gen_set_config+0x4c>
    fb2a:	46c0      	nop			; (mov r8, r8)
    fb2c:	40000c00 	.word	0x40000c00
    fb30:	0000d61d 	.word	0x0000d61d
    fb34:	40000c08 	.word	0x40000c08
    fb38:	0000d65d 	.word	0x0000d65d

0000fb3c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    fb3c:	b510      	push	{r4, lr}
    fb3e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    fb40:	4a0b      	ldr	r2, [pc, #44]	; (fb70 <system_gclk_gen_enable+0x34>)
    fb42:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    fb44:	b25b      	sxtb	r3, r3
    fb46:	2b00      	cmp	r3, #0
    fb48:	dbfb      	blt.n	fb42 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    fb4a:	4b0a      	ldr	r3, [pc, #40]	; (fb74 <system_gclk_gen_enable+0x38>)
    fb4c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    fb4e:	4b0a      	ldr	r3, [pc, #40]	; (fb78 <system_gclk_gen_enable+0x3c>)
    fb50:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    fb52:	4a07      	ldr	r2, [pc, #28]	; (fb70 <system_gclk_gen_enable+0x34>)
    fb54:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    fb56:	b25b      	sxtb	r3, r3
    fb58:	2b00      	cmp	r3, #0
    fb5a:	dbfb      	blt.n	fb54 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    fb5c:	4a04      	ldr	r2, [pc, #16]	; (fb70 <system_gclk_gen_enable+0x34>)
    fb5e:	6851      	ldr	r1, [r2, #4]
    fb60:	2380      	movs	r3, #128	; 0x80
    fb62:	025b      	lsls	r3, r3, #9
    fb64:	430b      	orrs	r3, r1
    fb66:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    fb68:	4b04      	ldr	r3, [pc, #16]	; (fb7c <system_gclk_gen_enable+0x40>)
    fb6a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    fb6c:	bd10      	pop	{r4, pc}
    fb6e:	46c0      	nop			; (mov r8, r8)
    fb70:	40000c00 	.word	0x40000c00
    fb74:	0000d61d 	.word	0x0000d61d
    fb78:	40000c04 	.word	0x40000c04
    fb7c:	0000d65d 	.word	0x0000d65d

0000fb80 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    fb80:	b570      	push	{r4, r5, r6, lr}
    fb82:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    fb84:	4a1a      	ldr	r2, [pc, #104]	; (fbf0 <system_gclk_gen_get_hz+0x70>)
    fb86:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    fb88:	b25b      	sxtb	r3, r3
    fb8a:	2b00      	cmp	r3, #0
    fb8c:	dbfb      	blt.n	fb86 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    fb8e:	4b19      	ldr	r3, [pc, #100]	; (fbf4 <system_gclk_gen_get_hz+0x74>)
    fb90:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    fb92:	4b19      	ldr	r3, [pc, #100]	; (fbf8 <system_gclk_gen_get_hz+0x78>)
    fb94:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    fb96:	4a16      	ldr	r2, [pc, #88]	; (fbf0 <system_gclk_gen_get_hz+0x70>)
    fb98:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    fb9a:	b25b      	sxtb	r3, r3
    fb9c:	2b00      	cmp	r3, #0
    fb9e:	dbfb      	blt.n	fb98 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    fba0:	4e13      	ldr	r6, [pc, #76]	; (fbf0 <system_gclk_gen_get_hz+0x70>)
    fba2:	6870      	ldr	r0, [r6, #4]
    fba4:	04c0      	lsls	r0, r0, #19
    fba6:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    fba8:	4b14      	ldr	r3, [pc, #80]	; (fbfc <system_gclk_gen_get_hz+0x7c>)
    fbaa:	4798      	blx	r3
    fbac:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    fbae:	4b12      	ldr	r3, [pc, #72]	; (fbf8 <system_gclk_gen_get_hz+0x78>)
    fbb0:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    fbb2:	6876      	ldr	r6, [r6, #4]
    fbb4:	02f6      	lsls	r6, r6, #11
    fbb6:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    fbb8:	4b11      	ldr	r3, [pc, #68]	; (fc00 <system_gclk_gen_get_hz+0x80>)
    fbba:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    fbbc:	4a0c      	ldr	r2, [pc, #48]	; (fbf0 <system_gclk_gen_get_hz+0x70>)
    fbbe:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    fbc0:	b25b      	sxtb	r3, r3
    fbc2:	2b00      	cmp	r3, #0
    fbc4:	dbfb      	blt.n	fbbe <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    fbc6:	4b0a      	ldr	r3, [pc, #40]	; (fbf0 <system_gclk_gen_get_hz+0x70>)
    fbc8:	689c      	ldr	r4, [r3, #8]
    fbca:	0224      	lsls	r4, r4, #8
    fbcc:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    fbce:	4b0d      	ldr	r3, [pc, #52]	; (fc04 <system_gclk_gen_get_hz+0x84>)
    fbd0:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    fbd2:	2e00      	cmp	r6, #0
    fbd4:	d107      	bne.n	fbe6 <system_gclk_gen_get_hz+0x66>
    fbd6:	2c01      	cmp	r4, #1
    fbd8:	d907      	bls.n	fbea <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    fbda:	0021      	movs	r1, r4
    fbdc:	0028      	movs	r0, r5
    fbde:	4b0a      	ldr	r3, [pc, #40]	; (fc08 <system_gclk_gen_get_hz+0x88>)
    fbe0:	4798      	blx	r3
    fbe2:	0005      	movs	r5, r0
    fbe4:	e001      	b.n	fbea <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    fbe6:	3401      	adds	r4, #1
    fbe8:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    fbea:	0028      	movs	r0, r5
    fbec:	bd70      	pop	{r4, r5, r6, pc}
    fbee:	46c0      	nop			; (mov r8, r8)
    fbf0:	40000c00 	.word	0x40000c00
    fbf4:	0000d61d 	.word	0x0000d61d
    fbf8:	40000c04 	.word	0x40000c04
    fbfc:	0000f655 	.word	0x0000f655
    fc00:	40000c08 	.word	0x40000c08
    fc04:	0000d65d 	.word	0x0000d65d
    fc08:	00011f45 	.word	0x00011f45

0000fc0c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    fc0c:	b510      	push	{r4, lr}
    fc0e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    fc10:	4b06      	ldr	r3, [pc, #24]	; (fc2c <system_gclk_chan_enable+0x20>)
    fc12:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    fc14:	4b06      	ldr	r3, [pc, #24]	; (fc30 <system_gclk_chan_enable+0x24>)
    fc16:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    fc18:	4a06      	ldr	r2, [pc, #24]	; (fc34 <system_gclk_chan_enable+0x28>)
    fc1a:	8853      	ldrh	r3, [r2, #2]
    fc1c:	2180      	movs	r1, #128	; 0x80
    fc1e:	01c9      	lsls	r1, r1, #7
    fc20:	430b      	orrs	r3, r1
    fc22:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    fc24:	4b04      	ldr	r3, [pc, #16]	; (fc38 <system_gclk_chan_enable+0x2c>)
    fc26:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    fc28:	bd10      	pop	{r4, pc}
    fc2a:	46c0      	nop			; (mov r8, r8)
    fc2c:	0000d61d 	.word	0x0000d61d
    fc30:	40000c02 	.word	0x40000c02
    fc34:	40000c00 	.word	0x40000c00
    fc38:	0000d65d 	.word	0x0000d65d

0000fc3c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    fc3c:	b510      	push	{r4, lr}
    fc3e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    fc40:	4b0f      	ldr	r3, [pc, #60]	; (fc80 <system_gclk_chan_disable+0x44>)
    fc42:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    fc44:	4b0f      	ldr	r3, [pc, #60]	; (fc84 <system_gclk_chan_disable+0x48>)
    fc46:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    fc48:	4a0f      	ldr	r2, [pc, #60]	; (fc88 <system_gclk_chan_disable+0x4c>)
    fc4a:	8853      	ldrh	r3, [r2, #2]
    fc4c:	051b      	lsls	r3, r3, #20
    fc4e:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    fc50:	8853      	ldrh	r3, [r2, #2]
    fc52:	490e      	ldr	r1, [pc, #56]	; (fc8c <system_gclk_chan_disable+0x50>)
    fc54:	400b      	ands	r3, r1
    fc56:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    fc58:	8853      	ldrh	r3, [r2, #2]
    fc5a:	490d      	ldr	r1, [pc, #52]	; (fc90 <system_gclk_chan_disable+0x54>)
    fc5c:	400b      	ands	r3, r1
    fc5e:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    fc60:	0011      	movs	r1, r2
    fc62:	2280      	movs	r2, #128	; 0x80
    fc64:	01d2      	lsls	r2, r2, #7
    fc66:	884b      	ldrh	r3, [r1, #2]
    fc68:	4213      	tst	r3, r2
    fc6a:	d1fc      	bne.n	fc66 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    fc6c:	4906      	ldr	r1, [pc, #24]	; (fc88 <system_gclk_chan_disable+0x4c>)
    fc6e:	884a      	ldrh	r2, [r1, #2]
    fc70:	0203      	lsls	r3, r0, #8
    fc72:	4806      	ldr	r0, [pc, #24]	; (fc8c <system_gclk_chan_disable+0x50>)
    fc74:	4002      	ands	r2, r0
    fc76:	4313      	orrs	r3, r2
    fc78:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    fc7a:	4b06      	ldr	r3, [pc, #24]	; (fc94 <system_gclk_chan_disable+0x58>)
    fc7c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    fc7e:	bd10      	pop	{r4, pc}
    fc80:	0000d61d 	.word	0x0000d61d
    fc84:	40000c02 	.word	0x40000c02
    fc88:	40000c00 	.word	0x40000c00
    fc8c:	fffff0ff 	.word	0xfffff0ff
    fc90:	ffffbfff 	.word	0xffffbfff
    fc94:	0000d65d 	.word	0x0000d65d

0000fc98 <system_gclk_chan_set_config>:
{
    fc98:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    fc9a:	780c      	ldrb	r4, [r1, #0]
    fc9c:	0224      	lsls	r4, r4, #8
    fc9e:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    fca0:	4b02      	ldr	r3, [pc, #8]	; (fcac <system_gclk_chan_set_config+0x14>)
    fca2:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    fca4:	b2a4      	uxth	r4, r4
    fca6:	4b02      	ldr	r3, [pc, #8]	; (fcb0 <system_gclk_chan_set_config+0x18>)
    fca8:	805c      	strh	r4, [r3, #2]
}
    fcaa:	bd10      	pop	{r4, pc}
    fcac:	0000fc3d 	.word	0x0000fc3d
    fcb0:	40000c00 	.word	0x40000c00

0000fcb4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    fcb4:	b510      	push	{r4, lr}
    fcb6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    fcb8:	4b06      	ldr	r3, [pc, #24]	; (fcd4 <system_gclk_chan_get_hz+0x20>)
    fcba:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    fcbc:	4b06      	ldr	r3, [pc, #24]	; (fcd8 <system_gclk_chan_get_hz+0x24>)
    fcbe:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    fcc0:	4b06      	ldr	r3, [pc, #24]	; (fcdc <system_gclk_chan_get_hz+0x28>)
    fcc2:	885c      	ldrh	r4, [r3, #2]
    fcc4:	0524      	lsls	r4, r4, #20
    fcc6:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    fcc8:	4b05      	ldr	r3, [pc, #20]	; (fce0 <system_gclk_chan_get_hz+0x2c>)
    fcca:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    fccc:	0020      	movs	r0, r4
    fcce:	4b05      	ldr	r3, [pc, #20]	; (fce4 <system_gclk_chan_get_hz+0x30>)
    fcd0:	4798      	blx	r3
}
    fcd2:	bd10      	pop	{r4, pc}
    fcd4:	0000d61d 	.word	0x0000d61d
    fcd8:	40000c02 	.word	0x40000c02
    fcdc:	40000c00 	.word	0x40000c00
    fce0:	0000d65d 	.word	0x0000d65d
    fce4:	0000fb81 	.word	0x0000fb81

0000fce8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    fce8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    fcea:	78d3      	ldrb	r3, [r2, #3]
    fcec:	2b00      	cmp	r3, #0
    fcee:	d135      	bne.n	fd5c <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    fcf0:	7813      	ldrb	r3, [r2, #0]
    fcf2:	2b80      	cmp	r3, #128	; 0x80
    fcf4:	d029      	beq.n	fd4a <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    fcf6:	061b      	lsls	r3, r3, #24
    fcf8:	2480      	movs	r4, #128	; 0x80
    fcfa:	0264      	lsls	r4, r4, #9
    fcfc:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    fcfe:	7854      	ldrb	r4, [r2, #1]
    fd00:	2502      	movs	r5, #2
    fd02:	43ac      	bics	r4, r5
    fd04:	d106      	bne.n	fd14 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    fd06:	7894      	ldrb	r4, [r2, #2]
    fd08:	2c00      	cmp	r4, #0
    fd0a:	d120      	bne.n	fd4e <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    fd0c:	2480      	movs	r4, #128	; 0x80
    fd0e:	02a4      	lsls	r4, r4, #10
    fd10:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    fd12:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    fd14:	7854      	ldrb	r4, [r2, #1]
    fd16:	3c01      	subs	r4, #1
    fd18:	2c01      	cmp	r4, #1
    fd1a:	d91c      	bls.n	fd56 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    fd1c:	040d      	lsls	r5, r1, #16
    fd1e:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    fd20:	24a0      	movs	r4, #160	; 0xa0
    fd22:	05e4      	lsls	r4, r4, #23
    fd24:	432c      	orrs	r4, r5
    fd26:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    fd28:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    fd2a:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    fd2c:	24d0      	movs	r4, #208	; 0xd0
    fd2e:	0624      	lsls	r4, r4, #24
    fd30:	432c      	orrs	r4, r5
    fd32:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    fd34:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    fd36:	78d4      	ldrb	r4, [r2, #3]
    fd38:	2c00      	cmp	r4, #0
    fd3a:	d122      	bne.n	fd82 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    fd3c:	035b      	lsls	r3, r3, #13
    fd3e:	d51c      	bpl.n	fd7a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    fd40:	7893      	ldrb	r3, [r2, #2]
    fd42:	2b01      	cmp	r3, #1
    fd44:	d01e      	beq.n	fd84 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    fd46:	6141      	str	r1, [r0, #20]
    fd48:	e017      	b.n	fd7a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    fd4a:	2300      	movs	r3, #0
    fd4c:	e7d7      	b.n	fcfe <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    fd4e:	24c0      	movs	r4, #192	; 0xc0
    fd50:	02e4      	lsls	r4, r4, #11
    fd52:	4323      	orrs	r3, r4
    fd54:	e7dd      	b.n	fd12 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    fd56:	4c0d      	ldr	r4, [pc, #52]	; (fd8c <_system_pinmux_config+0xa4>)
    fd58:	4023      	ands	r3, r4
    fd5a:	e7df      	b.n	fd1c <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    fd5c:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    fd5e:	040c      	lsls	r4, r1, #16
    fd60:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    fd62:	23a0      	movs	r3, #160	; 0xa0
    fd64:	05db      	lsls	r3, r3, #23
    fd66:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    fd68:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    fd6a:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    fd6c:	23d0      	movs	r3, #208	; 0xd0
    fd6e:	061b      	lsls	r3, r3, #24
    fd70:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    fd72:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    fd74:	78d3      	ldrb	r3, [r2, #3]
    fd76:	2b00      	cmp	r3, #0
    fd78:	d103      	bne.n	fd82 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    fd7a:	7853      	ldrb	r3, [r2, #1]
    fd7c:	3b01      	subs	r3, #1
    fd7e:	2b01      	cmp	r3, #1
    fd80:	d902      	bls.n	fd88 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    fd82:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    fd84:	6181      	str	r1, [r0, #24]
    fd86:	e7f8      	b.n	fd7a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    fd88:	6081      	str	r1, [r0, #8]
}
    fd8a:	e7fa      	b.n	fd82 <_system_pinmux_config+0x9a>
    fd8c:	fffbffff 	.word	0xfffbffff

0000fd90 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    fd90:	b510      	push	{r4, lr}
    fd92:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    fd94:	09c1      	lsrs	r1, r0, #7
		return NULL;
    fd96:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    fd98:	2900      	cmp	r1, #0
    fd9a:	d104      	bne.n	fda6 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    fd9c:	0943      	lsrs	r3, r0, #5
    fd9e:	01db      	lsls	r3, r3, #7
    fda0:	4905      	ldr	r1, [pc, #20]	; (fdb8 <system_pinmux_pin_set_config+0x28>)
    fda2:	468c      	mov	ip, r1
    fda4:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    fda6:	241f      	movs	r4, #31
    fda8:	4020      	ands	r0, r4
    fdaa:	2101      	movs	r1, #1
    fdac:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    fdae:	0018      	movs	r0, r3
    fdb0:	4b02      	ldr	r3, [pc, #8]	; (fdbc <system_pinmux_pin_set_config+0x2c>)
    fdb2:	4798      	blx	r3
}
    fdb4:	bd10      	pop	{r4, pc}
    fdb6:	46c0      	nop			; (mov r8, r8)
    fdb8:	41004400 	.word	0x41004400
    fdbc:	0000fce9 	.word	0x0000fce9

0000fdc0 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    fdc0:	4770      	bx	lr
	...

0000fdc4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    fdc4:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    fdc6:	4b05      	ldr	r3, [pc, #20]	; (fddc <system_init+0x18>)
    fdc8:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    fdca:	4b05      	ldr	r3, [pc, #20]	; (fde0 <system_init+0x1c>)
    fdcc:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    fdce:	4b05      	ldr	r3, [pc, #20]	; (fde4 <system_init+0x20>)
    fdd0:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    fdd2:	4b05      	ldr	r3, [pc, #20]	; (fde8 <system_init+0x24>)
    fdd4:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    fdd6:	4b05      	ldr	r3, [pc, #20]	; (fdec <system_init+0x28>)
    fdd8:	4798      	blx	r3
}
    fdda:	bd10      	pop	{r4, pc}
    fddc:	0000f901 	.word	0x0000f901
    fde0:	0000d7b1 	.word	0x0000d7b1
    fde4:	0000fdc1 	.word	0x0000fdc1
    fde8:	0000b4c5 	.word	0x0000b4c5
    fdec:	0000fdc1 	.word	0x0000fdc1

0000fdf0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    fdf0:	b5f0      	push	{r4, r5, r6, r7, lr}
    fdf2:	46c6      	mov	lr, r8
    fdf4:	b500      	push	{lr}
    fdf6:	000c      	movs	r4, r1
    fdf8:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    fdfa:	2800      	cmp	r0, #0
    fdfc:	d10f      	bne.n	fe1e <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    fdfe:	2a00      	cmp	r2, #0
    fe00:	dd11      	ble.n	fe26 <_read+0x36>
    fe02:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    fe04:	4e09      	ldr	r6, [pc, #36]	; (fe2c <_read+0x3c>)
    fe06:	4d0a      	ldr	r5, [pc, #40]	; (fe30 <_read+0x40>)
    fe08:	6830      	ldr	r0, [r6, #0]
    fe0a:	0021      	movs	r1, r4
    fe0c:	682b      	ldr	r3, [r5, #0]
    fe0e:	4798      	blx	r3
		ptr++;
    fe10:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    fe12:	42bc      	cmp	r4, r7
    fe14:	d1f8      	bne.n	fe08 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    fe16:	4640      	mov	r0, r8
    fe18:	bc04      	pop	{r2}
    fe1a:	4690      	mov	r8, r2
    fe1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    fe1e:	2301      	movs	r3, #1
    fe20:	425b      	negs	r3, r3
    fe22:	4698      	mov	r8, r3
    fe24:	e7f7      	b.n	fe16 <_read+0x26>
	for (; len > 0; --len) {
    fe26:	4680      	mov	r8, r0
    fe28:	e7f5      	b.n	fe16 <_read+0x26>
    fe2a:	46c0      	nop			; (mov r8, r8)
    fe2c:	20000600 	.word	0x20000600
    fe30:	200005f8 	.word	0x200005f8

0000fe34 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    fe34:	b5f0      	push	{r4, r5, r6, r7, lr}
    fe36:	46c6      	mov	lr, r8
    fe38:	b500      	push	{lr}
    fe3a:	000e      	movs	r6, r1
    fe3c:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    fe3e:	3801      	subs	r0, #1
    fe40:	2802      	cmp	r0, #2
    fe42:	d810      	bhi.n	fe66 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    fe44:	2a00      	cmp	r2, #0
    fe46:	d011      	beq.n	fe6c <_write+0x38>
    fe48:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    fe4a:	4b0c      	ldr	r3, [pc, #48]	; (fe7c <_write+0x48>)
    fe4c:	4698      	mov	r8, r3
    fe4e:	4f0c      	ldr	r7, [pc, #48]	; (fe80 <_write+0x4c>)
    fe50:	4643      	mov	r3, r8
    fe52:	6818      	ldr	r0, [r3, #0]
    fe54:	5d31      	ldrb	r1, [r6, r4]
    fe56:	683b      	ldr	r3, [r7, #0]
    fe58:	4798      	blx	r3
    fe5a:	2800      	cmp	r0, #0
    fe5c:	db08      	blt.n	fe70 <_write+0x3c>
			return -1;
		}
		++nChars;
    fe5e:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    fe60:	42a5      	cmp	r5, r4
    fe62:	d1f5      	bne.n	fe50 <_write+0x1c>
    fe64:	e006      	b.n	fe74 <_write+0x40>
		return -1;
    fe66:	2401      	movs	r4, #1
    fe68:	4264      	negs	r4, r4
    fe6a:	e003      	b.n	fe74 <_write+0x40>
	for (; len != 0; --len) {
    fe6c:	0014      	movs	r4, r2
    fe6e:	e001      	b.n	fe74 <_write+0x40>
			return -1;
    fe70:	2401      	movs	r4, #1
    fe72:	4264      	negs	r4, r4
	}
	return nChars;
}
    fe74:	0020      	movs	r0, r4
    fe76:	bc04      	pop	{r2}
    fe78:	4690      	mov	r8, r2
    fe7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fe7c:	20000600 	.word	0x20000600
    fe80:	200005fc 	.word	0x200005fc

0000fe84 <resolve_cb>:
{
	http_client_socket_event_handler(sock, u8Msg, pvMsg);
}

static void resolve_cb(uint8_t *pu8DomainName, uint32_t u32ServerIP)
{
    fe84:	b570      	push	{r4, r5, r6, lr}
    fe86:	b082      	sub	sp, #8
    fe88:	0005      	movs	r5, r0
    fe8a:	000c      	movs	r4, r1
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
	(int)IPV4_BYTE(u32ServerIP, 0), (int)IPV4_BYTE(u32ServerIP, 1),
    fe8c:	0a0b      	lsrs	r3, r1, #8
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
    fe8e:	21ff      	movs	r1, #255	; 0xff
    fe90:	400b      	ands	r3, r1
    fe92:	000a      	movs	r2, r1
    fe94:	4022      	ands	r2, r4
	(int)IPV4_BYTE(u32ServerIP, 2), (int)IPV4_BYTE(u32ServerIP, 3));
    fe96:	0e20      	lsrs	r0, r4, #24
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
    fe98:	9001      	str	r0, [sp, #4]
	(int)IPV4_BYTE(u32ServerIP, 2), (int)IPV4_BYTE(u32ServerIP, 3));
    fe9a:	0c20      	lsrs	r0, r4, #16
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
    fe9c:	4001      	ands	r1, r0
    fe9e:	9100      	str	r1, [sp, #0]
    fea0:	0029      	movs	r1, r5
    fea2:	4804      	ldr	r0, [pc, #16]	; (feb4 <resolve_cb+0x30>)
    fea4:	4e04      	ldr	r6, [pc, #16]	; (feb8 <resolve_cb+0x34>)
    fea6:	47b0      	blx	r6
	http_client_socket_resolve_handler(pu8DomainName, u32ServerIP);
    fea8:	0021      	movs	r1, r4
    feaa:	0028      	movs	r0, r5
    feac:	4b03      	ldr	r3, [pc, #12]	; (febc <resolve_cb+0x38>)
    feae:	4798      	blx	r3
}
    feb0:	b002      	add	sp, #8
    feb2:	bd70      	pop	{r4, r5, r6, pc}
    feb4:	00016a94 	.word	0x00016a94
    feb8:	00013d61 	.word	0x00013d61
    febc:	0000c5e9 	.word	0x0000c5e9

0000fec0 <socket_cb>:
{
    fec0:	b510      	push	{r4, lr}
	http_client_socket_event_handler(sock, u8Msg, pvMsg);
    fec2:	4b01      	ldr	r3, [pc, #4]	; (fec8 <socket_cb+0x8>)
    fec4:	4798      	blx	r3
}
    fec6:	bd10      	pop	{r4, pc}
    fec8:	0000d215 	.word	0x0000d215

0000fecc <start_download>:
{
    fecc:	b510      	push	{r4, lr}
    fece:	b082      	sub	sp, #8
	return ((down_state & mask) != 0);
    fed0:	4b17      	ldr	r3, [pc, #92]	; (ff30 <start_download+0x64>)
    fed2:	781b      	ldrb	r3, [r3, #0]
	if (!is_state_set(WIFI_CONNECTED)) {
    fed4:	079a      	lsls	r2, r3, #30
    fed6:	d513      	bpl.n	ff00 <start_download+0x34>
	if (is_state_set(GET_REQUESTED)) {
    fed8:	075a      	lsls	r2, r3, #29
    feda:	d415      	bmi.n	ff08 <start_download+0x3c>
	if (is_state_set(DOWNLOADING)) {
    fedc:	071b      	lsls	r3, r3, #28
    fede:	d417      	bmi.n	ff10 <start_download+0x44>
	if(download_CRC == false){
    fee0:	4b14      	ldr	r3, [pc, #80]	; (ff34 <start_download+0x68>)
    fee2:	781b      	ldrb	r3, [r3, #0]
    fee4:	2b00      	cmp	r3, #0
    fee6:	d017      	beq.n	ff18 <start_download+0x4c>
		printf("start_download CRC: sending HTTP request...\r\n");
    fee8:	4813      	ldr	r0, [pc, #76]	; (ff38 <start_download+0x6c>)
    feea:	4b14      	ldr	r3, [pc, #80]	; (ff3c <start_download+0x70>)
    feec:	4798      	blx	r3
		http_client_send_request(&http_client_module_inst, MAIN_HTTP_CRC_URL, HTTP_METHOD_GET, NULL, NULL);
    feee:	2300      	movs	r3, #0
    fef0:	9300      	str	r3, [sp, #0]
    fef2:	2201      	movs	r2, #1
    fef4:	4912      	ldr	r1, [pc, #72]	; (ff40 <start_download+0x74>)
    fef6:	4813      	ldr	r0, [pc, #76]	; (ff44 <start_download+0x78>)
    fef8:	4c13      	ldr	r4, [pc, #76]	; (ff48 <start_download+0x7c>)
    fefa:	47a0      	blx	r4
}
    fefc:	b002      	add	sp, #8
    fefe:	bd10      	pop	{r4, pc}
		printf("start_download: Wi-Fi is not connected.\r\n");
    ff00:	4812      	ldr	r0, [pc, #72]	; (ff4c <start_download+0x80>)
    ff02:	4b0e      	ldr	r3, [pc, #56]	; (ff3c <start_download+0x70>)
    ff04:	4798      	blx	r3
		return;
    ff06:	e7f9      	b.n	fefc <start_download+0x30>
		printf("start_download: request is sent already.\r\n");
    ff08:	4811      	ldr	r0, [pc, #68]	; (ff50 <start_download+0x84>)
    ff0a:	4b0c      	ldr	r3, [pc, #48]	; (ff3c <start_download+0x70>)
    ff0c:	4798      	blx	r3
		return;
    ff0e:	e7f5      	b.n	fefc <start_download+0x30>
		printf("start_download: running download already.\r\n");
    ff10:	4810      	ldr	r0, [pc, #64]	; (ff54 <start_download+0x88>)
    ff12:	4b0a      	ldr	r3, [pc, #40]	; (ff3c <start_download+0x70>)
    ff14:	4798      	blx	r3
		return;
    ff16:	e7f1      	b.n	fefc <start_download+0x30>
		printf("start_download: sending HTTP request...\r\n");
    ff18:	480f      	ldr	r0, [pc, #60]	; (ff58 <start_download+0x8c>)
    ff1a:	4b08      	ldr	r3, [pc, #32]	; (ff3c <start_download+0x70>)
    ff1c:	4798      	blx	r3
		http_client_send_request(&http_client_module_inst, MAIN_HTTP_FILE_URL, HTTP_METHOD_GET, NULL, NULL);
    ff1e:	2300      	movs	r3, #0
    ff20:	9300      	str	r3, [sp, #0]
    ff22:	2201      	movs	r2, #1
    ff24:	490d      	ldr	r1, [pc, #52]	; (ff5c <start_download+0x90>)
    ff26:	4807      	ldr	r0, [pc, #28]	; (ff44 <start_download+0x78>)
    ff28:	4c07      	ldr	r4, [pc, #28]	; (ff48 <start_download+0x7c>)
    ff2a:	47a0      	blx	r4
    ff2c:	e7e6      	b.n	fefc <start_download+0x30>
    ff2e:	46c0      	nop			; (mov r8, r8)
    ff30:	20000298 	.word	0x20000298
    ff34:	20000299 	.word	0x20000299
    ff38:	00016ba4 	.word	0x00016ba4
    ff3c:	00013e7d 	.word	0x00013e7d
    ff40:	00016bd4 	.word	0x00016bd4
    ff44:	20000f00 	.word	0x20000f00
    ff48:	0000cb19 	.word	0x0000cb19
    ff4c:	00016ac4 	.word	0x00016ac4
    ff50:	00016af0 	.word	0x00016af0
    ff54:	00016b1c 	.word	0x00016b1c
    ff58:	00016b48 	.word	0x00016b48
    ff5c:	00016b74 	.word	0x00016b74

0000ff60 <socket_resolve_handler>:
{
    ff60:	b510      	push	{r4, lr}
	mqtt_socket_resolve_handler(doamin_name, server_ip);
    ff62:	4b01      	ldr	r3, [pc, #4]	; (ff68 <socket_resolve_handler+0x8>)
    ff64:	4798      	blx	r3
}
    ff66:	bd10      	pop	{r4, pc}
    ff68:	00011291 	.word	0x00011291

0000ff6c <socket_event_handler>:
{
    ff6c:	b510      	push	{r4, lr}
	mqtt_socket_event_handler(sock, msg_type, msg_data);
    ff6e:	4b01      	ldr	r3, [pc, #4]	; (ff74 <socket_event_handler+0x8>)
    ff70:	4798      	blx	r3
}
    ff72:	bd10      	pop	{r4, pc}
    ff74:	00011e31 	.word	0x00011e31

0000ff78 <wifi_callback>:
{
    ff78:	b510      	push	{r4, lr}
    ff7a:	b082      	sub	sp, #8
	switch (msg_type) {
    ff7c:	282c      	cmp	r0, #44	; 0x2c
    ff7e:	d003      	beq.n	ff88 <wifi_callback+0x10>
    ff80:	2832      	cmp	r0, #50	; 0x32
    ff82:	d01c      	beq.n	ffbe <wifi_callback+0x46>
}
    ff84:	b002      	add	sp, #8
    ff86:	bd10      	pop	{r4, pc}
		if (msg_wifi_state->u8CurrState == M2M_WIFI_CONNECTED) {
    ff88:	780b      	ldrb	r3, [r1, #0]
    ff8a:	2b01      	cmp	r3, #1
    ff8c:	d011      	beq.n	ffb2 <wifi_callback+0x3a>
		} else if (msg_wifi_state->u8CurrState == M2M_WIFI_DISCONNECTED) {
    ff8e:	2b00      	cmp	r3, #0
    ff90:	d1f8      	bne.n	ff84 <wifi_callback+0xc>
			printf("Wi-Fi disconnected\r\n");
    ff92:	4812      	ldr	r0, [pc, #72]	; (ffdc <wifi_callback+0x64>)
    ff94:	4b12      	ldr	r3, [pc, #72]	; (ffe0 <wifi_callback+0x68>)
    ff96:	4798      	blx	r3
			m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    ff98:	23ff      	movs	r3, #255	; 0xff
    ff9a:	9300      	str	r3, [sp, #0]
    ff9c:	4b11      	ldr	r3, [pc, #68]	; (ffe4 <wifi_callback+0x6c>)
    ff9e:	2202      	movs	r2, #2
    ffa0:	210b      	movs	r1, #11
    ffa2:	4811      	ldr	r0, [pc, #68]	; (ffe8 <wifi_callback+0x70>)
    ffa4:	4c11      	ldr	r4, [pc, #68]	; (ffec <wifi_callback+0x74>)
    ffa6:	47a0      	blx	r4
			mqtt_disconnect(&mqtt_inst, 1);
    ffa8:	2101      	movs	r1, #1
    ffaa:	4811      	ldr	r0, [pc, #68]	; (fff0 <wifi_callback+0x78>)
    ffac:	4b11      	ldr	r3, [pc, #68]	; (fff4 <wifi_callback+0x7c>)
    ffae:	4798      	blx	r3
    ffb0:	e7e8      	b.n	ff84 <wifi_callback+0xc>
			printf("Wi-Fi connected\r\n");
    ffb2:	4811      	ldr	r0, [pc, #68]	; (fff8 <wifi_callback+0x80>)
    ffb4:	4b0a      	ldr	r3, [pc, #40]	; (ffe0 <wifi_callback+0x68>)
    ffb6:	4798      	blx	r3
			m2m_wifi_request_dhcp_client();
    ffb8:	4b10      	ldr	r3, [pc, #64]	; (fffc <wifi_callback+0x84>)
    ffba:	4798      	blx	r3
    ffbc:	e7e2      	b.n	ff84 <wifi_callback+0xc>
		printf("Wi-Fi IP is %u.%u.%u.%u\r\n",
    ffbe:	788b      	ldrb	r3, [r1, #2]
    ffc0:	784a      	ldrb	r2, [r1, #1]
    ffc2:	7808      	ldrb	r0, [r1, #0]
    ffc4:	78c9      	ldrb	r1, [r1, #3]
    ffc6:	9100      	str	r1, [sp, #0]
    ffc8:	0001      	movs	r1, r0
    ffca:	480d      	ldr	r0, [pc, #52]	; (10000 <wifi_callback+0x88>)
    ffcc:	4c0d      	ldr	r4, [pc, #52]	; (10004 <wifi_callback+0x8c>)
    ffce:	47a0      	blx	r4
		mqtt_connect(&mqtt_inst, main_mqtt_broker);
    ffd0:	490d      	ldr	r1, [pc, #52]	; (10008 <wifi_callback+0x90>)
    ffd2:	4807      	ldr	r0, [pc, #28]	; (fff0 <wifi_callback+0x78>)
    ffd4:	4b0d      	ldr	r3, [pc, #52]	; (1000c <wifi_callback+0x94>)
    ffd6:	4798      	blx	r3
}
    ffd8:	e7d4      	b.n	ff84 <wifi_callback+0xc>
    ffda:	46c0      	nop			; (mov r8, r8)
    ffdc:	00016c14 	.word	0x00016c14
    ffe0:	00013e7d 	.word	0x00013e7d
    ffe4:	00016c28 	.word	0x00016c28
    ffe8:	00016c34 	.word	0x00016c34
    ffec:	000094b9 	.word	0x000094b9
    fff0:	20000354 	.word	0x20000354
    fff4:	00011af1 	.word	0x00011af1
    fff8:	00016c00 	.word	0x00016c00
    fffc:	000094d5 	.word	0x000094d5
   10000:	00016c40 	.word	0x00016c40
   10004:	00013d61 	.word	0x00013d61
   10008:	00016950 	.word	0x00016950
   1000c:	000112e5 	.word	0x000112e5

00010010 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
   10010:	b570      	push	{r4, r5, r6, lr}
   10012:	b082      	sub	sp, #8
   10014:	0005      	movs	r5, r0
   10016:	000e      	movs	r6, r1
	uint16_t temp = 0;
   10018:	2200      	movs	r2, #0
   1001a:	466b      	mov	r3, sp
   1001c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
   1001e:	4c06      	ldr	r4, [pc, #24]	; (10038 <usart_serial_getchar+0x28>)
   10020:	466b      	mov	r3, sp
   10022:	1d99      	adds	r1, r3, #6
   10024:	0028      	movs	r0, r5
   10026:	47a0      	blx	r4
   10028:	2800      	cmp	r0, #0
   1002a:	d1f9      	bne.n	10020 <usart_serial_getchar+0x10>

	*c = temp;
   1002c:	466b      	mov	r3, sp
   1002e:	3306      	adds	r3, #6
   10030:	881b      	ldrh	r3, [r3, #0]
   10032:	7033      	strb	r3, [r6, #0]
}
   10034:	b002      	add	sp, #8
   10036:	bd70      	pop	{r4, r5, r6, pc}
   10038:	0000f451 	.word	0x0000f451

0001003c <usart_serial_putchar>:
{
   1003c:	b570      	push	{r4, r5, r6, lr}
   1003e:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
   10040:	b28c      	uxth	r4, r1
   10042:	4e03      	ldr	r6, [pc, #12]	; (10050 <usart_serial_putchar+0x14>)
   10044:	0021      	movs	r1, r4
   10046:	0028      	movs	r0, r5
   10048:	47b0      	blx	r6
   1004a:	2800      	cmp	r0, #0
   1004c:	d1fa      	bne.n	10044 <usart_serial_putchar+0x8>
}
   1004e:	bd70      	pop	{r4, r5, r6, pc}
   10050:	0000f425 	.word	0x0000f425

00010054 <mqtt_callback>:
{
   10054:	b570      	push	{r4, r5, r6, lr}
   10056:	b086      	sub	sp, #24
   10058:	0005      	movs	r5, r0
   1005a:	0014      	movs	r4, r2
	switch (type) {
   1005c:	2901      	cmp	r1, #1
   1005e:	d100      	bne.n	10062 <mqtt_callback+0xe>
   10060:	e084      	b.n	1016c <mqtt_callback+0x118>
   10062:	dd64      	ble.n	1012e <mqtt_callback+0xda>
   10064:	2905      	cmp	r1, #5
   10066:	d100      	bne.n	1006a <mqtt_callback+0x16>
   10068:	e0c4      	b.n	101f4 <mqtt_callback+0x1a0>
   1006a:	2906      	cmp	r1, #6
   1006c:	d000      	beq.n	10070 <mqtt_callback+0x1c>
   1006e:	e0ca      	b.n	10206 <mqtt_callback+0x1b2>
		if (data->recv_publish.topic != NULL && data->recv_publish.msg != NULL) {
   10070:	6810      	ldr	r0, [r2, #0]
   10072:	2800      	cmp	r0, #0
   10074:	d100      	bne.n	10078 <mqtt_callback+0x24>
   10076:	e0c6      	b.n	10206 <mqtt_callback+0x1b2>
   10078:	6895      	ldr	r5, [r2, #8]
   1007a:	2d00      	cmp	r5, #0
   1007c:	d100      	bne.n	10080 <mqtt_callback+0x2c>
   1007e:	e0c2      	b.n	10206 <mqtt_callback+0x1b2>
      if (!strncmp(data->recv_publish.topic, ACTUATOR_TOPIC, strlen(ACTUATOR_TOPIC)) ) 
   10080:	2208      	movs	r2, #8
   10082:	4962      	ldr	r1, [pc, #392]	; (1020c <mqtt_callback+0x1b8>)
   10084:	4b62      	ldr	r3, [pc, #392]	; (10210 <mqtt_callback+0x1bc>)
   10086:	4798      	blx	r3
   10088:	2800      	cmp	r0, #0
   1008a:	d10b      	bne.n	100a4 <mqtt_callback+0x50>
			if(!strncmp(data->recv_publish.msg,"true", data->recv_publish.msg_size)){
   1008c:	68e2      	ldr	r2, [r4, #12]
   1008e:	4961      	ldr	r1, [pc, #388]	; (10214 <mqtt_callback+0x1c0>)
   10090:	0028      	movs	r0, r5
   10092:	4b5f      	ldr	r3, [pc, #380]	; (10210 <mqtt_callback+0x1bc>)
   10094:	4798      	blx	r3
   10096:	2800      	cmp	r0, #0
   10098:	d000      	beq.n	1009c <mqtt_callback+0x48>
   1009a:	e0a6      	b.n	101ea <mqtt_callback+0x196>
   1009c:	2280      	movs	r2, #128	; 0x80
   1009e:	0112      	lsls	r2, r2, #4
   100a0:	4b5d      	ldr	r3, [pc, #372]	; (10218 <mqtt_callback+0x1c4>)
   100a2:	619a      	str	r2, [r3, #24]
		if (!strncmp(data->recv_publish.topic, PINGSEND_TOPIC, strlen(PINGSEND_TOPIC)) ) 
   100a4:	2208      	movs	r2, #8
   100a6:	495d      	ldr	r1, [pc, #372]	; (1021c <mqtt_callback+0x1c8>)
   100a8:	6820      	ldr	r0, [r4, #0]
   100aa:	4b59      	ldr	r3, [pc, #356]	; (10210 <mqtt_callback+0x1bc>)
   100ac:	4798      	blx	r3
   100ae:	2800      	cmp	r0, #0
   100b0:	d109      	bne.n	100c6 <mqtt_callback+0x72>
			if(!strncmp(data->recv_publish.msg,"ping", data->recv_publish.msg_size))
   100b2:	68e2      	ldr	r2, [r4, #12]
   100b4:	495a      	ldr	r1, [pc, #360]	; (10220 <mqtt_callback+0x1cc>)
   100b6:	68a0      	ldr	r0, [r4, #8]
   100b8:	4b55      	ldr	r3, [pc, #340]	; (10210 <mqtt_callback+0x1bc>)
   100ba:	4798      	blx	r3
   100bc:	2800      	cmp	r0, #0
   100be:	d102      	bne.n	100c6 <mqtt_callback+0x72>
				heartbeat=true;
   100c0:	2201      	movs	r2, #1
   100c2:	4b58      	ldr	r3, [pc, #352]	; (10224 <mqtt_callback+0x1d0>)
   100c4:	701a      	strb	r2, [r3, #0]
		if (!strncmp(data->recv_publish.topic, GET_SENSOR_TOPIC, strlen(GET_SENSOR_TOPIC)) ) 
   100c6:	220c      	movs	r2, #12
   100c8:	4957      	ldr	r1, [pc, #348]	; (10228 <mqtt_callback+0x1d4>)
   100ca:	6820      	ldr	r0, [r4, #0]
   100cc:	4b50      	ldr	r3, [pc, #320]	; (10210 <mqtt_callback+0x1bc>)
   100ce:	4798      	blx	r3
   100d0:	2800      	cmp	r0, #0
   100d2:	d109      	bne.n	100e8 <mqtt_callback+0x94>
			if(!strncmp(data->recv_publish.msg,"sample", data->recv_publish.msg_size))
   100d4:	68e2      	ldr	r2, [r4, #12]
   100d6:	4955      	ldr	r1, [pc, #340]	; (1022c <mqtt_callback+0x1d8>)
   100d8:	68a0      	ldr	r0, [r4, #8]
   100da:	4b4d      	ldr	r3, [pc, #308]	; (10210 <mqtt_callback+0x1bc>)
   100dc:	4798      	blx	r3
   100de:	2800      	cmp	r0, #0
   100e0:	d102      	bne.n	100e8 <mqtt_callback+0x94>
				sample=true;
   100e2:	2201      	movs	r2, #1
   100e4:	4b52      	ldr	r3, [pc, #328]	; (10230 <mqtt_callback+0x1dc>)
   100e6:	701a      	strb	r2, [r3, #0]
       if (!strncmp(data->recv_publish.topic, UPGRADE_TOPIC, strlen(UPGRADE_TOPIC)) ) {
   100e8:	2207      	movs	r2, #7
   100ea:	4952      	ldr	r1, [pc, #328]	; (10234 <mqtt_callback+0x1e0>)
   100ec:	6820      	ldr	r0, [r4, #0]
   100ee:	4b48      	ldr	r3, [pc, #288]	; (10210 <mqtt_callback+0x1bc>)
   100f0:	4798      	blx	r3
   100f2:	2800      	cmp	r0, #0
   100f4:	d109      	bne.n	1010a <mqtt_callback+0xb6>
		   if(!strncmp(data->recv_publish.msg,"upgrade firmware", data->recv_publish.msg_size)){
   100f6:	68e2      	ldr	r2, [r4, #12]
   100f8:	494f      	ldr	r1, [pc, #316]	; (10238 <mqtt_callback+0x1e4>)
   100fa:	68a0      	ldr	r0, [r4, #8]
   100fc:	4b44      	ldr	r3, [pc, #272]	; (10210 <mqtt_callback+0x1bc>)
   100fe:	4798      	blx	r3
   10100:	2800      	cmp	r0, #0
   10102:	d102      	bne.n	1010a <mqtt_callback+0xb6>
			   write_firmware=true;
   10104:	2201      	movs	r2, #1
   10106:	4b4d      	ldr	r3, [pc, #308]	; (1023c <mqtt_callback+0x1e8>)
   10108:	701a      	strb	r2, [r3, #0]
	   if (!strncmp(data->recv_publish.topic, VERSION_TOPIC, strlen(VERSION_TOPIC)) ) 
   1010a:	2207      	movs	r2, #7
   1010c:	494c      	ldr	r1, [pc, #304]	; (10240 <mqtt_callback+0x1ec>)
   1010e:	6820      	ldr	r0, [r4, #0]
   10110:	4b3f      	ldr	r3, [pc, #252]	; (10210 <mqtt_callback+0x1bc>)
   10112:	4798      	blx	r3
   10114:	2800      	cmp	r0, #0
   10116:	d176      	bne.n	10206 <mqtt_callback+0x1b2>
		   if(!strncmp(data->recv_publish.msg,"reply", data->recv_publish.msg_size))
   10118:	68e2      	ldr	r2, [r4, #12]
   1011a:	68a0      	ldr	r0, [r4, #8]
   1011c:	4949      	ldr	r1, [pc, #292]	; (10244 <mqtt_callback+0x1f0>)
   1011e:	4b3c      	ldr	r3, [pc, #240]	; (10210 <mqtt_callback+0x1bc>)
   10120:	4798      	blx	r3
   10122:	2800      	cmp	r0, #0
   10124:	d16f      	bne.n	10206 <mqtt_callback+0x1b2>
			   reply_firmware_ver=true;
   10126:	2201      	movs	r2, #1
   10128:	4b47      	ldr	r3, [pc, #284]	; (10248 <mqtt_callback+0x1f4>)
   1012a:	701a      	strb	r2, [r3, #0]
   1012c:	e06b      	b.n	10206 <mqtt_callback+0x1b2>
	switch (type) {
   1012e:	2900      	cmp	r1, #0
   10130:	d169      	bne.n	10206 <mqtt_callback+0x1b2>
		if (data->sock_connected.result >= 0) {
   10132:	6813      	ldr	r3, [r2, #0]
   10134:	2b00      	cmp	r3, #0
   10136:	db0f      	blt.n	10158 <mqtt_callback+0x104>
      status = mqtt_connect_broker(module_inst, 1, mqtt_user, mqtt_pass, mqtt_user, NULL, NULL, 0, 2, 0);
   10138:	4a44      	ldr	r2, [pc, #272]	; (1024c <mqtt_callback+0x1f8>)
   1013a:	2300      	movs	r3, #0
   1013c:	9305      	str	r3, [sp, #20]
   1013e:	2102      	movs	r1, #2
   10140:	9104      	str	r1, [sp, #16]
   10142:	9303      	str	r3, [sp, #12]
   10144:	9302      	str	r3, [sp, #8]
   10146:	9301      	str	r3, [sp, #4]
   10148:	9200      	str	r2, [sp, #0]
   1014a:	4b41      	ldr	r3, [pc, #260]	; (10250 <mqtt_callback+0x1fc>)
   1014c:	3901      	subs	r1, #1
   1014e:	4c41      	ldr	r4, [pc, #260]	; (10254 <mqtt_callback+0x200>)
   10150:	47a0      	blx	r4
   10152:	4b41      	ldr	r3, [pc, #260]	; (10258 <mqtt_callback+0x204>)
   10154:	6018      	str	r0, [r3, #0]
   10156:	e056      	b.n	10206 <mqtt_callback+0x1b2>
			printf("Connect fail to server(%s)! retry it automatically.\r\n", main_mqtt_broker);
   10158:	4c40      	ldr	r4, [pc, #256]	; (1025c <mqtt_callback+0x208>)
   1015a:	0021      	movs	r1, r4
   1015c:	4840      	ldr	r0, [pc, #256]	; (10260 <mqtt_callback+0x20c>)
   1015e:	4b41      	ldr	r3, [pc, #260]	; (10264 <mqtt_callback+0x210>)
   10160:	4798      	blx	r3
			mqtt_connect(module_inst, main_mqtt_broker); /* Retry that. */
   10162:	0021      	movs	r1, r4
   10164:	0028      	movs	r0, r5
   10166:	4b40      	ldr	r3, [pc, #256]	; (10268 <mqtt_callback+0x214>)
   10168:	4798      	blx	r3
   1016a:	e04c      	b.n	10206 <mqtt_callback+0x1b2>
		if (data->connected.result == MQTT_CONN_RESULT_ACCEPT) {
   1016c:	7811      	ldrb	r1, [r2, #0]
   1016e:	2900      	cmp	r1, #0
   10170:	d137      	bne.n	101e2 <mqtt_callback+0x18e>
			status = mqtt_subscribe(module_inst, ACTUATOR_TOPIC, 2);
   10172:	2202      	movs	r2, #2
   10174:	4925      	ldr	r1, [pc, #148]	; (1020c <mqtt_callback+0x1b8>)
   10176:	4e3d      	ldr	r6, [pc, #244]	; (1026c <mqtt_callback+0x218>)
   10178:	47b0      	blx	r6
   1017a:	4c37      	ldr	r4, [pc, #220]	; (10258 <mqtt_callback+0x204>)
   1017c:	6020      	str	r0, [r4, #0]
			status = mqtt_subscribe(module_inst, UPGRADE_TOPIC, 2);
   1017e:	2202      	movs	r2, #2
   10180:	492c      	ldr	r1, [pc, #176]	; (10234 <mqtt_callback+0x1e0>)
   10182:	0028      	movs	r0, r5
   10184:	47b0      	blx	r6
   10186:	6020      	str	r0, [r4, #0]
			status = mqtt_subscribe(module_inst, VERSION_TOPIC, 2);
   10188:	2202      	movs	r2, #2
   1018a:	492d      	ldr	r1, [pc, #180]	; (10240 <mqtt_callback+0x1ec>)
   1018c:	0028      	movs	r0, r5
   1018e:	47b0      	blx	r6
   10190:	6020      	str	r0, [r4, #0]
			status = mqtt_subscribe(module_inst, PINGSEND_TOPIC,2);
   10192:	2202      	movs	r2, #2
   10194:	4921      	ldr	r1, [pc, #132]	; (1021c <mqtt_callback+0x1c8>)
   10196:	0028      	movs	r0, r5
   10198:	47b0      	blx	r6
   1019a:	6020      	str	r0, [r4, #0]
			status = mqtt_subscribe(module_inst, PINGRESP_TOPIC,2);
   1019c:	2202      	movs	r2, #2
   1019e:	4934      	ldr	r1, [pc, #208]	; (10270 <mqtt_callback+0x21c>)
   101a0:	0028      	movs	r0, r5
   101a2:	47b0      	blx	r6
   101a4:	6020      	str	r0, [r4, #0]
			status = mqtt_subscribe(module_inst, H_SENSOR_TOPIC,2);
   101a6:	2202      	movs	r2, #2
   101a8:	4932      	ldr	r1, [pc, #200]	; (10274 <mqtt_callback+0x220>)
   101aa:	0028      	movs	r0, r5
   101ac:	47b0      	blx	r6
   101ae:	6020      	str	r0, [r4, #0]
			status = mqtt_subscribe(module_inst, SENSOR_TOPIC,2);
   101b0:	2202      	movs	r2, #2
   101b2:	4931      	ldr	r1, [pc, #196]	; (10278 <mqtt_callback+0x224>)
   101b4:	0028      	movs	r0, r5
   101b6:	47b0      	blx	r6
   101b8:	6020      	str	r0, [r4, #0]
		    status = mqtt_subscribe(module_inst, GET_SENSOR_TOPIC,2);
   101ba:	2202      	movs	r2, #2
   101bc:	491a      	ldr	r1, [pc, #104]	; (10228 <mqtt_callback+0x1d4>)
   101be:	0028      	movs	r0, r5
   101c0:	47b0      	blx	r6
   101c2:	6020      	str	r0, [r4, #0]
			status = mqtt_subscribe(module_inst, SENSOR_HEALTH,2);
   101c4:	2202      	movs	r2, #2
   101c6:	492d      	ldr	r1, [pc, #180]	; (1027c <mqtt_callback+0x228>)
   101c8:	0028      	movs	r0, r5
   101ca:	47b0      	blx	r6
   101cc:	6020      	str	r0, [r4, #0]
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
   101ce:	492c      	ldr	r1, [pc, #176]	; (10280 <mqtt_callback+0x22c>)
   101d0:	2231      	movs	r2, #49	; 0x31
   101d2:	5c8b      	ldrb	r3, [r1, r2]
   101d4:	2002      	movs	r0, #2
   101d6:	4303      	orrs	r3, r0
   101d8:	548b      	strb	r3, [r1, r2]
			printf("Subscribed to topics.\r\n");
   101da:	482a      	ldr	r0, [pc, #168]	; (10284 <mqtt_callback+0x230>)
   101dc:	4b2a      	ldr	r3, [pc, #168]	; (10288 <mqtt_callback+0x234>)
   101de:	4798      	blx	r3
   101e0:	e011      	b.n	10206 <mqtt_callback+0x1b2>
			printf("MQTT broker decline your access! error code %d\r\n", data->connected.result);
   101e2:	482a      	ldr	r0, [pc, #168]	; (1028c <mqtt_callback+0x238>)
   101e4:	4b1f      	ldr	r3, [pc, #124]	; (10264 <mqtt_callback+0x210>)
   101e6:	4798      	blx	r3
   101e8:	e00d      	b.n	10206 <mqtt_callback+0x1b2>
		port_base->OUTCLR.reg = pin_mask;
   101ea:	2280      	movs	r2, #128	; 0x80
   101ec:	0112      	lsls	r2, r2, #4
   101ee:	4b0a      	ldr	r3, [pc, #40]	; (10218 <mqtt_callback+0x1c4>)
   101f0:	615a      	str	r2, [r3, #20]
   101f2:	e757      	b.n	100a4 <mqtt_callback+0x50>
		printf("MQTT disconnected\r\n");
   101f4:	4826      	ldr	r0, [pc, #152]	; (10290 <mqtt_callback+0x23c>)
   101f6:	4b24      	ldr	r3, [pc, #144]	; (10288 <mqtt_callback+0x234>)
   101f8:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
   101fa:	4921      	ldr	r1, [pc, #132]	; (10280 <mqtt_callback+0x22c>)
   101fc:	2231      	movs	r2, #49	; 0x31
   101fe:	5c8b      	ldrb	r3, [r1, r2]
   10200:	2002      	movs	r0, #2
   10202:	4383      	bics	r3, r0
   10204:	548b      	strb	r3, [r1, r2]
}
   10206:	b006      	add	sp, #24
   10208:	bd70      	pop	{r4, r5, r6, pc}
   1020a:	46c0      	nop			; (mov r8, r8)
   1020c:	0001699c 	.word	0x0001699c
   10210:	000140d1 	.word	0x000140d1
   10214:	00016a4c 	.word	0x00016a4c
   10218:	41004400 	.word	0x41004400
   1021c:	000169b8 	.word	0x000169b8
   10220:	00016a54 	.word	0x00016a54
   10224:	200002c4 	.word	0x200002c4
   10228:	000169e0 	.word	0x000169e0
   1022c:	00016a5c 	.word	0x00016a5c
   10230:	2000040d 	.word	0x2000040d
   10234:	000169a8 	.word	0x000169a8
   10238:	00016a64 	.word	0x00016a64
   1023c:	20000438 	.word	0x20000438
   10240:	000169b0 	.word	0x000169b0
   10244:	00016a78 	.word	0x00016a78
   10248:	2000040c 	.word	0x2000040c
   1024c:	20000018 	.word	0x20000018
   10250:	20000010 	.word	0x20000010
   10254:	000113f9 	.word	0x000113f9
   10258:	20001060 	.word	0x20001060
   1025c:	00016950 	.word	0x00016950
   10260:	00016964 	.word	0x00016964
   10264:	00013d61 	.word	0x00013d61
   10268:	000112e5 	.word	0x000112e5
   1026c:	00011851 	.word	0x00011851
   10270:	000169c4 	.word	0x000169c4
   10274:	000169d0 	.word	0x000169d0
   10278:	000169d8 	.word	0x000169d8
   1027c:	000169f0 	.word	0x000169f0
   10280:	20000604 	.word	0x20000604
   10284:	00016a00 	.word	0x00016a00
   10288:	00013e7d 	.word	0x00013e7d
   1028c:	00016a18 	.word	0x00016a18
   10290:	00016a80 	.word	0x00016a80

00010294 <getFWStat>:
{
   10294:	b5f0      	push	{r4, r5, r6, r7, lr}
   10296:	46c6      	mov	lr, r8
   10298:	b500      	push	{lr}
   1029a:	b090      	sub	sp, #64	; 0x40
   1029c:	0006      	movs	r6, r0
	uint8_t read_buffer[NVMCTRL_PAGE_SIZE]={0};
   1029e:	2240      	movs	r2, #64	; 0x40
   102a0:	2100      	movs	r1, #0
   102a2:	4668      	mov	r0, sp
   102a4:	4b11      	ldr	r3, [pc, #68]	; (102ec <getFWStat+0x58>)
   102a6:	4798      	blx	r3
		error_code = nvm_read_buffer(FW_STAT_ADDRESS, read_buffer, NVMCTRL_PAGE_SIZE);	// Write buffer to FW_STAT page
   102a8:	25fe      	movs	r5, #254	; 0xfe
   102aa:	01ed      	lsls	r5, r5, #7
   102ac:	4c10      	ldr	r4, [pc, #64]	; (102f0 <getFWStat+0x5c>)
   102ae:	2240      	movs	r2, #64	; 0x40
   102b0:	4669      	mov	r1, sp
   102b2:	0028      	movs	r0, r5
   102b4:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
   102b6:	2805      	cmp	r0, #5
   102b8:	d0f9      	beq.n	102ae <getFWStat+0x1a>
	thisFW.signature[1]			= read_buffer[1];
   102ba:	466b      	mov	r3, sp
   102bc:	785f      	ldrb	r7, [r3, #1]
	thisFW.signature[2]			= read_buffer[2];
   102be:	789d      	ldrb	r5, [r3, #2]
	thisFW.signature[3]			= read_buffer[3];
   102c0:	78dc      	ldrb	r4, [r3, #3]
	thisFW.executing_image		= read_buffer[4];
   102c2:	7918      	ldrb	r0, [r3, #4]
	thisFW.downloaded_image		= read_buffer[5];
   102c4:	7959      	ldrb	r1, [r3, #5]
	thisFW.writenew_image		= read_buffer[6];
   102c6:	799a      	ldrb	r2, [r3, #6]
	thisFW.reset_count			= read_buffer[7];
   102c8:	79db      	ldrb	r3, [r3, #7]
   102ca:	4698      	mov	r8, r3
	return thisFW;
   102cc:	466b      	mov	r3, sp
   102ce:	781b      	ldrb	r3, [r3, #0]
   102d0:	7033      	strb	r3, [r6, #0]
   102d2:	7077      	strb	r7, [r6, #1]
   102d4:	70b5      	strb	r5, [r6, #2]
   102d6:	70f4      	strb	r4, [r6, #3]
   102d8:	7130      	strb	r0, [r6, #4]
   102da:	7171      	strb	r1, [r6, #5]
   102dc:	71b2      	strb	r2, [r6, #6]
   102de:	4643      	mov	r3, r8
   102e0:	71f3      	strb	r3, [r6, #7]
}
   102e2:	0030      	movs	r0, r6
   102e4:	b010      	add	sp, #64	; 0x40
   102e6:	bc04      	pop	{r2}
   102e8:	4690      	mov	r8, r2
   102ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
   102ec:	00013bff 	.word	0x00013bff
   102f0:	0000e359 	.word	0x0000e359

000102f4 <wifi_cb>:

static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
   102f4:	b510      	push	{r4, lr}
   102f6:	b082      	sub	sp, #8
	switch (u8MsgType) {
   102f8:	282c      	cmp	r0, #44	; 0x2c
   102fa:	d003      	beq.n	10304 <wifi_cb+0x10>
   102fc:	2832      	cmp	r0, #50	; 0x32
   102fe:	d02f      	beq.n	10360 <wifi_cb+0x6c>
		}

		default:
		break;
	}
}
   10300:	b002      	add	sp, #8
   10302:	bd10      	pop	{r4, pc}
			if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
   10304:	780b      	ldrb	r3, [r1, #0]
   10306:	2b01      	cmp	r3, #1
   10308:	d01a      	beq.n	10340 <wifi_cb+0x4c>
				} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
   1030a:	2b00      	cmp	r3, #0
   1030c:	d1f8      	bne.n	10300 <wifi_cb+0xc>
				printf("wifi_cb: M2M_WIFI_DISCONNECTED\r\n");
   1030e:	481d      	ldr	r0, [pc, #116]	; (10384 <wifi_cb+0x90>)
   10310:	4b1d      	ldr	r3, [pc, #116]	; (10388 <wifi_cb+0x94>)
   10312:	4798      	blx	r3
	down_state &= ~mask;
   10314:	4b1d      	ldr	r3, [pc, #116]	; (1038c <wifi_cb+0x98>)
   10316:	2200      	movs	r2, #0
   10318:	569a      	ldrsb	r2, [r3, r2]
   1031a:	23fd      	movs	r3, #253	; 0xfd
   1031c:	4013      	ands	r3, r2
				if (is_state_set(DOWNLOADING)) {
   1031e:	0719      	lsls	r1, r3, #28
   10320:	d414      	bmi.n	1034c <wifi_cb+0x58>
	down_state &= ~mask;
   10322:	4a1a      	ldr	r2, [pc, #104]	; (1038c <wifi_cb+0x98>)
   10324:	7013      	strb	r3, [r2, #0]
	return ((down_state & mask) != 0);
   10326:	4b19      	ldr	r3, [pc, #100]	; (1038c <wifi_cb+0x98>)
   10328:	781b      	ldrb	r3, [r3, #0]
				if (is_state_set(GET_REQUESTED)) {
   1032a:	075a      	lsls	r2, r3, #29
   1032c:	d413      	bmi.n	10356 <wifi_cb+0x62>
				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
   1032e:	23ff      	movs	r3, #255	; 0xff
   10330:	9300      	str	r3, [sp, #0]
   10332:	4b17      	ldr	r3, [pc, #92]	; (10390 <wifi_cb+0x9c>)
   10334:	2202      	movs	r2, #2
   10336:	210b      	movs	r1, #11
   10338:	4816      	ldr	r0, [pc, #88]	; (10394 <wifi_cb+0xa0>)
   1033a:	4c17      	ldr	r4, [pc, #92]	; (10398 <wifi_cb+0xa4>)
   1033c:	47a0      	blx	r4
   1033e:	e7df      	b.n	10300 <wifi_cb+0xc>
				printf("wifi_cb: M2M_WIFI_CONNECTED\r\n");
   10340:	4816      	ldr	r0, [pc, #88]	; (1039c <wifi_cb+0xa8>)
   10342:	4b11      	ldr	r3, [pc, #68]	; (10388 <wifi_cb+0x94>)
   10344:	4798      	blx	r3
				m2m_wifi_request_dhcp_client();
   10346:	4b16      	ldr	r3, [pc, #88]	; (103a0 <wifi_cb+0xac>)
   10348:	4798      	blx	r3
   1034a:	e7d9      	b.n	10300 <wifi_cb+0xc>
	down_state &= ~mask;
   1034c:	230a      	movs	r3, #10
   1034e:	439a      	bics	r2, r3
   10350:	4b0e      	ldr	r3, [pc, #56]	; (1038c <wifi_cb+0x98>)
   10352:	701a      	strb	r2, [r3, #0]
   10354:	e7e7      	b.n	10326 <wifi_cb+0x32>
   10356:	2204      	movs	r2, #4
   10358:	4393      	bics	r3, r2
   1035a:	4a0c      	ldr	r2, [pc, #48]	; (1038c <wifi_cb+0x98>)
   1035c:	7013      	strb	r3, [r2, #0]
   1035e:	e7e6      	b.n	1032e <wifi_cb+0x3a>
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
   10360:	788b      	ldrb	r3, [r1, #2]
   10362:	784a      	ldrb	r2, [r1, #1]
   10364:	7808      	ldrb	r0, [r1, #0]
   10366:	78c9      	ldrb	r1, [r1, #3]
   10368:	9100      	str	r1, [sp, #0]
   1036a:	0001      	movs	r1, r0
   1036c:	480d      	ldr	r0, [pc, #52]	; (103a4 <wifi_cb+0xb0>)
   1036e:	4c0e      	ldr	r4, [pc, #56]	; (103a8 <wifi_cb+0xb4>)
   10370:	47a0      	blx	r4
	down_state |= mask;
   10372:	4a06      	ldr	r2, [pc, #24]	; (1038c <wifi_cb+0x98>)
   10374:	7813      	ldrb	r3, [r2, #0]
   10376:	2102      	movs	r1, #2
   10378:	430b      	orrs	r3, r1
   1037a:	7013      	strb	r3, [r2, #0]
			start_download();
   1037c:	4b0b      	ldr	r3, [pc, #44]	; (103ac <wifi_cb+0xb8>)
   1037e:	4798      	blx	r3
}
   10380:	e7be      	b.n	10300 <wifi_cb+0xc>
   10382:	46c0      	nop			; (mov r8, r8)
   10384:	00016c7c 	.word	0x00016c7c
   10388:	00013e7d 	.word	0x00013e7d
   1038c:	20000298 	.word	0x20000298
   10390:	00016c28 	.word	0x00016c28
   10394:	00016c34 	.word	0x00016c34
   10398:	000094b9 	.word	0x000094b9
   1039c:	00016c5c 	.word	0x00016c5c
   103a0:	000094d5 	.word	0x000094d5
   103a4:	00016c9c 	.word	0x00016c9c
   103a8:	00013d61 	.word	0x00013d61
   103ac:	0000fecd 	.word	0x0000fecd

000103b0 <configure_port_pins>:
{
   103b0:	b570      	push	{r4, r5, r6, lr}
   103b2:	b082      	sub	sp, #8
	config->input_pull = PORT_PIN_PULL_UP;
   103b4:	ac01      	add	r4, sp, #4
   103b6:	2301      	movs	r3, #1
   103b8:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
   103ba:	2600      	movs	r6, #0
   103bc:	70a6      	strb	r6, [r4, #2]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
   103be:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(LED_0_PIN, &config_port_pin);
   103c0:	0021      	movs	r1, r4
   103c2:	200b      	movs	r0, #11
   103c4:	4d03      	ldr	r5, [pc, #12]	; (103d4 <configure_port_pins+0x24>)
   103c6:	47a8      	blx	r5
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
   103c8:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(B1, &config_port_pin);
   103ca:	0021      	movs	r1, r4
   103cc:	2023      	movs	r0, #35	; 0x23
   103ce:	47a8      	blx	r5
}
   103d0:	b002      	add	sp, #8
   103d2:	bd70      	pop	{r4, r5, r6, pc}
   103d4:	0000e421 	.word	0x0000e421

000103d8 <write_spi_flash_frm_buf>:
{
   103d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   103da:	0005      	movs	r5, r0
	at25dfx_chip_wake(&at25dfx_chip);
   103dc:	4c0f      	ldr	r4, [pc, #60]	; (1041c <write_spi_flash_frm_buf+0x44>)
   103de:	0020      	movs	r0, r4
   103e0:	4b0f      	ldr	r3, [pc, #60]	; (10420 <write_spi_flash_frm_buf+0x48>)
   103e2:	4798      	blx	r3
	if (at25dfx_chip_check_presence(&at25dfx_chip) != STATUS_OK) 
   103e4:	0020      	movs	r0, r4
   103e6:	4b0f      	ldr	r3, [pc, #60]	; (10424 <write_spi_flash_frm_buf+0x4c>)
   103e8:	4798      	blx	r3
   103ea:	2800      	cmp	r0, #0
   103ec:	d112      	bne.n	10414 <write_spi_flash_frm_buf+0x3c>
	at25dfx_chip_write_buffer(&at25dfx_chip, flash_addr, http_buf + http_buf_read_ptr, len);	// write buffer
   103ee:	b2ab      	uxth	r3, r5
   103f0:	4a0d      	ldr	r2, [pc, #52]	; (10428 <write_spi_flash_frm_buf+0x50>)
   103f2:	6812      	ldr	r2, [r2, #0]
   103f4:	490d      	ldr	r1, [pc, #52]	; (1042c <write_spi_flash_frm_buf+0x54>)
   103f6:	1852      	adds	r2, r2, r1
   103f8:	4c0d      	ldr	r4, [pc, #52]	; (10430 <write_spi_flash_frm_buf+0x58>)
   103fa:	4e08      	ldr	r6, [pc, #32]	; (1041c <write_spi_flash_frm_buf+0x44>)
   103fc:	6821      	ldr	r1, [r4, #0]
   103fe:	0030      	movs	r0, r6
   10400:	4f0c      	ldr	r7, [pc, #48]	; (10434 <write_spi_flash_frm_buf+0x5c>)
   10402:	47b8      	blx	r7
	at25dfx_chip_sleep(&at25dfx_chip);											// back to sleep
   10404:	0030      	movs	r0, r6
   10406:	4b0c      	ldr	r3, [pc, #48]	; (10438 <write_spi_flash_frm_buf+0x60>)
   10408:	4798      	blx	r3
	flash_addr = flash_addr + len;
   1040a:	6823      	ldr	r3, [r4, #0]
   1040c:	469c      	mov	ip, r3
   1040e:	4465      	add	r5, ip
   10410:	6025      	str	r5, [r4, #0]
}
   10412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("Chip didnt wake \r\n");
   10414:	4809      	ldr	r0, [pc, #36]	; (1043c <write_spi_flash_frm_buf+0x64>)
   10416:	4b0a      	ldr	r3, [pc, #40]	; (10440 <write_spi_flash_frm_buf+0x68>)
   10418:	4798      	blx	r3
   1041a:	e7e8      	b.n	103ee <write_spi_flash_frm_buf+0x16>
   1041c:	20000e94 	.word	0x20000e94
   10420:	0000e091 	.word	0x0000e091
   10424:	0000d7b5 	.word	0x0000d7b5
   10428:	200002c8 	.word	0x200002c8
   1042c:	20000694 	.word	0x20000694
   10430:	20000638 	.word	0x20000638
   10434:	0000d8c1 	.word	0x0000d8c1
   10438:	0000e005 	.word	0x0000e005
   1043c:	00016cc4 	.word	0x00016cc4
   10440:	00013e7d 	.word	0x00013e7d

00010444 <http_client_callback>:
{
   10444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10446:	46ce      	mov	lr, r9
   10448:	4647      	mov	r7, r8
   1044a:	b580      	push	{r7, lr}
   1044c:	0014      	movs	r4, r2
	switch (type) {
   1044e:	2904      	cmp	r1, #4
   10450:	d806      	bhi.n	10460 <http_client_callback+0x1c>
   10452:	0089      	lsls	r1, r1, #2
   10454:	4b86      	ldr	r3, [pc, #536]	; (10670 <http_client_callback+0x22c>)
   10456:	585b      	ldr	r3, [r3, r1]
   10458:	469f      	mov	pc, r3
		printf("http_client_callback: HTTP client socket connected.\r\n");
   1045a:	4886      	ldr	r0, [pc, #536]	; (10674 <http_client_callback+0x230>)
   1045c:	4b86      	ldr	r3, [pc, #536]	; (10678 <http_client_callback+0x234>)
   1045e:	4798      	blx	r3
}
   10460:	bc0c      	pop	{r2, r3}
   10462:	4690      	mov	r8, r2
   10464:	4699      	mov	r9, r3
   10466:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("http_client_callback: request completed.\r\n");
   10468:	4884      	ldr	r0, [pc, #528]	; (1067c <http_client_callback+0x238>)
   1046a:	4b83      	ldr	r3, [pc, #524]	; (10678 <http_client_callback+0x234>)
   1046c:	4798      	blx	r3
	down_state |= mask;
   1046e:	4a84      	ldr	r2, [pc, #528]	; (10680 <http_client_callback+0x23c>)
   10470:	7813      	ldrb	r3, [r2, #0]
   10472:	2104      	movs	r1, #4
   10474:	430b      	orrs	r3, r1
   10476:	7013      	strb	r3, [r2, #0]
   10478:	e7f2      	b.n	10460 <http_client_callback+0x1c>
		printf("http_client_callback: received response %u data size %u\r\n",
   1047a:	8811      	ldrh	r1, [r2, #0]
   1047c:	6852      	ldr	r2, [r2, #4]
   1047e:	4881      	ldr	r0, [pc, #516]	; (10684 <http_client_callback+0x240>)
   10480:	4b81      	ldr	r3, [pc, #516]	; (10688 <http_client_callback+0x244>)
   10482:	4798      	blx	r3
		if ((unsigned int)data->recv_response.response_code == 200) {
   10484:	8823      	ldrh	r3, [r4, #0]
   10486:	2bc8      	cmp	r3, #200	; 0xc8
   10488:	d121      	bne.n	104ce <http_client_callback+0x8a>
		if (data->recv_response.content_length <= MAIN_BUFFER_MAX_SIZE) {
   1048a:	2380      	movs	r3, #128	; 0x80
   1048c:	00db      	lsls	r3, r3, #3
   1048e:	6862      	ldr	r2, [r4, #4]
   10490:	429a      	cmp	r2, r3
   10492:	d8e5      	bhi.n	10460 <http_client_callback+0x1c>
			printf("Callback: CRC download......\r\n");
   10494:	487d      	ldr	r0, [pc, #500]	; (1068c <http_client_callback+0x248>)
   10496:	4b78      	ldr	r3, [pc, #480]	; (10678 <http_client_callback+0x234>)
   10498:	4798      	blx	r3
			dlCRC = *(uint32_t *)data->recv_response.content;
   1049a:	68a3      	ldr	r3, [r4, #8]
   1049c:	681b      	ldr	r3, [r3, #0]
			dlCRC =  ((dlCRC>>24)&0xff) | // move byte 3 to byte 0
   1049e:	0e19      	lsrs	r1, r3, #24
                    ((dlCRC<<24)&0xff000000); // byte 0 to byte 3
   104a0:	061a      	lsls	r2, r3, #24
                    ((dlCRC>>8)&0xff00) | // move byte 2 to byte 1
   104a2:	4311      	orrs	r1, r2
                    ((dlCRC<<8)&0xff0000) | // move byte 1 to byte 2
   104a4:	021a      	lsls	r2, r3, #8
   104a6:	20ff      	movs	r0, #255	; 0xff
   104a8:	0400      	lsls	r0, r0, #16
   104aa:	4002      	ands	r2, r0
                    ((dlCRC>>8)&0xff00) | // move byte 2 to byte 1
   104ac:	4311      	orrs	r1, r2
   104ae:	0a1b      	lsrs	r3, r3, #8
   104b0:	22ff      	movs	r2, #255	; 0xff
   104b2:	0212      	lsls	r2, r2, #8
   104b4:	4013      	ands	r3, r2
   104b6:	4319      	orrs	r1, r3
			dlCRC =  ((dlCRC>>24)&0xff) | // move byte 3 to byte 0
   104b8:	4b75      	ldr	r3, [pc, #468]	; (10690 <http_client_callback+0x24c>)
   104ba:	6019      	str	r1, [r3, #0]
			printf("Received %x\r\n", (uint32_t)dlCRC);
   104bc:	4875      	ldr	r0, [pc, #468]	; (10694 <http_client_callback+0x250>)
   104be:	4b72      	ldr	r3, [pc, #456]	; (10688 <http_client_callback+0x244>)
   104c0:	4798      	blx	r3
	down_state |= mask;
   104c2:	4a6f      	ldr	r2, [pc, #444]	; (10680 <http_client_callback+0x23c>)
   104c4:	7813      	ldrb	r3, [r2, #0]
   104c6:	2110      	movs	r1, #16
   104c8:	430b      	orrs	r3, r1
   104ca:	7013      	strb	r3, [r2, #0]
   104cc:	e7c8      	b.n	10460 <http_client_callback+0x1c>
   104ce:	4a6c      	ldr	r2, [pc, #432]	; (10680 <http_client_callback+0x23c>)
   104d0:	7813      	ldrb	r3, [r2, #0]
   104d2:	2120      	movs	r1, #32
   104d4:	430b      	orrs	r3, r1
   104d6:	7013      	strb	r3, [r2, #0]
   104d8:	e7c2      	b.n	10460 <http_client_callback+0x1c>
		printf("http_client_callback_CHUNKED DATA: received response data size %u\r\n",
   104da:	6811      	ldr	r1, [r2, #0]
   104dc:	486e      	ldr	r0, [pc, #440]	; (10698 <http_client_callback+0x254>)
   104de:	4b6a      	ldr	r3, [pc, #424]	; (10688 <http_client_callback+0x244>)
   104e0:	4798      	blx	r3
		if (firstCRC) {
   104e2:	4b6e      	ldr	r3, [pc, #440]	; (1069c <http_client_callback+0x258>)
   104e4:	781b      	ldrb	r3, [r3, #0]
   104e6:	2b00      	cmp	r3, #0
   104e8:	d05a      	beq.n	105a0 <http_client_callback+0x15c>
			crc32_calculate(data->recv_chunked_data.data, (unsigned int)data->recv_chunked_data.length, &crcChecker);
   104ea:	6821      	ldr	r1, [r4, #0]
 * \ref crc32_recalculate() for the following blocks.
 */
static inline enum status_code crc32_calculate(const void *data, size_t length,
		crc32_t *crc)
{
	*crc = 0;
   104ec:	4d6c      	ldr	r5, [pc, #432]	; (106a0 <http_client_callback+0x25c>)
   104ee:	2600      	movs	r6, #0
   104f0:	602e      	str	r6, [r5, #0]

	return crc32_recalculate(data, length, crc);
   104f2:	002a      	movs	r2, r5
   104f4:	6860      	ldr	r0, [r4, #4]
   104f6:	4b6b      	ldr	r3, [pc, #428]	; (106a4 <http_client_callback+0x260>)
   104f8:	4798      	blx	r3
			printf("First block length %d CRC: %u\r\n", (unsigned int)data->recv_chunked_data.length, crcChecker);
   104fa:	682a      	ldr	r2, [r5, #0]
   104fc:	6821      	ldr	r1, [r4, #0]
   104fe:	486a      	ldr	r0, [pc, #424]	; (106a8 <http_client_callback+0x264>)
   10500:	4b61      	ldr	r3, [pc, #388]	; (10688 <http_client_callback+0x244>)
   10502:	4798      	blx	r3
			firstCRC = false;
   10504:	4b65      	ldr	r3, [pc, #404]	; (1069c <http_client_callback+0x258>)
   10506:	701e      	strb	r6, [r3, #0]
		if (http_buf_write_ptr + data->recv_chunked_data.length > 2048){
   10508:	6822      	ldr	r2, [r4, #0]
   1050a:	4b68      	ldr	r3, [pc, #416]	; (106ac <http_client_callback+0x268>)
   1050c:	681d      	ldr	r5, [r3, #0]
   1050e:	1951      	adds	r1, r2, r5
   10510:	2380      	movs	r3, #128	; 0x80
   10512:	011b      	lsls	r3, r3, #4
   10514:	4299      	cmp	r1, r3
   10516:	d94f      	bls.n	105b8 <http_client_callback+0x174>
			memcpy_ram2ram(http_buf + http_buf_write_ptr,data->recv_chunked_data.data,(2048-http_buf_write_ptr));
   10518:	1b5e      	subs	r6, r3, r5
   1051a:	4b65      	ldr	r3, [pc, #404]	; (106b0 <http_client_callback+0x26c>)
   1051c:	4698      	mov	r8, r3
   1051e:	18e8      	adds	r0, r5, r3
   10520:	0032      	movs	r2, r6
   10522:	6861      	ldr	r1, [r4, #4]
   10524:	4f63      	ldr	r7, [pc, #396]	; (106b4 <http_client_callback+0x270>)
   10526:	47b8      	blx	r7
   10528:	4b63      	ldr	r3, [pc, #396]	; (106b8 <http_client_callback+0x274>)
   1052a:	469c      	mov	ip, r3
   1052c:	4465      	add	r5, ip
			memcpy_ram2ram(http_buf, data->recv_chunked_data.data + (2048-http_buf_write_ptr), data->recv_chunked_data.length-(2048-http_buf_write_ptr));
   1052e:	6823      	ldr	r3, [r4, #0]
   10530:	18ea      	adds	r2, r5, r3
   10532:	6863      	ldr	r3, [r4, #4]
   10534:	1999      	adds	r1, r3, r6
   10536:	4640      	mov	r0, r8
   10538:	47b8      	blx	r7
			http_buf_write_ptr = data->recv_chunked_data.length-(2048-http_buf_write_ptr);
   1053a:	6823      	ldr	r3, [r4, #0]
   1053c:	469c      	mov	ip, r3
   1053e:	4465      	add	r5, ip
   10540:	4b5a      	ldr	r3, [pc, #360]	; (106ac <http_client_callback+0x268>)
   10542:	601d      	str	r5, [r3, #0]
		if  (http_buf_write_ptr > http_buf_read_ptr){
   10544:	4b59      	ldr	r3, [pc, #356]	; (106ac <http_client_callback+0x268>)
   10546:	681f      	ldr	r7, [r3, #0]
   10548:	4b5c      	ldr	r3, [pc, #368]	; (106bc <http_client_callback+0x278>)
   1054a:	681b      	ldr	r3, [r3, #0]
   1054c:	429f      	cmp	r7, r3
   1054e:	d93e      	bls.n	105ce <http_client_callback+0x18a>
			uint8 n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
   10550:	1aff      	subs	r7, r7, r3
			for (int i=0 ; i<n ; i++ ){
   10552:	043f      	lsls	r7, r7, #16
   10554:	0e3f      	lsrs	r7, r7, #24
   10556:	2f00      	cmp	r7, #0
   10558:	dd0d      	ble.n	10576 <http_client_callback+0x132>
   1055a:	2500      	movs	r5, #0
				write_spi_flash_frm_buf(256);
   1055c:	4b58      	ldr	r3, [pc, #352]	; (106c0 <http_client_callback+0x27c>)
   1055e:	4699      	mov	r9, r3
				http_buf_read_ptr = http_buf_read_ptr + 256;
   10560:	4e56      	ldr	r6, [pc, #344]	; (106bc <http_client_callback+0x278>)
				write_spi_flash_frm_buf(256);
   10562:	2080      	movs	r0, #128	; 0x80
   10564:	0040      	lsls	r0, r0, #1
   10566:	47c8      	blx	r9
				http_buf_read_ptr = http_buf_read_ptr + 256;
   10568:	6833      	ldr	r3, [r6, #0]
   1056a:	3301      	adds	r3, #1
   1056c:	33ff      	adds	r3, #255	; 0xff
   1056e:	6033      	str	r3, [r6, #0]
			for (int i=0 ; i<n ; i++ ){
   10570:	3501      	adds	r5, #1
   10572:	42bd      	cmp	r5, r7
   10574:	d1f5      	bne.n	10562 <http_client_callback+0x11e>
		if (data->recv_chunked_data.is_complete) {
   10576:	7a23      	ldrb	r3, [r4, #8]
   10578:	2b00      	cmp	r3, #0
   1057a:	d100      	bne.n	1057e <http_client_callback+0x13a>
   1057c:	e770      	b.n	10460 <http_client_callback+0x1c>
	down_state |= mask;
   1057e:	4a40      	ldr	r2, [pc, #256]	; (10680 <http_client_callback+0x23c>)
   10580:	7813      	ldrb	r3, [r2, #0]
   10582:	2110      	movs	r1, #16
   10584:	430b      	orrs	r3, r1
   10586:	7013      	strb	r3, [r2, #0]
			if  (http_buf_write_ptr < http_buf_read_ptr){
   10588:	4b48      	ldr	r3, [pc, #288]	; (106ac <http_client_callback+0x268>)
   1058a:	6818      	ldr	r0, [r3, #0]
   1058c:	4b4b      	ldr	r3, [pc, #300]	; (106bc <http_client_callback+0x278>)
   1058e:	681b      	ldr	r3, [r3, #0]
   10590:	4298      	cmp	r0, r3
   10592:	d349      	bcc.n	10628 <http_client_callback+0x1e4>
			else if(http_buf_write_ptr > http_buf_read_ptr){
   10594:	d800      	bhi.n	10598 <http_client_callback+0x154>
   10596:	e763      	b.n	10460 <http_client_callback+0x1c>
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
   10598:	1ac0      	subs	r0, r0, r3
   1059a:	4b49      	ldr	r3, [pc, #292]	; (106c0 <http_client_callback+0x27c>)
   1059c:	4798      	blx	r3
   1059e:	e75f      	b.n	10460 <http_client_callback+0x1c>
			crc32_recalculate(data->recv_chunked_data.data, (unsigned int)data->recv_chunked_data.length, &crcChecker);
   105a0:	4d3f      	ldr	r5, [pc, #252]	; (106a0 <http_client_callback+0x25c>)
   105a2:	002a      	movs	r2, r5
   105a4:	6821      	ldr	r1, [r4, #0]
   105a6:	6860      	ldr	r0, [r4, #4]
   105a8:	4b3e      	ldr	r3, [pc, #248]	; (106a4 <http_client_callback+0x260>)
   105aa:	4798      	blx	r3
			printf("Block length %d CRC: %u\r\n", (unsigned int)data->recv_chunked_data.length, crcChecker);
   105ac:	682a      	ldr	r2, [r5, #0]
   105ae:	6821      	ldr	r1, [r4, #0]
   105b0:	4844      	ldr	r0, [pc, #272]	; (106c4 <http_client_callback+0x280>)
   105b2:	4b35      	ldr	r3, [pc, #212]	; (10688 <http_client_callback+0x244>)
   105b4:	4798      	blx	r3
   105b6:	e7a7      	b.n	10508 <http_client_callback+0xc4>
			memcpy_ram2ram(http_buf + http_buf_write_ptr, data->recv_chunked_data.data, data->recv_chunked_data.length);
   105b8:	483d      	ldr	r0, [pc, #244]	; (106b0 <http_client_callback+0x26c>)
   105ba:	1828      	adds	r0, r5, r0
   105bc:	6861      	ldr	r1, [r4, #4]
   105be:	4b3d      	ldr	r3, [pc, #244]	; (106b4 <http_client_callback+0x270>)
   105c0:	4798      	blx	r3
			http_buf_write_ptr = http_buf_write_ptr + data->recv_chunked_data.length;
   105c2:	6823      	ldr	r3, [r4, #0]
   105c4:	469c      	mov	ip, r3
   105c6:	4465      	add	r5, ip
   105c8:	4b38      	ldr	r3, [pc, #224]	; (106ac <http_client_callback+0x268>)
   105ca:	601d      	str	r5, [r3, #0]
   105cc:	e7ba      	b.n	10544 <http_client_callback+0x100>
		else if (http_buf_write_ptr < http_buf_read_ptr){
   105ce:	429f      	cmp	r7, r3
   105d0:	d2d1      	bcs.n	10576 <http_client_callback+0x132>
			uint8 n = (2048 - http_buf_read_ptr) / 256;
   105d2:	2780      	movs	r7, #128	; 0x80
   105d4:	013f      	lsls	r7, r7, #4
   105d6:	1aff      	subs	r7, r7, r3
			for (int i=0 ; i<n ; i++ ){
   105d8:	043f      	lsls	r7, r7, #16
   105da:	0e3b      	lsrs	r3, r7, #24
   105dc:	4698      	mov	r8, r3
   105de:	2b00      	cmp	r3, #0
   105e0:	dd0c      	ble.n	105fc <http_client_callback+0x1b8>
   105e2:	2500      	movs	r5, #0
				write_spi_flash_frm_buf(256);
   105e4:	4e36      	ldr	r6, [pc, #216]	; (106c0 <http_client_callback+0x27c>)
				http_buf_read_ptr = http_buf_read_ptr + 256;
   105e6:	4f35      	ldr	r7, [pc, #212]	; (106bc <http_client_callback+0x278>)
				write_spi_flash_frm_buf(256);
   105e8:	2080      	movs	r0, #128	; 0x80
   105ea:	0040      	lsls	r0, r0, #1
   105ec:	47b0      	blx	r6
				http_buf_read_ptr = http_buf_read_ptr + 256;
   105ee:	683b      	ldr	r3, [r7, #0]
   105f0:	3301      	adds	r3, #1
   105f2:	33ff      	adds	r3, #255	; 0xff
   105f4:	603b      	str	r3, [r7, #0]
			for (int i=0 ; i<n ; i++ ){
   105f6:	3501      	adds	r5, #1
   105f8:	45a8      	cmp	r8, r5
   105fa:	d1f5      	bne.n	105e8 <http_client_callback+0x1a4>
			http_buf_read_ptr = 0;
   105fc:	2200      	movs	r2, #0
   105fe:	4b2f      	ldr	r3, [pc, #188]	; (106bc <http_client_callback+0x278>)
   10600:	601a      	str	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
   10602:	4b2a      	ldr	r3, [pc, #168]	; (106ac <http_client_callback+0x268>)
   10604:	785b      	ldrb	r3, [r3, #1]
   10606:	4698      	mov	r8, r3
   10608:	2b00      	cmp	r3, #0
   1060a:	ddb4      	ble.n	10576 <http_client_callback+0x132>
   1060c:	2500      	movs	r5, #0
				write_spi_flash_frm_buf(256);
   1060e:	4e2c      	ldr	r6, [pc, #176]	; (106c0 <http_client_callback+0x27c>)
				http_buf_read_ptr = http_buf_read_ptr + 256;
   10610:	4f2a      	ldr	r7, [pc, #168]	; (106bc <http_client_callback+0x278>)
				write_spi_flash_frm_buf(256);
   10612:	2080      	movs	r0, #128	; 0x80
   10614:	0040      	lsls	r0, r0, #1
   10616:	47b0      	blx	r6
				http_buf_read_ptr = http_buf_read_ptr + 256;
   10618:	683b      	ldr	r3, [r7, #0]
   1061a:	3301      	adds	r3, #1
   1061c:	33ff      	adds	r3, #255	; 0xff
   1061e:	603b      	str	r3, [r7, #0]
			for (int i=0 ; i<n ; i++ ){
   10620:	3501      	adds	r5, #1
   10622:	4545      	cmp	r5, r8
   10624:	d1f5      	bne.n	10612 <http_client_callback+0x1ce>
   10626:	e7a6      	b.n	10576 <http_client_callback+0x132>
				http_buf_read_ptr =0;
   10628:	2200      	movs	r2, #0
   1062a:	4b24      	ldr	r3, [pc, #144]	; (106bc <http_client_callback+0x278>)
   1062c:	601a      	str	r2, [r3, #0]
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
   1062e:	4b24      	ldr	r3, [pc, #144]	; (106c0 <http_client_callback+0x27c>)
   10630:	4798      	blx	r3
   10632:	e715      	b.n	10460 <http_client_callback+0x1c>
		printf("http_client_callback: disconnection reason:%d\r\n", data->disconnected.reason);
   10634:	6811      	ldr	r1, [r2, #0]
   10636:	4824      	ldr	r0, [pc, #144]	; (106c8 <http_client_callback+0x284>)
   10638:	4b13      	ldr	r3, [pc, #76]	; (10688 <http_client_callback+0x244>)
   1063a:	4798      	blx	r3
		if (data->disconnected.reason == -EAGAIN) {
   1063c:	6823      	ldr	r3, [r4, #0]
   1063e:	330b      	adds	r3, #11
   10640:	d000      	beq.n	10644 <http_client_callback+0x200>
   10642:	e70d      	b.n	10460 <http_client_callback+0x1c>
	return ((down_state & mask) != 0);
   10644:	4b0e      	ldr	r3, [pc, #56]	; (10680 <http_client_callback+0x23c>)
   10646:	781b      	ldrb	r3, [r3, #0]
			if (is_state_set(DOWNLOADING)) {
   10648:	071a      	lsls	r2, r3, #28
   1064a:	d406      	bmi.n	1065a <http_client_callback+0x216>
	return ((down_state & mask) != 0);
   1064c:	4b0c      	ldr	r3, [pc, #48]	; (10680 <http_client_callback+0x23c>)
   1064e:	781b      	ldrb	r3, [r3, #0]
			if (is_state_set(GET_REQUESTED)) {
   10650:	075a      	lsls	r2, r3, #29
   10652:	d407      	bmi.n	10664 <http_client_callback+0x220>
			start_download();
   10654:	4b1d      	ldr	r3, [pc, #116]	; (106cc <http_client_callback+0x288>)
   10656:	4798      	blx	r3
   10658:	e702      	b.n	10460 <http_client_callback+0x1c>
	down_state &= ~mask;
   1065a:	2208      	movs	r2, #8
   1065c:	4393      	bics	r3, r2
   1065e:	4a08      	ldr	r2, [pc, #32]	; (10680 <http_client_callback+0x23c>)
   10660:	7013      	strb	r3, [r2, #0]
   10662:	e7f3      	b.n	1064c <http_client_callback+0x208>
   10664:	2204      	movs	r2, #4
   10666:	4393      	bics	r3, r2
   10668:	4a05      	ldr	r2, [pc, #20]	; (10680 <http_client_callback+0x23c>)
   1066a:	7013      	strb	r3, [r2, #0]
   1066c:	e7f2      	b.n	10654 <http_client_callback+0x210>
   1066e:	46c0      	nop			; (mov r8, r8)
   10670:	00016508 	.word	0x00016508
   10674:	00016520 	.word	0x00016520
   10678:	00013e7d 	.word	0x00013e7d
   1067c:	00016558 	.word	0x00016558
   10680:	20000298 	.word	0x20000298
   10684:	00016584 	.word	0x00016584
   10688:	00013d61 	.word	0x00013d61
   1068c:	000165c0 	.word	0x000165c0
   10690:	2000105c 	.word	0x2000105c
   10694:	000165e0 	.word	0x000165e0
   10698:	000165f0 	.word	0x000165f0
   1069c:	2000000c 	.word	0x2000000c
   106a0:	20001058 	.word	0x20001058
   106a4:	0000b315 	.word	0x0000b315
   106a8:	00016634 	.word	0x00016634
   106ac:	200002cc 	.word	0x200002cc
   106b0:	20000694 	.word	0x20000694
   106b4:	00013bc9 	.word	0x00013bc9
   106b8:	fffff800 	.word	0xfffff800
   106bc:	200002c8 	.word	0x200002c8
   106c0:	000103d9 	.word	0x000103d9
   106c4:	00016654 	.word	0x00016654
   106c8:	00016670 	.word	0x00016670
   106cc:	0000fecd 	.word	0x0000fecd

000106d0 <configure_i2c>:
struct i2c_master_packet rd_packet;

struct i2c_master_module i2c_master_instance;

void configure_i2c(void)
{
   106d0:	b530      	push	{r4, r5, lr}
   106d2:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
   106d4:	ab01      	add	r3, sp, #4
   106d6:	2264      	movs	r2, #100	; 0x64
   106d8:	9201      	str	r2, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
   106da:	4a26      	ldr	r2, [pc, #152]	; (10774 <configure_i2c+0xa4>)
   106dc:	9202      	str	r2, [sp, #8]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
   106de:	2200      	movs	r2, #0
   106e0:	9203      	str	r2, [sp, #12]
#endif
	config->generator_source = GCLK_GENERATOR_0;
   106e2:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
   106e4:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
   106e6:	2180      	movs	r1, #128	; 0x80
   106e8:	0389      	lsls	r1, r1, #14
   106ea:	9105      	str	r1, [sp, #20]
	config->buffer_timeout   = 65535;
   106ec:	2101      	movs	r1, #1
   106ee:	4249      	negs	r1, r1
   106f0:	82d9      	strh	r1, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
   106f2:	8299      	strh	r1, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
   106f4:	3125      	adds	r1, #37	; 0x25
   106f6:	545a      	strb	r2, [r3, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
   106f8:	920b      	str	r2, [sp, #44]	; 0x2c
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
   106fa:	3108      	adds	r1, #8
   106fc:	545a      	strb	r2, [r3, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
   106fe:	3101      	adds	r1, #1
   10700:	545a      	strb	r2, [r3, r1]
	config->master_scl_low_extend_timeout  = false;
   10702:	3101      	adds	r1, #1
   10704:	545a      	strb	r2, [r3, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
   10706:	32d7      	adds	r2, #215	; 0xd7
   10708:	861a      	strh	r2, [r3, #48]	; 0x30
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
	config_i2c_master.buffer_timeout = 65535;
	config_i2c_master.pinmux_pad0    = PINMUX_PA08C_SERCOM0_PAD0;
   1070a:	4a1b      	ldr	r2, [pc, #108]	; (10778 <configure_i2c+0xa8>)
   1070c:	9208      	str	r2, [sp, #32]
	config_i2c_master.pinmux_pad1    = PINMUX_PA09C_SERCOM0_PAD1;
   1070e:	4a1b      	ldr	r2, [pc, #108]	; (1077c <configure_i2c+0xac>)
   10710:	9209      	str	r2, [sp, #36]	; 0x24
	while(i2c_master_init(&i2c_master_instance, CONF_I2C_MASTER_MODULE, &config_i2c_master)     \
   10712:	4d1b      	ldr	r5, [pc, #108]	; (10780 <configure_i2c+0xb0>)
   10714:	4c1b      	ldr	r4, [pc, #108]	; (10784 <configure_i2c+0xb4>)
   10716:	aa01      	add	r2, sp, #4
   10718:	491b      	ldr	r1, [pc, #108]	; (10788 <configure_i2c+0xb8>)
   1071a:	0028      	movs	r0, r5
   1071c:	47a0      	blx	r4
   1071e:	2800      	cmp	r0, #0
   10720:	d1f9      	bne.n	10716 <configure_i2c+0x46>
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
   10722:	4b17      	ldr	r3, [pc, #92]	; (10780 <configure_i2c+0xb0>)
   10724:	681c      	ldr	r4, [r3, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
   10726:	2207      	movs	r2, #7
   10728:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
   1072a:	421a      	tst	r2, r3
   1072c:	d1fc      	bne.n	10728 <configure_i2c+0x58>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
   1072e:	6823      	ldr	r3, [r4, #0]
   10730:	2202      	movs	r2, #2
   10732:	4313      	orrs	r3, r2
   10734:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
   10736:	4d12      	ldr	r5, [pc, #72]	; (10780 <configure_i2c+0xb0>)
   10738:	6828      	ldr	r0, [r5, #0]
   1073a:	4b14      	ldr	r3, [pc, #80]	; (1078c <configure_i2c+0xbc>)
   1073c:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
   1073e:	231f      	movs	r3, #31
   10740:	4018      	ands	r0, r3
   10742:	3b1e      	subs	r3, #30
   10744:	4083      	lsls	r3, r0
   10746:	4a12      	ldr	r2, [pc, #72]	; (10790 <configure_i2c+0xc0>)
   10748:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
   1074a:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
   1074c:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
   1074e:	2110      	movs	r1, #16
   10750:	8b62      	ldrh	r2, [r4, #26]
   10752:	420a      	tst	r2, r1
   10754:	d104      	bne.n	10760 <configure_i2c+0x90>
		timeout_counter++;
   10756:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
   10758:	4283      	cmp	r3, r0
   1075a:	d3f9      	bcc.n	10750 <configure_i2c+0x80>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
   1075c:	2310      	movs	r3, #16
   1075e:	8363      	strh	r3, [r4, #26]
	!= STATUS_OK);
	i2c_master_enable(&i2c_master_instance);
	
	wr_packet.address     = SLAVE_RHT_ADDRESS_W;
   10760:	2240      	movs	r2, #64	; 0x40
   10762:	4b0c      	ldr	r3, [pc, #48]	; (10794 <configure_i2c+0xc4>)
   10764:	801a      	strh	r2, [r3, #0]
	rd_packet.address     = SLAVE_RHT_ADDRESS_R;
   10766:	4b0c      	ldr	r3, [pc, #48]	; (10798 <configure_i2c+0xc8>)
   10768:	801a      	strh	r2, [r3, #0]
	rd_packet.data	=	rd_buffer;
   1076a:	4a0c      	ldr	r2, [pc, #48]	; (1079c <configure_i2c+0xcc>)
   1076c:	605a      	str	r2, [r3, #4]

}
   1076e:	b00f      	add	sp, #60	; 0x3c
   10770:	bd30      	pop	{r4, r5, pc}
   10772:	46c0      	nop			; (mov r8, r8)
   10774:	00000d48 	.word	0x00000d48
   10778:	00080002 	.word	0x00080002
   1077c:	00090002 	.word	0x00090002
   10780:	20000fe8 	.word	0x20000fe8
   10784:	0000b601 	.word	0x0000b601
   10788:	42000800 	.word	0x42000800
   1078c:	0000e7f9 	.word	0x0000e7f9
   10790:	e000e100 	.word	0xe000e100
   10794:	20000e9c 	.word	0x20000e9c
   10798:	2000104c 	.word	0x2000104c
   1079c:	20000408 	.word	0x20000408

000107a0 <read_sensors>:
void read_sensors()
{
   107a0:	b5f0      	push	{r4, r5, r6, r7, lr}
   107a2:	b083      	sub	sp, #12
	//Wake up RHT and get both temp and humidity reading.
	uint8_t wr_buffer1[3] = {0x02, 0x15, 0x00};
   107a4:	ac01      	add	r4, sp, #4
   107a6:	2203      	movs	r2, #3
   107a8:	493c      	ldr	r1, [pc, #240]	; (1089c <read_sensors+0xfc>)
   107aa:	0020      	movs	r0, r4
   107ac:	4b3c      	ldr	r3, [pc, #240]	; (108a0 <read_sensors+0x100>)
   107ae:	4798      	blx	r3
	wr_packet.data = wr_buffer1; //setup
   107b0:	493c      	ldr	r1, [pc, #240]	; (108a4 <read_sensors+0x104>)
   107b2:	604c      	str	r4, [r1, #4]
	wr_packet.data_length = 3;
   107b4:	2303      	movs	r3, #3
   107b6:	804b      	strh	r3, [r1, #2]
	i2c_master_write_packet_job(&i2c_master_instance, &wr_packet);
   107b8:	483b      	ldr	r0, [pc, #236]	; (108a8 <read_sensors+0x108>)
   107ba:	4b3c      	ldr	r3, [pc, #240]	; (108ac <read_sensors+0x10c>)
   107bc:	4798      	blx	r3
	/* Check sanity */
	Assert(module);
	Assert(module->hw);

	/* Return current status code */
	return module->status;
   107be:	493a      	ldr	r1, [pc, #232]	; (108a8 <read_sensors+0x108>)
   107c0:	2225      	movs	r2, #37	; 0x25
   107c2:	5c8b      	ldrb	r3, [r1, r2]
		 
	while(i2c_master_get_job_status	(&i2c_master_instance)); // wait for writes to finish
   107c4:	2b00      	cmp	r3, #0
   107c6:	d1fc      	bne.n	107c2 <read_sensors+0x22>
	uint8_t wr_buffer2[1] = {0x00};
   107c8:	466a      	mov	r2, sp
   107ca:	7013      	strb	r3, [r2, #0]
	wr_packet.data = wr_buffer2; //trigger a measurement
   107cc:	4b35      	ldr	r3, [pc, #212]	; (108a4 <read_sensors+0x104>)
   107ce:	605a      	str	r2, [r3, #4]
	wr_packet.data_length = 1;
   107d0:	2201      	movs	r2, #1
   107d2:	805a      	strh	r2, [r3, #2]
	while(i2c_master_write_packet_job(&i2c_master_instance, &wr_packet));// wait for writes to finish
   107d4:	001e      	movs	r6, r3
   107d6:	4d34      	ldr	r5, [pc, #208]	; (108a8 <read_sensors+0x108>)
   107d8:	4c34      	ldr	r4, [pc, #208]	; (108ac <read_sensors+0x10c>)
   107da:	0031      	movs	r1, r6
   107dc:	0028      	movs	r0, r5
   107de:	47a0      	blx	r4
   107e0:	2800      	cmp	r0, #0
   107e2:	d1fa      	bne.n	107da <read_sensors+0x3a>
		 
	delay_ms(15); // wait for conversion
   107e4:	300f      	adds	r0, #15
   107e6:	4b32      	ldr	r3, [pc, #200]	; (108b0 <read_sensors+0x110>)
   107e8:	4798      	blx	r3
		 
	rd_packet.data_length = 4;
   107ea:	4c32      	ldr	r4, [pc, #200]	; (108b4 <read_sensors+0x114>)
   107ec:	2304      	movs	r3, #4
   107ee:	8063      	strh	r3, [r4, #2]
	i2c_master_read_packet_job(&i2c_master_instance, &rd_packet);
   107f0:	0021      	movs	r1, r4
   107f2:	482d      	ldr	r0, [pc, #180]	; (108a8 <read_sensors+0x108>)
   107f4:	4b30      	ldr	r3, [pc, #192]	; (108b8 <read_sensors+0x118>)
   107f6:	4798      	blx	r3
	t_filt[i++] =  ((uint32_t)rd_packet.data[0]<<8 | (uint32_t)rd_packet.data[1]);
   107f8:	4b30      	ldr	r3, [pc, #192]	; (108bc <read_sensors+0x11c>)
   107fa:	7818      	ldrb	r0, [r3, #0]
   107fc:	1c41      	adds	r1, r0, #1
   107fe:	b2c9      	uxtb	r1, r1
   10800:	7019      	strb	r1, [r3, #0]
   10802:	6864      	ldr	r4, [r4, #4]
   10804:	0085      	lsls	r5, r0, #2
   10806:	7823      	ldrb	r3, [r4, #0]
   10808:	021b      	lsls	r3, r3, #8
   1080a:	7862      	ldrb	r2, [r4, #1]
   1080c:	4313      	orrs	r3, r2
   1080e:	4a2c      	ldr	r2, [pc, #176]	; (108c0 <read_sensors+0x120>)
   10810:	50ab      	str	r3, [r5, r2]
	h_filt[h++] =  ((uint32_t)rd_packet.data[2]<<8 | (uint32_t)rd_packet.data[3]);
   10812:	4b2c      	ldr	r3, [pc, #176]	; (108c4 <read_sensors+0x124>)
   10814:	781d      	ldrb	r5, [r3, #0]
   10816:	1c6a      	adds	r2, r5, #1
   10818:	b2d2      	uxtb	r2, r2
   1081a:	701a      	strb	r2, [r3, #0]
   1081c:	00af      	lsls	r7, r5, #2
   1081e:	78a3      	ldrb	r3, [r4, #2]
   10820:	021b      	lsls	r3, r3, #8
   10822:	78e6      	ldrb	r6, [r4, #3]
   10824:	4333      	orrs	r3, r6
   10826:	4e28      	ldr	r6, [pc, #160]	; (108c8 <read_sensors+0x128>)
   10828:	51bb      	str	r3, [r7, r6]
	if (i>9) // temperature filter window is primed
   1082a:	2909      	cmp	r1, #9
   1082c:	d908      	bls.n	10840 <read_sensors+0xa0>
   1082e:	4b24      	ldr	r3, [pc, #144]	; (108c0 <read_sensors+0x120>)
   10830:	0019      	movs	r1, r3
   10832:	3124      	adds	r1, #36	; 0x24
	{
		for(int j=0;j<9;j++)
		{
			t_filt[j] = t_filt[j+1];
   10834:	685e      	ldr	r6, [r3, #4]
   10836:	c340      	stmia	r3!, {r6}
		for(int j=0;j<9;j++)
   10838:	428b      	cmp	r3, r1
   1083a:	d1fb      	bne.n	10834 <read_sensors+0x94>
		}
		i--;
   1083c:	4b1f      	ldr	r3, [pc, #124]	; (108bc <read_sensors+0x11c>)
   1083e:	7018      	strb	r0, [r3, #0]
	}
	if (h>9) // humidity filter window is primed
   10840:	2a09      	cmp	r2, #9
   10842:	d908      	bls.n	10856 <read_sensors+0xb6>
   10844:	4b20      	ldr	r3, [pc, #128]	; (108c8 <read_sensors+0x128>)
   10846:	001a      	movs	r2, r3
   10848:	3224      	adds	r2, #36	; 0x24
	{
		for(int j=0;j<9;j++)
		{
			h_filt[j] = h_filt[j+1];
   1084a:	6859      	ldr	r1, [r3, #4]
   1084c:	c302      	stmia	r3!, {r1}
		for(int j=0;j<9;j++)
   1084e:	4293      	cmp	r3, r2
   10850:	d1fb      	bne.n	1084a <read_sensors+0xaa>
		}
		h--;
   10852:	4b1c      	ldr	r3, [pc, #112]	; (108c4 <read_sensors+0x124>)
   10854:	701d      	strb	r5, [r3, #0]
   10856:	4b1a      	ldr	r3, [pc, #104]	; (108c0 <read_sensors+0x120>)
   10858:	0019      	movs	r1, r3
   1085a:	3128      	adds	r1, #40	; 0x28
{
   1085c:	2000      	movs	r0, #0
	}
	avg[0]=0;
	for(int j=0;j<10;j++)//10 point average for temp
	{
		avg[0] += t_filt[j];
   1085e:	cb04      	ldmia	r3!, {r2}
   10860:	1880      	adds	r0, r0, r2
	for(int j=0;j<10;j++)//10 point average for temp
   10862:	4299      	cmp	r1, r3
   10864:	d1fb      	bne.n	1085e <read_sensors+0xbe>
	}	 
	avg[0]=avg[0]/10; //drop decimal point
   10866:	210a      	movs	r1, #10
   10868:	4b18      	ldr	r3, [pc, #96]	; (108cc <read_sensors+0x12c>)
   1086a:	4798      	blx	r3
   1086c:	4b18      	ldr	r3, [pc, #96]	; (108d0 <read_sensors+0x130>)
   1086e:	6018      	str	r0, [r3, #0]
   10870:	4b15      	ldr	r3, [pc, #84]	; (108c8 <read_sensors+0x128>)
   10872:	0019      	movs	r1, r3
   10874:	3128      	adds	r1, #40	; 0x28
   10876:	2000      	movs	r0, #0
	
	avg[1]=0;
	for(int j=0;j<10;j++)//10 point average for humidity
	{
		avg[1] += h_filt[j];
   10878:	cb04      	ldmia	r3!, {r2}
   1087a:	1880      	adds	r0, r0, r2
	for(int j=0;j<10;j++)//10 point average for humidity
   1087c:	4299      	cmp	r1, r3
   1087e:	d1fb      	bne.n	10878 <read_sensors+0xd8>
	}
	avg[1]=avg[1]/10; //drop decimal point
   10880:	210a      	movs	r1, #10
   10882:	4b12      	ldr	r3, [pc, #72]	; (108cc <read_sensors+0x12c>)
   10884:	4798      	blx	r3
   10886:	4b12      	ldr	r3, [pc, #72]	; (108d0 <read_sensors+0x130>)
   10888:	6058      	str	r0, [r3, #4]
	if(*(uint32_t*)rd_packet.data != 0xFFFFFFFF)
   1088a:	6823      	ldr	r3, [r4, #0]
   1088c:	3301      	adds	r3, #1
   1088e:	d003      	beq.n	10898 <read_sensors+0xf8>
	{
		sensor_watchdog++;
   10890:	4a10      	ldr	r2, [pc, #64]	; (108d4 <read_sensors+0x134>)
   10892:	6813      	ldr	r3, [r2, #0]
   10894:	3301      	adds	r3, #1
   10896:	6013      	str	r3, [r2, #0]
	}
}
   10898:	b003      	add	sp, #12
   1089a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1089c:	0001651c 	.word	0x0001651c
   108a0:	00013bc9 	.word	0x00013bc9
   108a4:	20000e9c 	.word	0x20000e9c
   108a8:	20000fe8 	.word	0x20000fe8
   108ac:	0000bb99 	.word	0x0000bb99
   108b0:	0000e15d 	.word	0x0000e15d
   108b4:	2000104c 	.word	0x2000104c
   108b8:	0000bb75 	.word	0x0000bb75
   108bc:	200002d0 	.word	0x200002d0
   108c0:	20000410 	.word	0x20000410
   108c4:	2000029a 	.word	0x2000029a
   108c8:	2000029c 	.word	0x2000029c
   108cc:	00011f45 	.word	0x00011f45
   108d0:	20000290 	.word	0x20000290
   108d4:	20000020 	.word	0x20000020

000108d8 <main>:

//---------------------I2C sensor stuff ends-----------------------------------
int main (void)
{
   108d8:	b5f0      	push	{r4, r5, r6, r7, lr}
   108da:	46d6      	mov	lr, sl
   108dc:	464f      	mov	r7, r9
   108de:	4646      	mov	r6, r8
   108e0:	b5c0      	push	{r6, r7, lr}
   108e2:	b0ac      	sub	sp, #176	; 0xb0
	
	
	char topic[strlen(MAIN_CHAT_TOPIC) + MAIN_CHAT_USER_NAME_SIZE + 1];
	
	
	system_init();
   108e4:	4be3      	ldr	r3, [pc, #908]	; (10c74 <main+0x39c>)
   108e6:	4798      	blx	r3
	down_state = NOT_READY;
   108e8:	2400      	movs	r4, #0
   108ea:	2600      	movs	r6, #0
   108ec:	4be2      	ldr	r3, [pc, #904]	; (10c78 <main+0x3a0>)
   108ee:	701c      	strb	r4, [r3, #0]
	cpu_irq_enable();
   108f0:	2501      	movs	r5, #1
   108f2:	4be2      	ldr	r3, [pc, #904]	; (10c7c <main+0x3a4>)
   108f4:	701d      	strb	r5, [r3, #0]
   108f6:	f3bf 8f5f 	dmb	sy
   108fa:	b662      	cpsie	i
	init_state();
	system_interrupt_enable_global();
	configure_port_pins();
   108fc:	4be0      	ldr	r3, [pc, #896]	; (10c80 <main+0x3a8>)
   108fe:	4798      	blx	r3
	delay_init();
   10900:	4be0      	ldr	r3, [pc, #896]	; (10c84 <main+0x3ac>)
   10902:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
   10904:	aa14      	add	r2, sp, #80	; 0x50
   10906:	2380      	movs	r3, #128	; 0x80
   10908:	05db      	lsls	r3, r3, #23
   1090a:	9314      	str	r3, [sp, #80]	; 0x50
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
   1090c:	6054      	str	r4, [r2, #4]
	config->parity           = USART_PARITY_NONE;
   1090e:	23ff      	movs	r3, #255	; 0xff
   10910:	8113      	strh	r3, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
   10912:	7294      	strb	r4, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
   10914:	72d4      	strb	r4, [r2, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
   10916:	3bdb      	subs	r3, #219	; 0xdb
   10918:	54d5      	strb	r5, [r2, r3]
	config->transmitter_enable = true;
   1091a:	3301      	adds	r3, #1
   1091c:	54d5      	strb	r5, [r2, r3]
	config->clock_polarity_inverted = false;
   1091e:	3301      	adds	r3, #1
   10920:	54d4      	strb	r4, [r2, r3]
	config->use_external_clock = false;
   10922:	3301      	adds	r3, #1
   10924:	54d4      	strb	r4, [r2, r3]
	config->ext_clock_freq   = 0;
   10926:	6294      	str	r4, [r2, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
   10928:	2388      	movs	r3, #136	; 0x88
   1092a:	035b      	lsls	r3, r3, #13
   1092c:	60d3      	str	r3, [r2, #12]
	config->run_in_standby   = false;
   1092e:	232c      	movs	r3, #44	; 0x2c
   10930:	54d4      	strb	r4, [r2, r3]
	config->generator_source = GCLK_GENERATOR_0;
   10932:	3301      	adds	r3, #1
   10934:	54d4      	strb	r4, [r2, r3]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
   10936:	6154      	str	r4, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
   10938:	8214      	strh	r4, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
   1093a:	2300      	movs	r3, #0
   1093c:	76d3      	strb	r3, [r2, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
   1093e:	7616      	strb	r6, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
   10940:	7716      	strb	r6, [r2, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
   10942:	7656      	strb	r6, [r2, #25]
	config->receive_pulse_length                    = 19;
   10944:	2313      	movs	r3, #19
   10946:	7693      	strb	r3, [r2, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
   10948:	7756      	strb	r6, [r2, #29]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
   1094a:	3b14      	subs	r3, #20
   1094c:	6313      	str	r3, [r2, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
   1094e:	49ce      	ldr	r1, [pc, #824]	; (10c88 <main+0x3b0>)
   10950:	6351      	str	r1, [r2, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
   10952:	49ce      	ldr	r1, [pc, #824]	; (10c8c <main+0x3b4>)
   10954:	6391      	str	r1, [r2, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
   10956:	63d3      	str	r3, [r2, #60]	; 0x3c
	usart_conf.baudrate    = 115200;
   10958:	23e1      	movs	r3, #225	; 0xe1
   1095a:	025b      	lsls	r3, r3, #9
   1095c:	6213      	str	r3, [r2, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
   1095e:	4ccc      	ldr	r4, [pc, #816]	; (10c90 <main+0x3b8>)
   10960:	4bcc      	ldr	r3, [pc, #816]	; (10c94 <main+0x3bc>)
   10962:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   10964:	49cc      	ldr	r1, [pc, #816]	; (10c98 <main+0x3c0>)
   10966:	4bcd      	ldr	r3, [pc, #820]	; (10c9c <main+0x3c4>)
   10968:	6019      	str	r1, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   1096a:	49cd      	ldr	r1, [pc, #820]	; (10ca0 <main+0x3c8>)
   1096c:	4bcd      	ldr	r3, [pc, #820]	; (10ca4 <main+0x3cc>)
   1096e:	6019      	str	r1, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
   10970:	49cd      	ldr	r1, [pc, #820]	; (10ca8 <main+0x3d0>)
   10972:	0020      	movs	r0, r4
   10974:	4bcd      	ldr	r3, [pc, #820]	; (10cac <main+0x3d4>)
   10976:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   10978:	4fcd      	ldr	r7, [pc, #820]	; (10cb0 <main+0x3d8>)
   1097a:	683b      	ldr	r3, [r7, #0]
   1097c:	6898      	ldr	r0, [r3, #8]
   1097e:	2100      	movs	r1, #0
   10980:	4ecc      	ldr	r6, [pc, #816]	; (10cb4 <main+0x3dc>)
   10982:	47b0      	blx	r6
	setbuf(stdin, NULL);
   10984:	683b      	ldr	r3, [r7, #0]
   10986:	6858      	ldr	r0, [r3, #4]
   10988:	2100      	movs	r1, #0
   1098a:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   1098c:	6826      	ldr	r6, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
   1098e:	0030      	movs	r0, r6
   10990:	4bc9      	ldr	r3, [pc, #804]	; (10cb8 <main+0x3e0>)
   10992:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
   10994:	231f      	movs	r3, #31
   10996:	4018      	ands	r0, r3
   10998:	4085      	lsls	r5, r0
   1099a:	4bc8      	ldr	r3, [pc, #800]	; (10cbc <main+0x3e4>)
   1099c:	601d      	str	r5, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
   1099e:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
   109a0:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
   109a2:	2b00      	cmp	r3, #0
   109a4:	d1fc      	bne.n	109a0 <main+0xc8>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
   109a6:	6833      	ldr	r3, [r6, #0]
   109a8:	2202      	movs	r2, #2
   109aa:	4313      	orrs	r3, r2
   109ac:	6033      	str	r3, [r6, #0]
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
   109ae:	ac14      	add	r4, sp, #80	; 0x50
   109b0:	2500      	movs	r5, #0
   109b2:	7025      	strb	r5, [r4, #0]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
   109b4:	4bc2      	ldr	r3, [pc, #776]	; (10cc0 <main+0x3e8>)
   109b6:	685b      	ldr	r3, [r3, #4]
   109b8:	06db      	lsls	r3, r3, #27
   109ba:	0f1b      	lsrs	r3, r3, #28
   109bc:	70a3      	strb	r3, [r4, #2]
	config->disable_cache     = false;
   109be:	70e5      	strb	r5, [r4, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
   109c0:	7125      	strb	r5, [r4, #4]
	config.manual_page_write = false;
   109c2:	7065      	strb	r5, [r4, #1]
	nvm_set_config(&config);
   109c4:	0020      	movs	r0, r4
   109c6:	4bbf      	ldr	r3, [pc, #764]	; (10cc4 <main+0x3ec>)
   109c8:	4798      	blx	r3
	config->mode             = SPI_MODE_MASTER;
   109ca:	2601      	movs	r6, #1
   109cc:	7026      	strb	r6, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
   109ce:	6065      	str	r5, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
   109d0:	60a5      	str	r5, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
   109d2:	7425      	strb	r5, [r4, #16]
	config->run_in_standby   = false;
   109d4:	7465      	strb	r5, [r4, #17]
	config->receiver_enable  = true;
   109d6:	74a6      	strb	r6, [r4, #18]
	config->select_slave_low_detect_enable= true;
   109d8:	74e6      	strb	r6, [r4, #19]
	config->master_slave_select_enable= false;
   109da:	7525      	strb	r5, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
   109dc:	2324      	movs	r3, #36	; 0x24
   109de:	54e5      	strb	r5, [r4, r3]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
   109e0:	220c      	movs	r2, #12
   109e2:	2100      	movs	r1, #0
   109e4:	a81a      	add	r0, sp, #104	; 0x68
   109e6:	4bb8      	ldr	r3, [pc, #736]	; (10cc8 <main+0x3f0>)
   109e8:	4798      	blx	r3
	at25dfx_spi_config.mode_specific.master.baudrate = AT25DFX_CLOCK_SPEED;
   109ea:	4bb8      	ldr	r3, [pc, #736]	; (10ccc <main+0x3f4>)
   109ec:	61a3      	str	r3, [r4, #24]
	at25dfx_spi_config.mux_setting = AT25DFX_SPI_PINMUX_SETTING;
   109ee:	2380      	movs	r3, #128	; 0x80
   109f0:	025b      	lsls	r3, r3, #9
   109f2:	60e3      	str	r3, [r4, #12]
	at25dfx_spi_config.pinmux_pad0 = AT25DFX_SPI_PINMUX_PAD0;
   109f4:	4bb6      	ldr	r3, [pc, #728]	; (10cd0 <main+0x3f8>)
   109f6:	62a3      	str	r3, [r4, #40]	; 0x28
	at25dfx_spi_config.pinmux_pad1 = AT25DFX_SPI_PINMUX_PAD1;
   109f8:	2301      	movs	r3, #1
   109fa:	425b      	negs	r3, r3
   109fc:	62e3      	str	r3, [r4, #44]	; 0x2c
	at25dfx_spi_config.pinmux_pad2 = AT25DFX_SPI_PINMUX_PAD2;
   109fe:	4bb5      	ldr	r3, [pc, #724]	; (10cd4 <main+0x3fc>)
   10a00:	6323      	str	r3, [r4, #48]	; 0x30
	at25dfx_spi_config.pinmux_pad3 = AT25DFX_SPI_PINMUX_PAD3;
   10a02:	4bb5      	ldr	r3, [pc, #724]	; (10cd8 <main+0x400>)
   10a04:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&at25dfx_spi, AT25DFX_SPI, &at25dfx_spi_config);
   10a06:	4db5      	ldr	r5, [pc, #724]	; (10cdc <main+0x404>)
   10a08:	0022      	movs	r2, r4
   10a0a:	49b5      	ldr	r1, [pc, #724]	; (10ce0 <main+0x408>)
   10a0c:	0028      	movs	r0, r5
   10a0e:	4bb5      	ldr	r3, [pc, #724]	; (10ce4 <main+0x40c>)
   10a10:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
   10a12:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
   10a14:	0020      	movs	r0, r4
   10a16:	4ba8      	ldr	r3, [pc, #672]	; (10cb8 <main+0x3e0>)
   10a18:	4798      	blx	r3
   10a1a:	231f      	movs	r3, #31
   10a1c:	4018      	ands	r0, r3
   10a1e:	4086      	lsls	r6, r0
   10a20:	4ba6      	ldr	r3, [pc, #664]	; (10cbc <main+0x3e4>)
   10a22:	601e      	str	r6, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
   10a24:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
   10a26:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
   10a28:	2b00      	cmp	r3, #0
   10a2a:	d1fc      	bne.n	10a26 <main+0x14e>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
   10a2c:	6823      	ldr	r3, [r4, #0]
   10a2e:	2202      	movs	r2, #2
   10a30:	4313      	orrs	r3, r2
   10a32:	6023      	str	r3, [r4, #0]
		at25dfx_spi_module_t *const spi_module,
		const struct at25dfx_chip_config *const config)
{
	struct port_config port_config;

	module->type = config->type;
   10a34:	4cac      	ldr	r4, [pc, #688]	; (10ce8 <main+0x410>)
   10a36:	2304      	movs	r3, #4
   10a38:	7123      	strb	r3, [r4, #4]
	module->cs_pin = config->cs_pin;
   10a3a:	3303      	adds	r3, #3
   10a3c:	7163      	strb	r3, [r4, #5]
	module->spi = spi_module;
   10a3e:	4ba7      	ldr	r3, [pc, #668]	; (10cdc <main+0x404>)
   10a40:	6023      	str	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
   10a42:	a904      	add	r1, sp, #16
   10a44:	2301      	movs	r3, #1
   10a46:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
   10a48:	2200      	movs	r2, #0
   10a4a:	708a      	strb	r2, [r1, #2]

	// Configure CS pin as output, high
	port_get_config_defaults(&port_config);
	port_config.direction = PORT_PIN_DIR_OUTPUT;
   10a4c:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(module->cs_pin, &port_config);
   10a4e:	2007      	movs	r0, #7
   10a50:	4ba6      	ldr	r3, [pc, #664]	; (10cec <main+0x414>)
   10a52:	4798      	blx	r3
	port_pin_set_output_level(module->cs_pin, true);
   10a54:	7962      	ldrb	r2, [r4, #5]
	if (port_index < PORT_INST_NUM) {
   10a56:	09d1      	lsrs	r1, r2, #7
		return NULL;
   10a58:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
   10a5a:	2900      	cmp	r1, #0
   10a5c:	d104      	bne.n	10a68 <main+0x190>
		return &(ports[port_index]->Group[group_index]);
   10a5e:	0953      	lsrs	r3, r2, #5
   10a60:	01db      	lsls	r3, r3, #7
   10a62:	49a3      	ldr	r1, [pc, #652]	; (10cf0 <main+0x418>)
   10a64:	468c      	mov	ip, r1
   10a66:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
   10a68:	211f      	movs	r1, #31
   10a6a:	4011      	ands	r1, r2
   10a6c:	2201      	movs	r2, #1
   10a6e:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
   10a70:	619a      	str	r2, [r3, #24]
	sw_timer_get_config_defaults(&swt_conf);
   10a72:	ac14      	add	r4, sp, #80	; 0x50
   10a74:	0020      	movs	r0, r4
   10a76:	4b9f      	ldr	r3, [pc, #636]	; (10cf4 <main+0x41c>)
   10a78:	4798      	blx	r3
	sw_timer_init(&swt_module_inst_mqtt, &swt_conf);
   10a7a:	4d9f      	ldr	r5, [pc, #636]	; (10cf8 <main+0x420>)
   10a7c:	0021      	movs	r1, r4
   10a7e:	0028      	movs	r0, r5
   10a80:	4b9e      	ldr	r3, [pc, #632]	; (10cfc <main+0x424>)
   10a82:	4798      	blx	r3
	sw_timer_enable(&swt_module_inst_mqtt);
   10a84:	0028      	movs	r0, r5
   10a86:	4b9e      	ldr	r3, [pc, #632]	; (10d00 <main+0x428>)
   10a88:	4798      	blx	r3
	configure_console();
	configure_nvm();
	configure_spi_flash();
	configure_timer();
	configure_i2c();
   10a8a:	4b9e      	ldr	r3, [pc, #632]	; (10d04 <main+0x42c>)
   10a8c:	4798      	blx	r3
	mqtt_get_config_defaults(&mqtt_conf);
   10a8e:	0020      	movs	r0, r4
   10a90:	4b9d      	ldr	r3, [pc, #628]	; (10d08 <main+0x430>)
   10a92:	4798      	blx	r3
	mqtt_conf.timer_inst = &swt_module_inst_mqtt;
   10a94:	6065      	str	r5, [r4, #4]
	mqtt_conf.recv_buffer = mqtt_buffer;
   10a96:	4b9d      	ldr	r3, [pc, #628]	; (10d0c <main+0x434>)
   10a98:	60e3      	str	r3, [r4, #12]
	mqtt_conf.recv_buffer_size = MAIN_MQTT_BUFFER_SIZE;
   10a9a:	2380      	movs	r3, #128	; 0x80
   10a9c:	6123      	str	r3, [r4, #16]
    mqtt_conf.port = MQTT_PORT;
   10a9e:	4b9c      	ldr	r3, [pc, #624]	; (10d10 <main+0x438>)
   10aa0:	8023      	strh	r3, [r4, #0]
	result = mqtt_init(&mqtt_inst, &mqtt_conf);
   10aa2:	0021      	movs	r1, r4
   10aa4:	489b      	ldr	r0, [pc, #620]	; (10d14 <main+0x43c>)
   10aa6:	4b9c      	ldr	r3, [pc, #624]	; (10d18 <main+0x440>)
   10aa8:	4798      	blx	r3
   10aaa:	1e01      	subs	r1, r0, #0
	if (result < 0) {
   10aac:	db27      	blt.n	10afe <main+0x226>
	result = mqtt_register_callback(&mqtt_inst, mqtt_callback);
   10aae:	499b      	ldr	r1, [pc, #620]	; (10d1c <main+0x444>)
   10ab0:	4898      	ldr	r0, [pc, #608]	; (10d14 <main+0x43c>)
   10ab2:	4b9b      	ldr	r3, [pc, #620]	; (10d20 <main+0x448>)
   10ab4:	4798      	blx	r3
   10ab6:	1e01      	subs	r1, r0, #0
	if (result < 0) {
   10ab8:	db25      	blt.n	10b06 <main+0x22e>
	configure_mqtt();
	nm_bsp_init();
   10aba:	4b9a      	ldr	r3, [pc, #616]	; (10d24 <main+0x44c>)
   10abc:	4798      	blx	r3
	printf("User : %s\r\n", mqtt_user);
   10abe:	4d9a      	ldr	r5, [pc, #616]	; (10d28 <main+0x450>)
   10ac0:	0029      	movs	r1, r5
   10ac2:	489a      	ldr	r0, [pc, #616]	; (10d2c <main+0x454>)
   10ac4:	4c9a      	ldr	r4, [pc, #616]	; (10d30 <main+0x458>)
   10ac6:	47a0      	blx	r4
	printf("Password : %s\r\n", mqtt_user);
   10ac8:	0029      	movs	r1, r5
   10aca:	489a      	ldr	r0, [pc, #616]	; (10d34 <main+0x45c>)
   10acc:	47a0      	blx	r4
	sprintf(topic, "%s", MAIN_CHAT_TOPIC);
   10ace:	a914      	add	r1, sp, #80	; 0x50
   10ad0:	4b99      	ldr	r3, [pc, #612]	; (10d38 <main+0x460>)
   10ad2:	681a      	ldr	r2, [r3, #0]
   10ad4:	9214      	str	r2, [sp, #80]	; 0x50
   10ad6:	791b      	ldrb	r3, [r3, #4]
   10ad8:	710b      	strb	r3, [r1, #4]
	printf("Topic : %s\r\n", topic);
   10ada:	4898      	ldr	r0, [pc, #608]	; (10d3c <main+0x464>)
   10adc:	47a0      	blx	r4

	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
   10ade:	2218      	movs	r2, #24
   10ae0:	2100      	movs	r1, #0
   10ae2:	a826      	add	r0, sp, #152	; 0x98
   10ae4:	4b78      	ldr	r3, [pc, #480]	; (10cc8 <main+0x3f0>)
   10ae6:	4798      	blx	r3

	/* Initialize Wi-Fi driver with data and status callbacks. */
	param.pfAppWifiCb = wifi_callback; /* Set Wi-Fi event callback. */
   10ae8:	4b95      	ldr	r3, [pc, #596]	; (10d40 <main+0x468>)
   10aea:	9326      	str	r3, [sp, #152]	; 0x98
	ret = m2m_wifi_init(&param);
   10aec:	a826      	add	r0, sp, #152	; 0x98
   10aee:	4b95      	ldr	r3, [pc, #596]	; (10d44 <main+0x46c>)
   10af0:	4798      	blx	r3
   10af2:	1e01      	subs	r1, r0, #0
	if (M2M_SUCCESS != ret) {
   10af4:	d00b      	beq.n	10b0e <main+0x236>
		printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
   10af6:	4894      	ldr	r0, [pc, #592]	; (10d48 <main+0x470>)
   10af8:	4b8d      	ldr	r3, [pc, #564]	; (10d30 <main+0x458>)
   10afa:	4798      	blx	r3
   10afc:	e7fe      	b.n	10afc <main+0x224>
		printf("MQTT initialization failed. Error code is (%d)\r\n", result);
   10afe:	4893      	ldr	r0, [pc, #588]	; (10d4c <main+0x474>)
   10b00:	4b8b      	ldr	r3, [pc, #556]	; (10d30 <main+0x458>)
   10b02:	4798      	blx	r3
   10b04:	e7fe      	b.n	10b04 <main+0x22c>
		printf("MQTT register callback failed. Error code is (%d)\r\n", result);
   10b06:	4892      	ldr	r0, [pc, #584]	; (10d50 <main+0x478>)
   10b08:	4b89      	ldr	r3, [pc, #548]	; (10d30 <main+0x458>)
   10b0a:	4798      	blx	r3
   10b0c:	e7fe      	b.n	10b0c <main+0x234>
		while (1) { /* Loop forever. */
		}
	}

	/* Initialize socket interface. */
	socketInit();
   10b0e:	4b91      	ldr	r3, [pc, #580]	; (10d54 <main+0x47c>)
   10b10:	4798      	blx	r3
	registerSocketCallback(socket_event_handler, socket_resolve_handler);
   10b12:	4991      	ldr	r1, [pc, #580]	; (10d58 <main+0x480>)
   10b14:	4891      	ldr	r0, [pc, #580]	; (10d5c <main+0x484>)
   10b16:	4b92      	ldr	r3, [pc, #584]	; (10d60 <main+0x488>)
   10b18:	4798      	blx	r3

	/* Connect to router. */
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
   10b1a:	23ff      	movs	r3, #255	; 0xff
   10b1c:	9300      	str	r3, [sp, #0]
   10b1e:	4b91      	ldr	r3, [pc, #580]	; (10d64 <main+0x48c>)
   10b20:	2202      	movs	r2, #2
   10b22:	210b      	movs	r1, #11
   10b24:	4890      	ldr	r0, [pc, #576]	; (10d68 <main+0x490>)
   10b26:	4c91      	ldr	r4, [pc, #580]	; (10d6c <main+0x494>)
   10b28:	47a0      	blx	r4
	MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
	/* ~~~~~~~~~~~~~End MQTT init~~~~~~~~~~~~~~ */
	
	write_firmware = false; 
   10b2a:	2000      	movs	r0, #0
   10b2c:	4b90      	ldr	r3, [pc, #576]	; (10d70 <main+0x498>)
   10b2e:	7018      	strb	r0, [r3, #0]
	uint32_t delay = 600000;
	while (1) {

		/* Handle pending events from network controller. */
		sint8 wifiStatus = m2m_wifi_handle_events(NULL);
   10b30:	4b90      	ldr	r3, [pc, #576]	; (10d74 <main+0x49c>)
   10b32:	4798      	blx	r3

		/* Checks the timer timeout. */
		sw_timer_task(&swt_module_inst_mqtt);
   10b34:	4870      	ldr	r0, [pc, #448]	; (10cf8 <main+0x420>)
   10b36:	4b90      	ldr	r3, [pc, #576]	; (10d78 <main+0x4a0>)
   10b38:	4798      	blx	r3
		
		// push sensor levels
		if(!(delay--) )
   10b3a:	4c90      	ldr	r4, [pc, #576]	; (10d7c <main+0x4a4>)
   10b3c:	e06c      	b.n	10c18 <main+0x340>
		{
			read_sensors();
   10b3e:	4b90      	ldr	r3, [pc, #576]	; (10d80 <main+0x4a8>)
   10b40:	4798      	blx	r3
			int32_t t1 = (avg[0]*160)/65535 -40;
   10b42:	4c90      	ldr	r4, [pc, #576]	; (10d84 <main+0x4ac>)
   10b44:	6823      	ldr	r3, [r4, #0]
   10b46:	0098      	lsls	r0, r3, #2
   10b48:	18c0      	adds	r0, r0, r3
   10b4a:	0140      	lsls	r0, r0, #5
   10b4c:	4b8e      	ldr	r3, [pc, #568]	; (10d88 <main+0x4b0>)
   10b4e:	469a      	mov	sl, r3
   10b50:	498e      	ldr	r1, [pc, #568]	; (10d8c <main+0x4b4>)
   10b52:	4798      	blx	r3
   10b54:	0002      	movs	r2, r0
   10b56:	3a28      	subs	r2, #40	; 0x28
			sprintf(pub_text, "%d",t1);
   10b58:	498d      	ldr	r1, [pc, #564]	; (10d90 <main+0x4b8>)
   10b5a:	488e      	ldr	r0, [pc, #568]	; (10d94 <main+0x4bc>)
   10b5c:	4b8e      	ldr	r3, [pc, #568]	; (10d98 <main+0x4c0>)
   10b5e:	4699      	mov	r9, r3
   10b60:	4798      	blx	r3
			mqtt_publish(&mqtt_inst, SENSOR_TOPIC, pub_text, strlen(pub_text), 2, 0);
   10b62:	488c      	ldr	r0, [pc, #560]	; (10d94 <main+0x4bc>)
   10b64:	4b8d      	ldr	r3, [pc, #564]	; (10d9c <main+0x4c4>)
   10b66:	4698      	mov	r8, r3
   10b68:	4798      	blx	r3
   10b6a:	0003      	movs	r3, r0
   10b6c:	2700      	movs	r7, #0
   10b6e:	9701      	str	r7, [sp, #4]
   10b70:	2602      	movs	r6, #2
   10b72:	9600      	str	r6, [sp, #0]
   10b74:	4a87      	ldr	r2, [pc, #540]	; (10d94 <main+0x4bc>)
   10b76:	498a      	ldr	r1, [pc, #552]	; (10da0 <main+0x4c8>)
   10b78:	4866      	ldr	r0, [pc, #408]	; (10d14 <main+0x43c>)
   10b7a:	4d8a      	ldr	r5, [pc, #552]	; (10da4 <main+0x4cc>)
   10b7c:	47a8      	blx	r5
			uint32_t t2 = (avg[1]*100)/65535 ;
   10b7e:	6860      	ldr	r0, [r4, #4]
   10b80:	2364      	movs	r3, #100	; 0x64
   10b82:	4358      	muls	r0, r3
   10b84:	4981      	ldr	r1, [pc, #516]	; (10d8c <main+0x4b4>)
   10b86:	47d0      	blx	sl
   10b88:	0002      	movs	r2, r0
			sprintf(pub_text, "%d", t2);
   10b8a:	4981      	ldr	r1, [pc, #516]	; (10d90 <main+0x4b8>)
   10b8c:	4881      	ldr	r0, [pc, #516]	; (10d94 <main+0x4bc>)
   10b8e:	47c8      	blx	r9
			mqtt_publish(&mqtt_inst, H_SENSOR_TOPIC, pub_text, strlen(pub_text), 2, 0);
   10b90:	4880      	ldr	r0, [pc, #512]	; (10d94 <main+0x4bc>)
   10b92:	47c0      	blx	r8
   10b94:	0003      	movs	r3, r0
   10b96:	9701      	str	r7, [sp, #4]
   10b98:	9600      	str	r6, [sp, #0]
   10b9a:	4a7e      	ldr	r2, [pc, #504]	; (10d94 <main+0x4bc>)
   10b9c:	4982      	ldr	r1, [pc, #520]	; (10da8 <main+0x4d0>)
   10b9e:	485d      	ldr	r0, [pc, #372]	; (10d14 <main+0x43c>)
   10ba0:	47a8      	blx	r5
			delay = 600000;
   10ba2:	4c82      	ldr	r4, [pc, #520]	; (10dac <main+0x4d4>)
   10ba4:	e038      	b.n	10c18 <main+0x340>
		}
		
		// respond to heartbeat messages
		if(heartbeat)
		{
			sprintf(pub_text, "%s", "OK");
   10ba6:	4b82      	ldr	r3, [pc, #520]	; (10db0 <main+0x4d8>)
   10ba8:	881a      	ldrh	r2, [r3, #0]
   10baa:	497a      	ldr	r1, [pc, #488]	; (10d94 <main+0x4bc>)
   10bac:	800a      	strh	r2, [r1, #0]
   10bae:	789b      	ldrb	r3, [r3, #2]
   10bb0:	000a      	movs	r2, r1
   10bb2:	708b      	strb	r3, [r1, #2]
			mqtt_publish(&mqtt_inst, PINGRESP_TOPIC, pub_text, strlen("OK"), 2, 0);
   10bb4:	2500      	movs	r5, #0
   10bb6:	9501      	str	r5, [sp, #4]
   10bb8:	2302      	movs	r3, #2
   10bba:	9300      	str	r3, [sp, #0]
   10bbc:	497d      	ldr	r1, [pc, #500]	; (10db4 <main+0x4dc>)
   10bbe:	4855      	ldr	r0, [pc, #340]	; (10d14 <main+0x43c>)
   10bc0:	4e78      	ldr	r6, [pc, #480]	; (10da4 <main+0x4cc>)
   10bc2:	47b0      	blx	r6
			heartbeat=false;
   10bc4:	4b7c      	ldr	r3, [pc, #496]	; (10db8 <main+0x4e0>)
   10bc6:	701d      	strb	r5, [r3, #0]
   10bc8:	e02a      	b.n	10c20 <main+0x348>
			{
				sprintf(pub_text, "%s", "OK");
			}			
			else
			{
				sprintf(pub_text, "%s", "KO");
   10bca:	4b72      	ldr	r3, [pc, #456]	; (10d94 <main+0x4bc>)
   10bcc:	4a7b      	ldr	r2, [pc, #492]	; (10dbc <main+0x4e4>)
   10bce:	8811      	ldrh	r1, [r2, #0]
   10bd0:	8019      	strh	r1, [r3, #0]
   10bd2:	7892      	ldrb	r2, [r2, #2]
   10bd4:	709a      	strb	r2, [r3, #2]
			}
			
			mqtt_publish(&mqtt_inst, SENSOR_HEALTH, pub_text, strlen("OK"), 2, 0);
   10bd6:	2500      	movs	r5, #0
   10bd8:	9501      	str	r5, [sp, #4]
   10bda:	2302      	movs	r3, #2
   10bdc:	9300      	str	r3, [sp, #0]
   10bde:	4a6d      	ldr	r2, [pc, #436]	; (10d94 <main+0x4bc>)
   10be0:	4977      	ldr	r1, [pc, #476]	; (10dc0 <main+0x4e8>)
   10be2:	484c      	ldr	r0, [pc, #304]	; (10d14 <main+0x43c>)
   10be4:	4e6f      	ldr	r6, [pc, #444]	; (10da4 <main+0x4cc>)
   10be6:	47b0      	blx	r6
			sample = false;
   10be8:	4b76      	ldr	r3, [pc, #472]	; (10dc4 <main+0x4ec>)
   10bea:	701d      	strb	r5, [r3, #0]
			sensor_watchdog--;
   10bec:	4a76      	ldr	r2, [pc, #472]	; (10dc8 <main+0x4f0>)
   10bee:	6813      	ldr	r3, [r2, #0]
   10bf0:	3b01      	subs	r3, #1
   10bf2:	6013      	str	r3, [r2, #0]
		}
		// reply with version number
		if(reply_firmware_ver)
   10bf4:	4b75      	ldr	r3, [pc, #468]	; (10dcc <main+0x4f4>)
   10bf6:	781b      	ldrb	r3, [r3, #0]
   10bf8:	2b00      	cmp	r3, #0
   10bfa:	d120      	bne.n	10c3e <main+0x366>
			}
			
			reply_firmware_ver=false;
		}
		// firmware upgrade
		if (write_firmware) 
   10bfc:	4b5c      	ldr	r3, [pc, #368]	; (10d70 <main+0x498>)
   10bfe:	781b      	ldrb	r3, [r3, #0]
   10c00:	2b00      	cmp	r3, #0
   10c02:	d000      	beq.n	10c06 <main+0x32e>
   10c04:	e0fc      	b.n	10e00 <main+0x528>
		sint8 wifiStatus = m2m_wifi_handle_events(NULL);
   10c06:	2000      	movs	r0, #0
   10c08:	4b5a      	ldr	r3, [pc, #360]	; (10d74 <main+0x49c>)
   10c0a:	4798      	blx	r3
		sw_timer_task(&swt_module_inst_mqtt);
   10c0c:	483a      	ldr	r0, [pc, #232]	; (10cf8 <main+0x420>)
   10c0e:	4b5a      	ldr	r3, [pc, #360]	; (10d78 <main+0x4a0>)
   10c10:	4798      	blx	r3
		if(!(delay--) )
   10c12:	2c00      	cmp	r4, #0
   10c14:	d093      	beq.n	10b3e <main+0x266>
   10c16:	3c01      	subs	r4, #1
		if(heartbeat)
   10c18:	4b67      	ldr	r3, [pc, #412]	; (10db8 <main+0x4e0>)
   10c1a:	781b      	ldrb	r3, [r3, #0]
   10c1c:	2b00      	cmp	r3, #0
   10c1e:	d1c2      	bne.n	10ba6 <main+0x2ce>
		if (sample==true)
   10c20:	4b68      	ldr	r3, [pc, #416]	; (10dc4 <main+0x4ec>)
   10c22:	781b      	ldrb	r3, [r3, #0]
   10c24:	2b00      	cmp	r3, #0
   10c26:	d0e5      	beq.n	10bf4 <main+0x31c>
			if(sensor_watchdog > 0)
   10c28:	4b67      	ldr	r3, [pc, #412]	; (10dc8 <main+0x4f0>)
   10c2a:	681b      	ldr	r3, [r3, #0]
   10c2c:	2b00      	cmp	r3, #0
   10c2e:	ddcc      	ble.n	10bca <main+0x2f2>
				sprintf(pub_text, "%s", "OK");
   10c30:	4b58      	ldr	r3, [pc, #352]	; (10d94 <main+0x4bc>)
   10c32:	4a5f      	ldr	r2, [pc, #380]	; (10db0 <main+0x4d8>)
   10c34:	8811      	ldrh	r1, [r2, #0]
   10c36:	8019      	strh	r1, [r3, #0]
   10c38:	7892      	ldrb	r2, [r2, #2]
   10c3a:	709a      	strb	r2, [r3, #2]
   10c3c:	e7cb      	b.n	10bd6 <main+0x2fe>
			Firmware_Status_t fwstat = getFWStat();
   10c3e:	a804      	add	r0, sp, #16
   10c40:	4b63      	ldr	r3, [pc, #396]	; (10dd0 <main+0x4f8>)
   10c42:	4798      	blx	r3
			if( *(uint32_t*)fwstat.signature== 0xa2d59615)
   10c44:	4b63      	ldr	r3, [pc, #396]	; (10dd4 <main+0x4fc>)
   10c46:	9a04      	ldr	r2, [sp, #16]
   10c48:	429a      	cmp	r2, r3
   10c4a:	d100      	bne.n	10c4e <main+0x376>
   10c4c:	e0c8      	b.n	10de0 <main+0x508>
				sprintf(pub_text, "%s", FIRMWARE_VERSION);
   10c4e:	4a51      	ldr	r2, [pc, #324]	; (10d94 <main+0x4bc>)
   10c50:	4b61      	ldr	r3, [pc, #388]	; (10dd8 <main+0x500>)
   10c52:	6819      	ldr	r1, [r3, #0]
   10c54:	6011      	str	r1, [r2, #0]
   10c56:	889b      	ldrh	r3, [r3, #4]
   10c58:	8093      	strh	r3, [r2, #4]
				mqtt_publish(&mqtt_inst, VERSIONREADOUT_TOPIC, pub_text, strlen(FIRMWARE_VERSION), 2, 0);
   10c5a:	2300      	movs	r3, #0
   10c5c:	9301      	str	r3, [sp, #4]
   10c5e:	3302      	adds	r3, #2
   10c60:	9300      	str	r3, [sp, #0]
   10c62:	3303      	adds	r3, #3
   10c64:	495d      	ldr	r1, [pc, #372]	; (10ddc <main+0x504>)
   10c66:	482b      	ldr	r0, [pc, #172]	; (10d14 <main+0x43c>)
   10c68:	4d4e      	ldr	r5, [pc, #312]	; (10da4 <main+0x4cc>)
   10c6a:	47a8      	blx	r5
			reply_firmware_ver=false;
   10c6c:	2200      	movs	r2, #0
   10c6e:	4b57      	ldr	r3, [pc, #348]	; (10dcc <main+0x4f4>)
   10c70:	701a      	strb	r2, [r3, #0]
   10c72:	e7c3      	b.n	10bfc <main+0x324>
   10c74:	0000fdc5 	.word	0x0000fdc5
   10c78:	20000298 	.word	0x20000298
   10c7c:	20000002 	.word	0x20000002
   10c80:	000103b1 	.word	0x000103b1
   10c84:	0000e11d 	.word	0x0000e11d
   10c88:	00110003 	.word	0x00110003
   10c8c:	00140003 	.word	0x00140003
   10c90:	20000604 	.word	0x20000604
   10c94:	20000600 	.word	0x20000600
   10c98:	0001003d 	.word	0x0001003d
   10c9c:	200005fc 	.word	0x200005fc
   10ca0:	00010011 	.word	0x00010011
   10ca4:	200005f8 	.word	0x200005f8
   10ca8:	42001400 	.word	0x42001400
   10cac:	0000f0e1 	.word	0x0000f0e1
   10cb0:	20000024 	.word	0x20000024
   10cb4:	00013eb5 	.word	0x00013eb5
   10cb8:	0000e7f9 	.word	0x0000e7f9
   10cbc:	e000e100 	.word	0xe000e100
   10cc0:	41004000 	.word	0x41004000
   10cc4:	0000e189 	.word	0x0000e189
   10cc8:	00013bff 	.word	0x00013bff
   10ccc:	0001d4c0 	.word	0x0001d4c0
   10cd0:	00100002 	.word	0x00100002
   10cd4:	00120002 	.word	0x00120002
   10cd8:	00130002 	.word	0x00130002
   10cdc:	20001010 	.word	0x20001010
   10ce0:	42000c00 	.word	0x42000c00
   10ce4:	0000e889 	.word	0x0000e889
   10ce8:	20000e94 	.word	0x20000e94
   10cec:	0000e421 	.word	0x0000e421
   10cf0:	41004400 	.word	0x41004400
   10cf4:	0000d475 	.word	0x0000d475
   10cf8:	2000063c 	.word	0x2000063c
   10cfc:	0000d481 	.word	0x0000d481
   10d00:	0000d52d 	.word	0x0000d52d
   10d04:	000106d1 	.word	0x000106d1
   10d08:	0001118d 	.word	0x0001118d
   10d0c:	200002d4 	.word	0x200002d4
   10d10:	00004788 	.word	0x00004788
   10d14:	20000354 	.word	0x20000354
   10d18:	000111b1 	.word	0x000111b1
   10d1c:	00010055 	.word	0x00010055
   10d20:	00011281 	.word	0x00011281
   10d24:	0000816d 	.word	0x0000816d
   10d28:	20000018 	.word	0x20000018
   10d2c:	00016708 	.word	0x00016708
   10d30:	00013d61 	.word	0x00013d61
   10d34:	00016714 	.word	0x00016714
   10d38:	00016724 	.word	0x00016724
   10d3c:	0001672c 	.word	0x0001672c
   10d40:	0000ff79 	.word	0x0000ff79
   10d44:	000090cd 	.word	0x000090cd
   10d48:	0001673c 	.word	0x0001673c
   10d4c:	000166a0 	.word	0x000166a0
   10d50:	000166d4 	.word	0x000166d4
   10d54:	0000ad15 	.word	0x0000ad15
   10d58:	0000ff61 	.word	0x0000ff61
   10d5c:	0000ff6d 	.word	0x0000ff6d
   10d60:	0000ad95 	.word	0x0000ad95
   10d64:	00016c28 	.word	0x00016c28
   10d68:	00016c34 	.word	0x00016c34
   10d6c:	000094b9 	.word	0x000094b9
   10d70:	20000438 	.word	0x20000438
   10d74:	0000921d 	.word	0x0000921d
   10d78:	0000d5c5 	.word	0x0000d5c5
   10d7c:	000927bf 	.word	0x000927bf
   10d80:	000107a1 	.word	0x000107a1
   10d84:	20000290 	.word	0x20000290
   10d88:	00011f45 	.word	0x00011f45
   10d8c:	0000ffff 	.word	0x0000ffff
   10d90:	00016764 	.word	0x00016764
   10d94:	200003c8 	.word	0x200003c8
   10d98:	00014021 	.word	0x00014021
   10d9c:	000140c3 	.word	0x000140c3
   10da0:	000169d8 	.word	0x000169d8
   10da4:	000116a9 	.word	0x000116a9
   10da8:	000169d0 	.word	0x000169d0
   10dac:	000927c0 	.word	0x000927c0
   10db0:	00016768 	.word	0x00016768
   10db4:	000169c4 	.word	0x000169c4
   10db8:	200002c4 	.word	0x200002c4
   10dbc:	0001676c 	.word	0x0001676c
   10dc0:	000169f0 	.word	0x000169f0
   10dc4:	2000040d 	.word	0x2000040d
   10dc8:	20000020 	.word	0x20000020
   10dcc:	2000040c 	.word	0x2000040c
   10dd0:	00010295 	.word	0x00010295
   10dd4:	a2d59615 	.word	0xa2d59615
   10dd8:	00016788 	.word	0x00016788
   10ddc:	00016778 	.word	0x00016778
					sprintf(pub_text, "%s", "2.0.0");
   10de0:	4a86      	ldr	r2, [pc, #536]	; (10ffc <main+0x724>)
   10de2:	4b87      	ldr	r3, [pc, #540]	; (11000 <main+0x728>)
   10de4:	6819      	ldr	r1, [r3, #0]
   10de6:	6011      	str	r1, [r2, #0]
   10de8:	889b      	ldrh	r3, [r3, #4]
   10dea:	8093      	strh	r3, [r2, #4]
					mqtt_publish(&mqtt_inst, VERSIONREADOUT_TOPIC, pub_text, strlen(FIRMWARE_VERSION), 2, 0);
   10dec:	2300      	movs	r3, #0
   10dee:	9301      	str	r3, [sp, #4]
   10df0:	3302      	adds	r3, #2
   10df2:	9300      	str	r3, [sp, #0]
   10df4:	3303      	adds	r3, #3
   10df6:	4983      	ldr	r1, [pc, #524]	; (11004 <main+0x72c>)
   10df8:	4883      	ldr	r0, [pc, #524]	; (11008 <main+0x730>)
   10dfa:	4d84      	ldr	r5, [pc, #528]	; (1100c <main+0x734>)
   10dfc:	47a8      	blx	r5
   10dfe:	e735      	b.n	10c6c <main+0x394>
		{
			socketDeinit();
   10e00:	4b83      	ldr	r3, [pc, #524]	; (11010 <main+0x738>)
   10e02:	4798      	blx	r3
			mqtt_deinit(&mqtt_inst);
   10e04:	4880      	ldr	r0, [pc, #512]	; (11008 <main+0x730>)
   10e06:	4b83      	ldr	r3, [pc, #524]	; (11014 <main+0x73c>)
   10e08:	4798      	blx	r3
			ret = m2m_wifi_deinit(&param);
   10e0a:	a826      	add	r0, sp, #152	; 0x98
   10e0c:	4b82      	ldr	r3, [pc, #520]	; (11018 <main+0x740>)
   10e0e:	4798      	blx	r3
   10e10:	1e01      	subs	r1, r0, #0
			if (M2M_SUCCESS != ret) 
   10e12:	d003      	beq.n	10e1c <main+0x544>
			{
				printf("main: m2m_wifi_deinit call error!(%d)\r\n", ret);
   10e14:	4881      	ldr	r0, [pc, #516]	; (1101c <main+0x744>)
   10e16:	4b82      	ldr	r3, [pc, #520]	; (11020 <main+0x748>)
   10e18:	4798      	blx	r3
   10e1a:	e7fe      	b.n	10e1a <main+0x542>
	http_client_get_config_defaults(&httpc_conf);
   10e1c:	a804      	add	r0, sp, #16
   10e1e:	4b81      	ldr	r3, [pc, #516]	; (11024 <main+0x74c>)
   10e20:	4798      	blx	r3
	httpc_conf.recv_buffer_size = MAIN_BUFFER_MAX_SIZE;
   10e22:	2380      	movs	r3, #128	; 0x80
   10e24:	00db      	lsls	r3, r3, #3
   10e26:	9308      	str	r3, [sp, #32]
	httpc_conf.timer_inst = &swt_module_inst;
   10e28:	4b7f      	ldr	r3, [pc, #508]	; (11028 <main+0x750>)
   10e2a:	9305      	str	r3, [sp, #20]
	ret = http_client_init(&http_client_module_inst, &httpc_conf);
   10e2c:	a904      	add	r1, sp, #16
   10e2e:	487f      	ldr	r0, [pc, #508]	; (1102c <main+0x754>)
   10e30:	4b7f      	ldr	r3, [pc, #508]	; (11030 <main+0x758>)
   10e32:	4798      	blx	r3
   10e34:	1e01      	subs	r1, r0, #0
	if (ret < 0) {
   10e36:	da03      	bge.n	10e40 <main+0x568>
		printf("configure_http_client: HTTP client initialization failed! (res %d)\r\n", ret);
   10e38:	487e      	ldr	r0, [pc, #504]	; (11034 <main+0x75c>)
   10e3a:	4b79      	ldr	r3, [pc, #484]	; (11020 <main+0x748>)
   10e3c:	4798      	blx	r3
   10e3e:	e7fe      	b.n	10e3e <main+0x566>
		http_client_register_callback(&http_client_module_inst, http_client_callback);
   10e40:	497d      	ldr	r1, [pc, #500]	; (11038 <main+0x760>)
   10e42:	487a      	ldr	r0, [pc, #488]	; (1102c <main+0x754>)
   10e44:	4b7d      	ldr	r3, [pc, #500]	; (1103c <main+0x764>)
   10e46:	4798      	blx	r3
			/* ~~~~~~~~~~~~~~~~Begin HTTP client init~~~~~~~~~~~~~~~~~~*/
			configure_http_client();
			
			//memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
			
			param.pfAppWifiCb = wifi_cb;
   10e48:	4b7d      	ldr	r3, [pc, #500]	; (11040 <main+0x768>)
   10e4a:	9326      	str	r3, [sp, #152]	; 0x98
			
			ret = m2m_wifi_init(&param);
   10e4c:	a826      	add	r0, sp, #152	; 0x98
   10e4e:	4b7d      	ldr	r3, [pc, #500]	; (11044 <main+0x76c>)
   10e50:	4798      	blx	r3
   10e52:	1e01      	subs	r1, r0, #0
			if (M2M_SUCCESS != ret) {
   10e54:	d003      	beq.n	10e5e <main+0x586>
				printf("main: m2m_wifi_init call error! (res %d)\r\n", ret);
   10e56:	487c      	ldr	r0, [pc, #496]	; (11048 <main+0x770>)
   10e58:	4b71      	ldr	r3, [pc, #452]	; (11020 <main+0x748>)
   10e5a:	4798      	blx	r3
   10e5c:	e7fe      	b.n	10e5c <main+0x584>
				while (1) {
				}
			}
			socketInit();
   10e5e:	4b7b      	ldr	r3, [pc, #492]	; (1104c <main+0x774>)
   10e60:	4798      	blx	r3
			registerSocketCallback(socket_cb, resolve_cb);
   10e62:	497b      	ldr	r1, [pc, #492]	; (11050 <main+0x778>)
   10e64:	487b      	ldr	r0, [pc, #492]	; (11054 <main+0x77c>)
   10e66:	4b7c      	ldr	r3, [pc, #496]	; (11058 <main+0x780>)
   10e68:	4798      	blx	r3
			printf("Survived http client setup\r\n");
   10e6a:	487c      	ldr	r0, [pc, #496]	; (1105c <main+0x784>)
   10e6c:	4b7c      	ldr	r3, [pc, #496]	; (11060 <main+0x788>)
   10e6e:	4798      	blx	r3
			/* ~~~~~~~~~~~~~~~~End HTTP client init~~~~~~~~~~~~~~~~~~*/
			Firmware_Status_t fw_status = getFWStat();
   10e70:	ac02      	add	r4, sp, #8
   10e72:	0020      	movs	r0, r4
   10e74:	4b7b      	ldr	r3, [pc, #492]	; (11064 <main+0x78c>)
   10e76:	4798      	blx	r3
   10e78:	7923      	ldrb	r3, [r4, #4]
   10e7a:	4698      	mov	r8, r3
			if (fw_status.executing_image == 1) {
				fw_status.downloaded_image = 2;
			}
			else {
				fw_status.downloaded_image = 1;
   10e7c:	1e5d      	subs	r5, r3, #1
   10e7e:	426a      	negs	r2, r5
   10e80:	416a      	adcs	r2, r5
   10e82:	1c55      	adds	r5, r2, #1
			}
			printf("Executing image: %d, DL to: %d\r\n", fw_status.executing_image, fw_status.downloaded_image);
   10e84:	002a      	movs	r2, r5
   10e86:	4641      	mov	r1, r8
   10e88:	4877      	ldr	r0, [pc, #476]	; (11068 <main+0x790>)
   10e8a:	4b65      	ldr	r3, [pc, #404]	; (11020 <main+0x748>)
   10e8c:	4699      	mov	r9, r3
   10e8e:	4798      	blx	r3
			firstCRC=true;
   10e90:	2201      	movs	r2, #1
   10e92:	4b76      	ldr	r3, [pc, #472]	; (1106c <main+0x794>)
   10e94:	701a      	strb	r2, [r3, #0]
	flash_addr = 0x40000 * slot; //Starting addr on flash where downloaded file is stored
   10e96:	4e76      	ldr	r6, [pc, #472]	; (11070 <main+0x798>)
   10e98:	04ab      	lsls	r3, r5, #18
   10e9a:	6033      	str	r3, [r6, #0]
	at25dfx_chip_wake(&at25dfx_chip);
   10e9c:	4c75      	ldr	r4, [pc, #468]	; (11074 <main+0x79c>)
   10e9e:	0020      	movs	r0, r4
   10ea0:	4b75      	ldr	r3, [pc, #468]	; (11078 <main+0x7a0>)
   10ea2:	4798      	blx	r3
	if (at25dfx_chip_check_presence(&at25dfx_chip) != STATUS_OK) {
   10ea4:	0020      	movs	r0, r4
   10ea6:	4b75      	ldr	r3, [pc, #468]	; (1107c <main+0x7a4>)
   10ea8:	4798      	blx	r3
	at25dfx_chip_set_global_sector_protect(&at25dfx_chip, false);
   10eaa:	2100      	movs	r1, #0
   10eac:	0020      	movs	r0, r4
   10eae:	4b74      	ldr	r3, [pc, #464]	; (11080 <main+0x7a8>)
   10eb0:	4798      	blx	r3
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr, AT25DFX_BLOCK_SIZE_64KB);	// erase block
   10eb2:	2202      	movs	r2, #2
   10eb4:	6831      	ldr	r1, [r6, #0]
   10eb6:	0020      	movs	r0, r4
   10eb8:	4f72      	ldr	r7, [pc, #456]	; (11084 <main+0x7ac>)
   10eba:	47b8      	blx	r7
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr + 0x10000, AT25DFX_BLOCK_SIZE_64KB);
   10ebc:	6833      	ldr	r3, [r6, #0]
   10ebe:	2280      	movs	r2, #128	; 0x80
   10ec0:	0252      	lsls	r2, r2, #9
   10ec2:	4694      	mov	ip, r2
   10ec4:	4463      	add	r3, ip
   10ec6:	0019      	movs	r1, r3
   10ec8:	2202      	movs	r2, #2
   10eca:	0020      	movs	r0, r4
   10ecc:	47b8      	blx	r7
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr + 0x20000, AT25DFX_BLOCK_SIZE_64KB);
   10ece:	6833      	ldr	r3, [r6, #0]
   10ed0:	2280      	movs	r2, #128	; 0x80
   10ed2:	0292      	lsls	r2, r2, #10
   10ed4:	4694      	mov	ip, r2
   10ed6:	4463      	add	r3, ip
   10ed8:	0019      	movs	r1, r3
   10eda:	2202      	movs	r2, #2
   10edc:	0020      	movs	r0, r4
   10ede:	47b8      	blx	r7
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr + 0x30000, AT25DFX_BLOCK_SIZE_64KB);
   10ee0:	6831      	ldr	r1, [r6, #0]
   10ee2:	23c0      	movs	r3, #192	; 0xc0
   10ee4:	029b      	lsls	r3, r3, #10
   10ee6:	469c      	mov	ip, r3
   10ee8:	4461      	add	r1, ip
   10eea:	2202      	movs	r2, #2
   10eec:	0020      	movs	r0, r4
   10eee:	47b8      	blx	r7
	printf("download_firmware: connecting to WiFi AP %s...\r\n", (char *)MAIN_WLAN_SSID);
   10ef0:	4c65      	ldr	r4, [pc, #404]	; (11088 <main+0x7b0>)
   10ef2:	0021      	movs	r1, r4
   10ef4:	4865      	ldr	r0, [pc, #404]	; (1108c <main+0x7b4>)
   10ef6:	47c8      	blx	r9
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
   10ef8:	23ff      	movs	r3, #255	; 0xff
   10efa:	9300      	str	r3, [sp, #0]
   10efc:	4b64      	ldr	r3, [pc, #400]	; (11090 <main+0x7b8>)
   10efe:	2202      	movs	r2, #2
   10f00:	210b      	movs	r1, #11
   10f02:	0020      	movs	r0, r4
   10f04:	4c63      	ldr	r4, [pc, #396]	; (11094 <main+0x7bc>)
   10f06:	47a0      	blx	r4
	return ((down_state & mask) != 0);
   10f08:	4b63      	ldr	r3, [pc, #396]	; (11098 <main+0x7c0>)
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
   10f0a:	781a      	ldrb	r2, [r3, #0]
   10f0c:	2330      	movs	r3, #48	; 0x30
   10f0e:	421a      	tst	r2, r3
   10f10:	d10b      	bne.n	10f2a <main+0x652>
		m2m_wifi_handle_events(NULL);
   10f12:	4f62      	ldr	r7, [pc, #392]	; (1109c <main+0x7c4>)
		sw_timer_task(&swt_module_inst);
   10f14:	4e44      	ldr	r6, [pc, #272]	; (11028 <main+0x750>)
   10f16:	4c62      	ldr	r4, [pc, #392]	; (110a0 <main+0x7c8>)
		m2m_wifi_handle_events(NULL);
   10f18:	2000      	movs	r0, #0
   10f1a:	47b8      	blx	r7
		sw_timer_task(&swt_module_inst);
   10f1c:	0030      	movs	r0, r6
   10f1e:	47a0      	blx	r4
	return ((down_state & mask) != 0);
   10f20:	4b5d      	ldr	r3, [pc, #372]	; (11098 <main+0x7c0>)
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
   10f22:	781b      	ldrb	r3, [r3, #0]
   10f24:	2230      	movs	r2, #48	; 0x30
   10f26:	421a      	tst	r2, r3
   10f28:	d0f6      	beq.n	10f18 <main+0x640>
	printf("download_firmware: done.\r\n");
   10f2a:	485e      	ldr	r0, [pc, #376]	; (110a4 <main+0x7cc>)
   10f2c:	4b4c      	ldr	r3, [pc, #304]	; (11060 <main+0x788>)
   10f2e:	4798      	blx	r3
	printf("Calculated CRC: %x\r\n", (uint32_t)crcChecker);
   10f30:	4b5d      	ldr	r3, [pc, #372]	; (110a8 <main+0x7d0>)
   10f32:	6819      	ldr	r1, [r3, #0]
   10f34:	485d      	ldr	r0, [pc, #372]	; (110ac <main+0x7d4>)
   10f36:	4b3a      	ldr	r3, [pc, #232]	; (11020 <main+0x748>)
   10f38:	4798      	blx	r3
	down_state &= ~mask;
   10f3a:	4c57      	ldr	r4, [pc, #348]	; (11098 <main+0x7c0>)
   10f3c:	7823      	ldrb	r3, [r4, #0]
   10f3e:	223c      	movs	r2, #60	; 0x3c
   10f40:	4393      	bics	r3, r2
   10f42:	7023      	strb	r3, [r4, #0]
	download_CRC = true;
   10f44:	3a3b      	subs	r2, #59	; 0x3b
   10f46:	4b5a      	ldr	r3, [pc, #360]	; (110b0 <main+0x7d8>)
   10f48:	701a      	strb	r2, [r3, #0]
	start_download();
   10f4a:	4b5a      	ldr	r3, [pc, #360]	; (110b4 <main+0x7dc>)
   10f4c:	4798      	blx	r3
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
   10f4e:	7822      	ldrb	r2, [r4, #0]
   10f50:	2330      	movs	r3, #48	; 0x30
   10f52:	421a      	tst	r2, r3
   10f54:	d10b      	bne.n	10f6e <main+0x696>
		m2m_wifi_handle_events(NULL);
   10f56:	4f51      	ldr	r7, [pc, #324]	; (1109c <main+0x7c4>)
		sw_timer_task(&swt_module_inst);
   10f58:	4e33      	ldr	r6, [pc, #204]	; (11028 <main+0x750>)
   10f5a:	4c51      	ldr	r4, [pc, #324]	; (110a0 <main+0x7c8>)
		m2m_wifi_handle_events(NULL);
   10f5c:	2000      	movs	r0, #0
   10f5e:	47b8      	blx	r7
		sw_timer_task(&swt_module_inst);
   10f60:	0030      	movs	r0, r6
   10f62:	47a0      	blx	r4
	return ((down_state & mask) != 0);
   10f64:	4b4c      	ldr	r3, [pc, #304]	; (11098 <main+0x7c0>)
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
   10f66:	781b      	ldrb	r3, [r3, #0]
   10f68:	2230      	movs	r2, #48	; 0x30
   10f6a:	421a      	tst	r2, r3
   10f6c:	d0f6      	beq.n	10f5c <main+0x684>
	download_CRC = false;
   10f6e:	2200      	movs	r2, #0
   10f70:	4b4f      	ldr	r3, [pc, #316]	; (110b0 <main+0x7d8>)
   10f72:	701a      	strb	r2, [r3, #0]
			download_firmware(fw_status.downloaded_image);
			printf("\n\rMain: Done downloading firmware and CRC\n\r");
   10f74:	4850      	ldr	r0, [pc, #320]	; (110b8 <main+0x7e0>)
   10f76:	4b2a      	ldr	r3, [pc, #168]	; (11020 <main+0x748>)
   10f78:	4798      	blx	r3
			if (dlCRC == crcChecker){
   10f7a:	4b50      	ldr	r3, [pc, #320]	; (110bc <main+0x7e4>)
   10f7c:	681a      	ldr	r2, [r3, #0]
   10f7e:	4b4a      	ldr	r3, [pc, #296]	; (110a8 <main+0x7d0>)
   10f80:	681b      	ldr	r3, [r3, #0]
   10f82:	429a      	cmp	r2, r3
   10f84:	d136      	bne.n	10ff4 <main+0x71c>
				printf("\n\rMain: CRC MATCHED! starting firmware upgrade. \n\r");
   10f86:	484e      	ldr	r0, [pc, #312]	; (110c0 <main+0x7e8>)
   10f88:	4b25      	ldr	r3, [pc, #148]	; (11020 <main+0x748>)
   10f8a:	4798      	blx	r3
				*(uint32_t*)fw_status.signature = (uint32_t)crcChecker; //replace with checksum of downloaded image
   10f8c:	4b46      	ldr	r3, [pc, #280]	; (110a8 <main+0x7d0>)
   10f8e:	681e      	ldr	r6, [r3, #0]
   10f90:	0a32      	lsrs	r2, r6, #8
   10f92:	0c37      	lsrs	r7, r6, #16
   10f94:	b2f3      	uxtb	r3, r6
   10f96:	469a      	mov	sl, r3
   10f98:	b2d3      	uxtb	r3, r2
   10f9a:	4699      	mov	r9, r3
   10f9c:	b2ff      	uxtb	r7, r7
   10f9e:	0e36      	lsrs	r6, r6, #24
	uint8_t page_buffer[NVMCTRL_PAGE_SIZE]={0};
   10fa0:	ac04      	add	r4, sp, #16
   10fa2:	2240      	movs	r2, #64	; 0x40
   10fa4:	2100      	movs	r1, #0
   10fa6:	0020      	movs	r0, r4
   10fa8:	4b46      	ldr	r3, [pc, #280]	; (110c4 <main+0x7ec>)
   10faa:	4798      	blx	r3
	page_buffer[0] = thisFW.signature[0];
   10fac:	4653      	mov	r3, sl
   10fae:	7023      	strb	r3, [r4, #0]
	page_buffer[1] = thisFW.signature[1];
   10fb0:	464b      	mov	r3, r9
   10fb2:	7063      	strb	r3, [r4, #1]
	page_buffer[2] = thisFW.signature[2];
   10fb4:	70a7      	strb	r7, [r4, #2]
	page_buffer[3] = thisFW.signature[3];
   10fb6:	70e6      	strb	r6, [r4, #3]
	page_buffer[4] = thisFW.executing_image;
   10fb8:	4643      	mov	r3, r8
   10fba:	7123      	strb	r3, [r4, #4]
	page_buffer[5] = thisFW.downloaded_image;
   10fbc:	7165      	strb	r5, [r4, #5]
	page_buffer[6] = thisFW.writenew_image;
   10fbe:	2301      	movs	r3, #1
   10fc0:	71a3      	strb	r3, [r4, #6]
		error_code = nvm_erase_row(FW_STAT_ADDRESS);			// Erase FW stat row
   10fc2:	25fe      	movs	r5, #254	; 0xfe
   10fc4:	01ed      	lsls	r5, r5, #7
   10fc6:	4c40      	ldr	r4, [pc, #256]	; (110c8 <main+0x7f0>)
   10fc8:	0028      	movs	r0, r5
   10fca:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
   10fcc:	2805      	cmp	r0, #5
   10fce:	d0fb      	beq.n	10fc8 <main+0x6f0>
		error_code = nvm_write_buffer(FW_STAT_ADDRESS, page_buffer, NVMCTRL_PAGE_SIZE);	// Write buffer to FW_STAT page
   10fd0:	25fe      	movs	r5, #254	; 0xfe
   10fd2:	01ed      	lsls	r5, r5, #7
   10fd4:	2440      	movs	r4, #64	; 0x40
   10fd6:	0022      	movs	r2, r4
   10fd8:	a904      	add	r1, sp, #16
   10fda:	0028      	movs	r0, r5
   10fdc:	4b3b      	ldr	r3, [pc, #236]	; (110cc <main+0x7f4>)
   10fde:	4798      	blx	r3
	} while (error_code == STATUS_BUSY);
   10fe0:	2805      	cmp	r0, #5
   10fe2:	d0f8      	beq.n	10fd6 <main+0x6fe>
  __ASM volatile ("dsb");
   10fe4:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
   10fe8:	4a39      	ldr	r2, [pc, #228]	; (110d0 <main+0x7f8>)
   10fea:	4b3a      	ldr	r3, [pc, #232]	; (110d4 <main+0x7fc>)
   10fec:	60da      	str	r2, [r3, #12]
   10fee:	f3bf 8f4f 	dsb	sy
   10ff2:	e7fe      	b.n	10ff2 <main+0x71a>
				fw_status.writenew_image = 1;  // write image flag
				writeFWStat(fw_status);
			} 
			else {
				printf("\n\r Main: CRC Check Fail!\n\r");
   10ff4:	4838      	ldr	r0, [pc, #224]	; (110d8 <main+0x800>)
   10ff6:	4b0a      	ldr	r3, [pc, #40]	; (11020 <main+0x748>)
   10ff8:	4798      	blx	r3
   10ffa:	e7f3      	b.n	10fe4 <main+0x70c>
   10ffc:	200003c8 	.word	0x200003c8
   11000:	00016770 	.word	0x00016770
   11004:	00016778 	.word	0x00016778
   11008:	20000354 	.word	0x20000354
   1100c:	000116a9 	.word	0x000116a9
   11010:	0000ad59 	.word	0x0000ad59
   11014:	0001123d 	.word	0x0001123d
   11018:	00009201 	.word	0x00009201
   1101c:	00016790 	.word	0x00016790
   11020:	00013d61 	.word	0x00013d61
   11024:	0000c475 	.word	0x0000c475
   11028:	20000ea8 	.word	0x20000ea8
   1102c:	20000f00 	.word	0x20000f00
   11030:	0000c49d 	.word	0x0000c49d
   11034:	000167b8 	.word	0x000167b8
   11038:	00010445 	.word	0x00010445
   1103c:	0000c551 	.word	0x0000c551
   11040:	000102f5 	.word	0x000102f5
   11044:	000090cd 	.word	0x000090cd
   11048:	00016800 	.word	0x00016800
   1104c:	0000ad15 	.word	0x0000ad15
   11050:	0000fe85 	.word	0x0000fe85
   11054:	0000fec1 	.word	0x0000fec1
   11058:	0000ad95 	.word	0x0000ad95
   1105c:	0001682c 	.word	0x0001682c
   11060:	00013e7d 	.word	0x00013e7d
   11064:	00010295 	.word	0x00010295
   11068:	00016848 	.word	0x00016848
   1106c:	2000000c 	.word	0x2000000c
   11070:	20000638 	.word	0x20000638
   11074:	20000e94 	.word	0x20000e94
   11078:	0000e091 	.word	0x0000e091
   1107c:	0000d7b5 	.word	0x0000d7b5
   11080:	0000df15 	.word	0x0000df15
   11084:	0000dcfd 	.word	0x0000dcfd
   11088:	00016c34 	.word	0x00016c34
   1108c:	0001686c 	.word	0x0001686c
   11090:	00016c28 	.word	0x00016c28
   11094:	000094b9 	.word	0x000094b9
   11098:	20000298 	.word	0x20000298
   1109c:	0000921d 	.word	0x0000921d
   110a0:	0000d5c5 	.word	0x0000d5c5
   110a4:	000168a0 	.word	0x000168a0
   110a8:	20001058 	.word	0x20001058
   110ac:	000168bc 	.word	0x000168bc
   110b0:	20000299 	.word	0x20000299
   110b4:	0000fecd 	.word	0x0000fecd
   110b8:	000168d4 	.word	0x000168d4
   110bc:	2000105c 	.word	0x2000105c
   110c0:	00016900 	.word	0x00016900
   110c4:	00013bff 	.word	0x00013bff
   110c8:	0000e3c5 	.word	0x0000e3c5
   110cc:	0000e2b1 	.word	0x0000e2b1
   110d0:	05fa0004 	.word	0x05fa0004
   110d4:	e000ed00 	.word	0xe000ed00
   110d8:	00016934 	.word	0x00016934

000110dc <_hwerr_to_stderr>:
   110dc:	1c03      	adds	r3, r0, #0
   110de:	300e      	adds	r0, #14
   110e0:	b500      	push	{lr}
   110e2:	280e      	cmp	r0, #14
   110e4:	d819      	bhi.n	1111a <_hwerr_to_stderr+0x3e>
   110e6:	f000 ff23 	bl	11f30 <__gnu_thumb1_case_uqi>
   110ea:	1416      	.short	0x1416
   110ec:	1b181012 	.word	0x1b181012
   110f0:	180c0e18 	.word	0x180c0e18
   110f4:	1d0a0e0e 	.word	0x1d0a0e0e
   110f8:	08          	.byte	0x08
   110f9:	00          	.byte	0x00
   110fa:	2000      	movs	r0, #0
   110fc:	e014      	b.n	11128 <_hwerr_to_stderr+0x4c>
   110fe:	2070      	movs	r0, #112	; 0x70
   11100:	e011      	b.n	11126 <_hwerr_to_stderr+0x4a>
   11102:	2016      	movs	r0, #22
   11104:	e00f      	b.n	11126 <_hwerr_to_stderr+0x4a>
   11106:	200c      	movs	r0, #12
   11108:	e00d      	b.n	11126 <_hwerr_to_stderr+0x4a>
   1110a:	2079      	movs	r0, #121	; 0x79
   1110c:	e00b      	b.n	11126 <_hwerr_to_stderr+0x4a>
   1110e:	2068      	movs	r0, #104	; 0x68
   11110:	e009      	b.n	11126 <_hwerr_to_stderr+0x4a>
   11112:	200b      	movs	r0, #11
   11114:	e007      	b.n	11126 <_hwerr_to_stderr+0x4a>
   11116:	2010      	movs	r0, #16
   11118:	e005      	b.n	11126 <_hwerr_to_stderr+0x4a>
   1111a:	2000      	movs	r0, #0
   1111c:	4283      	cmp	r3, r0
   1111e:	da03      	bge.n	11128 <_hwerr_to_stderr+0x4c>
   11120:	2005      	movs	r0, #5
   11122:	e000      	b.n	11126 <_hwerr_to_stderr+0x4a>
   11124:	2002      	movs	r0, #2
   11126:	4240      	negs	r0, r0
   11128:	bd00      	pop	{pc}
	...

0001112c <_mqtt_send_wait>:
   1112c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1112e:	1c04      	adds	r4, r0, #0
   11130:	3443      	adds	r4, #67	; 0x43
   11132:	7823      	ldrb	r3, [r4, #0]
   11134:	1c05      	adds	r5, r0, #0
   11136:	07d8      	lsls	r0, r3, #31
   11138:	d51c      	bpl.n	11174 <_mqtt_send_wait+0x48>
   1113a:	2604      	movs	r6, #4
   1113c:	4333      	orrs	r3, r6
   1113e:	7023      	strb	r3, [r4, #0]
   11140:	2002      	movs	r0, #2
   11142:	5628      	ldrsb	r0, [r5, r0]
   11144:	b292      	uxth	r2, r2
   11146:	2300      	movs	r3, #0
   11148:	4f0c      	ldr	r7, [pc, #48]	; (1117c <_mqtt_send_wait+0x50>)
   1114a:	47b8      	blx	r7
   1114c:	2800      	cmp	r0, #0
   1114e:	da05      	bge.n	1115c <_mqtt_send_wait+0x30>
   11150:	7823      	ldrb	r3, [r4, #0]
   11152:	43b3      	bics	r3, r6
   11154:	7023      	strb	r3, [r4, #0]
   11156:	4b0a      	ldr	r3, [pc, #40]	; (11180 <_mqtt_send_wait+0x54>)
   11158:	4798      	blx	r3
   1115a:	e00d      	b.n	11178 <_mqtt_send_wait+0x4c>
   1115c:	7822      	ldrb	r2, [r4, #0]
   1115e:	2314      	movs	r3, #20
   11160:	4013      	ands	r3, r2
   11162:	2000      	movs	r0, #0
   11164:	2b04      	cmp	r3, #4
   11166:	d107      	bne.n	11178 <_mqtt_send_wait+0x4c>
   11168:	4b06      	ldr	r3, [pc, #24]	; (11184 <_mqtt_send_wait+0x58>)
   1116a:	4798      	blx	r3
   1116c:	6de8      	ldr	r0, [r5, #92]	; 0x5c
   1116e:	4b06      	ldr	r3, [pc, #24]	; (11188 <_mqtt_send_wait+0x5c>)
   11170:	4798      	blx	r3
   11172:	e7f3      	b.n	1115c <_mqtt_send_wait+0x30>
   11174:	2001      	movs	r0, #1
   11176:	4240      	negs	r0, r0
   11178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1117a:	46c0      	nop			; (mov r8, r8)
   1117c:	0000afbd 	.word	0x0000afbd
   11180:	000110dd 	.word	0x000110dd
   11184:	0000921d 	.word	0x0000921d
   11188:	0000d5c5 	.word	0x0000d5c5

0001118c <mqtt_get_config_defaults>:
   1118c:	4b07      	ldr	r3, [pc, #28]	; (111ac <mqtt_get_config_defaults+0x20>)
   1118e:	2240      	movs	r2, #64	; 0x40
   11190:	8003      	strh	r3, [r0, #0]
   11192:	2396      	movs	r3, #150	; 0x96
   11194:	009b      	lsls	r3, r3, #2
   11196:	8103      	strh	r3, [r0, #8]
   11198:	6102      	str	r2, [r0, #16]
   1119a:	2300      	movs	r3, #0
   1119c:	2220      	movs	r2, #32
   1119e:	7083      	strb	r3, [r0, #2]
   111a0:	6043      	str	r3, [r0, #4]
   111a2:	60c3      	str	r3, [r0, #12]
   111a4:	6142      	str	r2, [r0, #20]
   111a6:	7603      	strb	r3, [r0, #24]
   111a8:	4770      	bx	lr
   111aa:	46c0      	nop			; (mov r8, r8)
   111ac:	0000075b 	.word	0x0000075b

000111b0 <mqtt_init>:
   111b0:	b538      	push	{r3, r4, r5, lr}
   111b2:	1c04      	adds	r4, r0, #0
   111b4:	1c0d      	adds	r5, r1, #0
   111b6:	2800      	cmp	r0, #0
   111b8:	d030      	beq.n	1121c <mqtt_init+0x6c>
   111ba:	2900      	cmp	r1, #0
   111bc:	d02e      	beq.n	1121c <mqtt_init+0x6c>
   111be:	690b      	ldr	r3, [r1, #16]
   111c0:	2b00      	cmp	r3, #0
   111c2:	d02b      	beq.n	1121c <mqtt_init+0x6c>
   111c4:	684b      	ldr	r3, [r1, #4]
   111c6:	2b00      	cmp	r3, #0
   111c8:	d028      	beq.n	1121c <mqtt_init+0x6c>
   111ca:	2100      	movs	r1, #0
   111cc:	2274      	movs	r2, #116	; 0x74
   111ce:	4b16      	ldr	r3, [pc, #88]	; (11228 <mqtt_init+0x78>)
   111d0:	4798      	blx	r3
   111d2:	1c20      	adds	r0, r4, #0
   111d4:	4b15      	ldr	r3, [pc, #84]	; (1122c <mqtt_init+0x7c>)
   111d6:	3058      	adds	r0, #88	; 0x58
   111d8:	1c29      	adds	r1, r5, #0
   111da:	221c      	movs	r2, #28
   111dc:	4798      	blx	r3
   111de:	6e63      	ldr	r3, [r4, #100]	; 0x64
   111e0:	2b00      	cmp	r3, #0
   111e2:	d10b      	bne.n	111fc <mqtt_init+0x4c>
   111e4:	6928      	ldr	r0, [r5, #16]
   111e6:	4b12      	ldr	r3, [pc, #72]	; (11230 <mqtt_init+0x80>)
   111e8:	4798      	blx	r3
   111ea:	6660      	str	r0, [r4, #100]	; 0x64
   111ec:	2800      	cmp	r0, #0
   111ee:	d017      	beq.n	11220 <mqtt_init+0x70>
   111f0:	1c23      	adds	r3, r4, #0
   111f2:	3343      	adds	r3, #67	; 0x43
   111f4:	781a      	ldrb	r2, [r3, #0]
   111f6:	2120      	movs	r1, #32
   111f8:	430a      	orrs	r2, r1
   111fa:	701a      	strb	r2, [r3, #0]
   111fc:	892a      	ldrh	r2, [r5, #8]
   111fe:	23fa      	movs	r3, #250	; 0xfa
   11200:	005b      	lsls	r3, r3, #1
   11202:	4353      	muls	r3, r2
   11204:	6868      	ldr	r0, [r5, #4]
   11206:	490b      	ldr	r1, [pc, #44]	; (11234 <mqtt_init+0x84>)
   11208:	1c22      	adds	r2, r4, #0
   1120a:	4d0b      	ldr	r5, [pc, #44]	; (11238 <mqtt_init+0x88>)
   1120c:	47a8      	blx	r5
   1120e:	1c03      	adds	r3, r0, #0
   11210:	6520      	str	r0, [r4, #80]	; 0x50
   11212:	2000      	movs	r0, #0
   11214:	4283      	cmp	r3, r0
   11216:	da05      	bge.n	11224 <mqtt_init+0x74>
   11218:	201c      	movs	r0, #28
   1121a:	e002      	b.n	11222 <mqtt_init+0x72>
   1121c:	2016      	movs	r0, #22
   1121e:	e000      	b.n	11222 <mqtt_init+0x72>
   11220:	200c      	movs	r0, #12
   11222:	4240      	negs	r0, r0
   11224:	bd38      	pop	{r3, r4, r5, pc}
   11226:	46c0      	nop			; (mov r8, r8)
   11228:	00013bff 	.word	0x00013bff
   1122c:	00013bc9 	.word	0x00013bc9
   11230:	00013ba1 	.word	0x00013ba1
   11234:	000119fd 	.word	0x000119fd
   11238:	0000d541 	.word	0x0000d541

0001123c <mqtt_deinit>:
   1123c:	b510      	push	{r4, lr}
   1123e:	1e04      	subs	r4, r0, #0
   11240:	d014      	beq.n	1126c <mqtt_deinit+0x30>
   11242:	6e40      	ldr	r0, [r0, #100]	; 0x64
   11244:	2800      	cmp	r0, #0
   11246:	d008      	beq.n	1125a <mqtt_deinit+0x1e>
   11248:	1c23      	adds	r3, r4, #0
   1124a:	3343      	adds	r3, #67	; 0x43
   1124c:	781b      	ldrb	r3, [r3, #0]
   1124e:	069a      	lsls	r2, r3, #26
   11250:	d503      	bpl.n	1125a <mqtt_deinit+0x1e>
   11252:	4b09      	ldr	r3, [pc, #36]	; (11278 <mqtt_deinit+0x3c>)
   11254:	4798      	blx	r3
   11256:	2300      	movs	r3, #0
   11258:	6663      	str	r3, [r4, #100]	; 0x64
   1125a:	6d21      	ldr	r1, [r4, #80]	; 0x50
   1125c:	2900      	cmp	r1, #0
   1125e:	db08      	blt.n	11272 <mqtt_deinit+0x36>
   11260:	6de0      	ldr	r0, [r4, #92]	; 0x5c
   11262:	2800      	cmp	r0, #0
   11264:	d006      	beq.n	11274 <mqtt_deinit+0x38>
   11266:	4b05      	ldr	r3, [pc, #20]	; (1127c <mqtt_deinit+0x40>)
   11268:	4798      	blx	r3
   1126a:	e002      	b.n	11272 <mqtt_deinit+0x36>
   1126c:	2016      	movs	r0, #22
   1126e:	4240      	negs	r0, r0
   11270:	e000      	b.n	11274 <mqtt_deinit+0x38>
   11272:	2000      	movs	r0, #0
   11274:	bd10      	pop	{r4, pc}
   11276:	46c0      	nop			; (mov r8, r8)
   11278:	00013bb5 	.word	0x00013bb5
   1127c:	0000d579 	.word	0x0000d579

00011280 <mqtt_register_callback>:
   11280:	2800      	cmp	r0, #0
   11282:	d002      	beq.n	1128a <mqtt_register_callback+0xa>
   11284:	6541      	str	r1, [r0, #84]	; 0x54
   11286:	2000      	movs	r0, #0
   11288:	e001      	b.n	1128e <mqtt_register_callback+0xe>
   1128a:	2016      	movs	r0, #22
   1128c:	4240      	negs	r0, r0
   1128e:	4770      	bx	lr

00011290 <mqtt_socket_resolve_handler>:
   11290:	b5f0      	push	{r4, r5, r6, r7, lr}
   11292:	1c06      	adds	r6, r0, #0
   11294:	b085      	sub	sp, #20
   11296:	1c0f      	adds	r7, r1, #0
   11298:	2400      	movs	r4, #0
   1129a:	4b0f      	ldr	r3, [pc, #60]	; (112d8 <mqtt_socket_resolve_handler+0x48>)
   1129c:	58e5      	ldr	r5, [r4, r3]
   1129e:	2d00      	cmp	r5, #0
   112a0:	d015      	beq.n	112ce <mqtt_socket_resolve_handler+0x3e>
   112a2:	1ce9      	adds	r1, r5, #3
   112a4:	1c30      	adds	r0, r6, #0
   112a6:	4b0d      	ldr	r3, [pc, #52]	; (112dc <mqtt_socket_resolve_handler+0x4c>)
   112a8:	4798      	blx	r3
   112aa:	2800      	cmp	r0, #0
   112ac:	d10f      	bne.n	112ce <mqtt_socket_resolve_handler+0x3e>
   112ae:	466a      	mov	r2, sp
   112b0:	2302      	movs	r3, #2
   112b2:	8013      	strh	r3, [r2, #0]
   112b4:	1c2b      	adds	r3, r5, #0
   112b6:	3358      	adds	r3, #88	; 0x58
   112b8:	881b      	ldrh	r3, [r3, #0]
   112ba:	9701      	str	r7, [sp, #4]
   112bc:	ba5b      	rev16	r3, r3
   112be:	8053      	strh	r3, [r2, #2]
   112c0:	2002      	movs	r0, #2
   112c2:	5628      	ldrsb	r0, [r5, r0]
   112c4:	4669      	mov	r1, sp
   112c6:	2210      	movs	r2, #16
   112c8:	4b05      	ldr	r3, [pc, #20]	; (112e0 <mqtt_socket_resolve_handler+0x50>)
   112ca:	4798      	blx	r3
   112cc:	e002      	b.n	112d4 <mqtt_socket_resolve_handler+0x44>
   112ce:	3404      	adds	r4, #4
   112d0:	2c1c      	cmp	r4, #28
   112d2:	d1e2      	bne.n	1129a <mqtt_socket_resolve_handler+0xa>
   112d4:	b005      	add	sp, #20
   112d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   112d8:	2000043c 	.word	0x2000043c
   112dc:	00014065 	.word	0x00014065
   112e0:	0000af2d 	.word	0x0000af2d

000112e4 <mqtt_connect>:
   112e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   112e6:	1c04      	adds	r4, r0, #0
   112e8:	b089      	sub	sp, #36	; 0x24
   112ea:	1c0d      	adds	r5, r1, #0
   112ec:	2800      	cmp	r0, #0
   112ee:	d051      	beq.n	11394 <mqtt_connect+0xb0>
   112f0:	2900      	cmp	r1, #0
   112f2:	d04f      	beq.n	11394 <mqtt_connect+0xb0>
   112f4:	1c08      	adds	r0, r1, #0
   112f6:	4b39      	ldr	r3, [pc, #228]	; (113dc <mqtt_connect+0xf8>)
   112f8:	4798      	blx	r3
   112fa:	2840      	cmp	r0, #64	; 0x40
   112fc:	d84c      	bhi.n	11398 <mqtt_connect+0xb4>
   112fe:	1c21      	adds	r1, r4, #0
   11300:	3143      	adds	r1, #67	; 0x43
   11302:	780b      	ldrb	r3, [r1, #0]
   11304:	9101      	str	r1, [sp, #4]
   11306:	07db      	lsls	r3, r3, #31
   11308:	0fd9      	lsrs	r1, r3, #31
   1130a:	466a      	mov	r2, sp
   1130c:	b2ce      	uxtb	r6, r1
   1130e:	1ce0      	adds	r0, r4, #3
   11310:	7211      	strb	r1, [r2, #8]
   11312:	2e00      	cmp	r6, #0
   11314:	d142      	bne.n	1139c <mqtt_connect+0xb8>
   11316:	2701      	movs	r7, #1
   11318:	1c29      	adds	r1, r5, #0
   1131a:	4b31      	ldr	r3, [pc, #196]	; (113e0 <mqtt_connect+0xfc>)
   1131c:	8027      	strh	r7, [r4, #0]
   1131e:	4798      	blx	r3
   11320:	9a01      	ldr	r2, [sp, #4]
   11322:	2002      	movs	r0, #2
   11324:	7813      	ldrb	r3, [r2, #0]
   11326:	9901      	ldr	r1, [sp, #4]
   11328:	43bb      	bics	r3, r7
   1132a:	4383      	bics	r3, r0
   1132c:	22e3      	movs	r2, #227	; 0xe3
   1132e:	4013      	ands	r3, r2
   11330:	466a      	mov	r2, sp
   11332:	700b      	strb	r3, [r1, #0]
   11334:	7a12      	ldrb	r2, [r2, #8]
   11336:	1c23      	adds	r3, r4, #0
   11338:	3348      	adds	r3, #72	; 0x48
   1133a:	6466      	str	r6, [r4, #68]	; 0x44
   1133c:	701a      	strb	r2, [r3, #0]
   1133e:	7c9a      	ldrb	r2, [r3, #18]
   11340:	805e      	strh	r6, [r3, #2]
   11342:	1e53      	subs	r3, r2, #1
   11344:	419a      	sbcs	r2, r3
   11346:	b2d2      	uxtb	r2, r2
   11348:	1c39      	adds	r1, r7, #0
   1134a:	4b26      	ldr	r3, [pc, #152]	; (113e4 <mqtt_connect+0x100>)
   1134c:	4798      	blx	r3
   1134e:	70a0      	strb	r0, [r4, #2]
   11350:	2800      	cmp	r0, #0
   11352:	db25      	blt.n	113a0 <mqtt_connect+0xbc>
   11354:	4b24      	ldr	r3, [pc, #144]	; (113e8 <mqtt_connect+0x104>)
   11356:	0080      	lsls	r0, r0, #2
   11358:	50c4      	str	r4, [r0, r3]
   1135a:	1c2b      	adds	r3, r5, #0
   1135c:	781f      	ldrb	r7, [r3, #0]
   1135e:	2f00      	cmp	r7, #0
   11360:	d026      	beq.n	113b0 <mqtt_connect+0xcc>
   11362:	2220      	movs	r2, #32
   11364:	1c39      	adds	r1, r7, #0
   11366:	4391      	bics	r1, r2
   11368:	1c0a      	adds	r2, r1, #0
   1136a:	3a41      	subs	r2, #65	; 0x41
   1136c:	b2d2      	uxtb	r2, r2
   1136e:	3301      	adds	r3, #1
   11370:	2a05      	cmp	r2, #5
   11372:	d90d      	bls.n	11390 <mqtt_connect+0xac>
   11374:	2f3a      	cmp	r7, #58	; 0x3a
   11376:	d00b      	beq.n	11390 <mqtt_connect+0xac>
   11378:	2f2f      	cmp	r7, #47	; 0x2f
   1137a:	d009      	beq.n	11390 <mqtt_connect+0xac>
   1137c:	2f2e      	cmp	r7, #46	; 0x2e
   1137e:	d102      	bne.n	11386 <mqtt_connect+0xa2>
   11380:	2e00      	cmp	r6, #0
   11382:	d0eb      	beq.n	1135c <mqtt_connect+0x78>
   11384:	e00f      	b.n	113a6 <mqtt_connect+0xc2>
   11386:	2230      	movs	r2, #48	; 0x30
   11388:	4017      	ands	r7, r2
   1138a:	4297      	cmp	r7, r2
   1138c:	d0e6      	beq.n	1135c <mqtt_connect+0x78>
   1138e:	e00a      	b.n	113a6 <mqtt_connect+0xc2>
   11390:	2601      	movs	r6, #1
   11392:	e7e3      	b.n	1135c <mqtt_connect+0x78>
   11394:	2016      	movs	r0, #22
   11396:	e004      	b.n	113a2 <mqtt_connect+0xbe>
   11398:	205b      	movs	r0, #91	; 0x5b
   1139a:	e002      	b.n	113a2 <mqtt_connect+0xbe>
   1139c:	2078      	movs	r0, #120	; 0x78
   1139e:	e000      	b.n	113a2 <mqtt_connect+0xbe>
   113a0:	201c      	movs	r0, #28
   113a2:	4240      	negs	r0, r0
   113a4:	e017      	b.n	113d6 <mqtt_connect+0xf2>
   113a6:	1c28      	adds	r0, r5, #0
   113a8:	4b10      	ldr	r3, [pc, #64]	; (113ec <mqtt_connect+0x108>)
   113aa:	4798      	blx	r3
   113ac:	2000      	movs	r0, #0
   113ae:	e012      	b.n	113d6 <mqtt_connect+0xf2>
   113b0:	466a      	mov	r2, sp
   113b2:	2302      	movs	r3, #2
   113b4:	8213      	strh	r3, [r2, #16]
   113b6:	1c23      	adds	r3, r4, #0
   113b8:	3358      	adds	r3, #88	; 0x58
   113ba:	881b      	ldrh	r3, [r3, #0]
   113bc:	1c28      	adds	r0, r5, #0
   113be:	ba5b      	rev16	r3, r3
   113c0:	8253      	strh	r3, [r2, #18]
   113c2:	4b0b      	ldr	r3, [pc, #44]	; (113f0 <mqtt_connect+0x10c>)
   113c4:	4798      	blx	r3
   113c6:	9005      	str	r0, [sp, #20]
   113c8:	2002      	movs	r0, #2
   113ca:	5620      	ldrsb	r0, [r4, r0]
   113cc:	a904      	add	r1, sp, #16
   113ce:	2210      	movs	r2, #16
   113d0:	4b08      	ldr	r3, [pc, #32]	; (113f4 <mqtt_connect+0x110>)
   113d2:	4798      	blx	r3
   113d4:	1c38      	adds	r0, r7, #0
   113d6:	b009      	add	sp, #36	; 0x24
   113d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   113da:	46c0      	nop			; (mov r8, r8)
   113dc:	000140c3 	.word	0x000140c3
   113e0:	00014079 	.word	0x00014079
   113e4:	0000ada9 	.word	0x0000ada9
   113e8:	2000043c 	.word	0x2000043c
   113ec:	0000b1f1 	.word	0x0000b1f1
   113f0:	0000b185 	.word	0x0000b185
   113f4:	0000af2d 	.word	0x0000af2d

000113f8 <mqtt_connect_broker>:
   113f8:	b5f0      	push	{r4, r5, r6, r7, lr}
   113fa:	b095      	sub	sp, #84	; 0x54
   113fc:	af02      	add	r7, sp, #8
   113fe:	617b      	str	r3, [r7, #20]
   11400:	1c3b      	adds	r3, r7, #0
   11402:	3370      	adds	r3, #112	; 0x70
   11404:	781b      	ldrb	r3, [r3, #0]
   11406:	1c05      	adds	r5, r0, #0
   11408:	60fb      	str	r3, [r7, #12]
   1140a:	1c3b      	adds	r3, r7, #0
   1140c:	3374      	adds	r3, #116	; 0x74
   1140e:	781b      	ldrb	r3, [r3, #0]
   11410:	6139      	str	r1, [r7, #16]
   11412:	61fa      	str	r2, [r7, #28]
   11414:	60bb      	str	r3, [r7, #8]
   11416:	2800      	cmp	r0, #0
   11418:	d101      	bne.n	1141e <mqtt_connect_broker+0x26>
   1141a:	2016      	movs	r0, #22
   1141c:	e129      	b.n	11672 <mqtt_connect_broker+0x27a>
   1141e:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
   11420:	4668      	mov	r0, sp
   11422:	3307      	adds	r3, #7
   11424:	08db      	lsrs	r3, r3, #3
   11426:	00db      	lsls	r3, r3, #3
   11428:	1ac0      	subs	r0, r0, r3
   1142a:	4685      	mov	sp, r0
   1142c:	ac02      	add	r4, sp, #8
   1142e:	607c      	str	r4, [r7, #4]
   11430:	6e3c      	ldr	r4, [r7, #96]	; 0x60
   11432:	2c00      	cmp	r4, #0
   11434:	d0f1      	beq.n	1141a <mqtt_connect_broker+0x22>
   11436:	1c2b      	adds	r3, r5, #0
   11438:	3343      	adds	r3, #67	; 0x43
   1143a:	781b      	ldrb	r3, [r3, #0]
   1143c:	07d8      	lsls	r0, r3, #31
   1143e:	d400      	bmi.n	11442 <mqtt_connect_broker+0x4a>
   11440:	e112      	b.n	11668 <mqtt_connect_broker+0x270>
   11442:	079a      	lsls	r2, r3, #30
   11444:	d500      	bpl.n	11448 <mqtt_connect_broker+0x50>
   11446:	e111      	b.n	1166c <mqtt_connect_broker+0x274>
   11448:	071c      	lsls	r4, r3, #28
   1144a:	d40b      	bmi.n	11464 <mqtt_connect_broker+0x6c>
   1144c:	4e8b      	ldr	r6, [pc, #556]	; (1167c <mqtt_connect_broker+0x284>)
   1144e:	6e38      	ldr	r0, [r7, #96]	; 0x60
   11450:	47b0      	blx	r6
   11452:	1c03      	adds	r3, r0, #0
   11454:	61b8      	str	r0, [r7, #24]
   11456:	69f8      	ldr	r0, [r7, #28]
   11458:	330e      	adds	r3, #14
   1145a:	1c34      	adds	r4, r6, #0
   1145c:	2800      	cmp	r0, #0
   1145e:	d113      	bne.n	11488 <mqtt_connect_broker+0x90>
   11460:	1c1e      	adds	r6, r3, #0
   11462:	e01d      	b.n	114a0 <mqtt_connect_broker+0xa8>
   11464:	1c2b      	adds	r3, r5, #0
   11466:	3370      	adds	r3, #112	; 0x70
   11468:	781b      	ldrb	r3, [r3, #0]
   1146a:	2b00      	cmp	r3, #0
   1146c:	d000      	beq.n	11470 <mqtt_connect_broker+0x78>
   1146e:	e0ff      	b.n	11670 <mqtt_connect_broker+0x278>
   11470:	1c2b      	adds	r3, r5, #0
   11472:	3343      	adds	r3, #67	; 0x43
   11474:	781b      	ldrb	r3, [r3, #0]
   11476:	071a      	lsls	r2, r3, #28
   11478:	d5e8      	bpl.n	1144c <mqtt_connect_broker+0x54>
   1147a:	4b81      	ldr	r3, [pc, #516]	; (11680 <mqtt_connect_broker+0x288>)
   1147c:	2000      	movs	r0, #0
   1147e:	4798      	blx	r3
   11480:	6de8      	ldr	r0, [r5, #92]	; 0x5c
   11482:	4b80      	ldr	r3, [pc, #512]	; (11684 <mqtt_connect_broker+0x28c>)
   11484:	4798      	blx	r3
   11486:	e7f3      	b.n	11470 <mqtt_connect_broker+0x78>
   11488:	69f8      	ldr	r0, [r7, #28]
   1148a:	47b0      	blx	r6
   1148c:	69be      	ldr	r6, [r7, #24]
   1148e:	697b      	ldr	r3, [r7, #20]
   11490:	3610      	adds	r6, #16
   11492:	1836      	adds	r6, r6, r0
   11494:	2b00      	cmp	r3, #0
   11496:	d003      	beq.n	114a0 <mqtt_connect_broker+0xa8>
   11498:	1c18      	adds	r0, r3, #0
   1149a:	47a0      	blx	r4
   1149c:	3602      	adds	r6, #2
   1149e:	1836      	adds	r6, r6, r0
   114a0:	6e78      	ldr	r0, [r7, #100]	; 0x64
   114a2:	2800      	cmp	r0, #0
   114a4:	d007      	beq.n	114b6 <mqtt_connect_broker+0xbe>
   114a6:	47a0      	blx	r4
   114a8:	3602      	adds	r6, #2
   114aa:	6efc      	ldr	r4, [r7, #108]	; 0x6c
   114ac:	1830      	adds	r0, r6, r0
   114ae:	1906      	adds	r6, r0, r4
   114b0:	2c00      	cmp	r4, #0
   114b2:	d100      	bne.n	114b6 <mqtt_connect_broker+0xbe>
   114b4:	1c06      	adds	r6, r0, #0
   114b6:	69fc      	ldr	r4, [r7, #28]
   114b8:	2c00      	cmp	r4, #0
   114ba:	d006      	beq.n	114ca <mqtt_connect_broker+0xd2>
   114bc:	24c0      	movs	r4, #192	; 0xc0
   114be:	61bc      	str	r4, [r7, #24]
   114c0:	697c      	ldr	r4, [r7, #20]
   114c2:	2c00      	cmp	r4, #0
   114c4:	d103      	bne.n	114ce <mqtt_connect_broker+0xd6>
   114c6:	2480      	movs	r4, #128	; 0x80
   114c8:	e000      	b.n	114cc <mqtt_connect_broker+0xd4>
   114ca:	69fc      	ldr	r4, [r7, #28]
   114cc:	61bc      	str	r4, [r7, #24]
   114ce:	6e7c      	ldr	r4, [r7, #100]	; 0x64
   114d0:	2c00      	cmp	r4, #0
   114d2:	d00f      	beq.n	114f4 <mqtt_connect_broker+0xfc>
   114d4:	68bc      	ldr	r4, [r7, #8]
   114d6:	2c00      	cmp	r4, #0
   114d8:	d003      	beq.n	114e2 <mqtt_connect_broker+0xea>
   114da:	69bc      	ldr	r4, [r7, #24]
   114dc:	2320      	movs	r3, #32
   114de:	431c      	orrs	r4, r3
   114e0:	61bc      	str	r4, [r7, #24]
   114e2:	68fc      	ldr	r4, [r7, #12]
   114e4:	2303      	movs	r3, #3
   114e6:	4023      	ands	r3, r4
   114e8:	00db      	lsls	r3, r3, #3
   114ea:	69bc      	ldr	r4, [r7, #24]
   114ec:	2204      	movs	r2, #4
   114ee:	4313      	orrs	r3, r2
   114f0:	431c      	orrs	r4, r3
   114f2:	61bc      	str	r4, [r7, #24]
   114f4:	693c      	ldr	r4, [r7, #16]
   114f6:	2c00      	cmp	r4, #0
   114f8:	d003      	beq.n	11502 <mqtt_connect_broker+0x10a>
   114fa:	69bc      	ldr	r4, [r7, #24]
   114fc:	2302      	movs	r3, #2
   114fe:	431c      	orrs	r4, r3
   11500:	61bc      	str	r4, [r7, #24]
   11502:	1c2b      	adds	r3, r5, #0
   11504:	3343      	adds	r3, #67	; 0x43
   11506:	781a      	ldrb	r2, [r3, #0]
   11508:	2108      	movs	r1, #8
   1150a:	430a      	orrs	r2, r1
   1150c:	701a      	strb	r2, [r3, #0]
   1150e:	1c38      	adds	r0, r7, #0
   11510:	9500      	str	r5, [sp, #0]
   11512:	3020      	adds	r0, #32
   11514:	6879      	ldr	r1, [r7, #4]
   11516:	4b5c      	ldr	r3, [pc, #368]	; (11688 <mqtt_connect_broker+0x290>)
   11518:	6eea      	ldr	r2, [r5, #108]	; 0x6c
   1151a:	4c5c      	ldr	r4, [pc, #368]	; (1168c <mqtt_connect_broker+0x294>)
   1151c:	47a0      	blx	r4
   1151e:	1c38      	adds	r0, r7, #0
   11520:	3020      	adds	r0, #32
   11522:	2110      	movs	r1, #16
   11524:	4b5a      	ldr	r3, [pc, #360]	; (11690 <mqtt_connect_broker+0x298>)
   11526:	4798      	blx	r3
   11528:	2e80      	cmp	r6, #128	; 0x80
   1152a:	dd09      	ble.n	11540 <mqtt_connect_broker+0x148>
   1152c:	2180      	movs	r1, #128	; 0x80
   1152e:	4249      	negs	r1, r1
   11530:	4331      	orrs	r1, r6
   11532:	1c38      	adds	r0, r7, #0
   11534:	b249      	sxtb	r1, r1
   11536:	3020      	adds	r0, #32
   11538:	4c55      	ldr	r4, [pc, #340]	; (11690 <mqtt_connect_broker+0x298>)
   1153a:	47a0      	blx	r4
   1153c:	11f6      	asrs	r6, r6, #7
   1153e:	e7f3      	b.n	11528 <mqtt_connect_broker+0x130>
   11540:	4b54      	ldr	r3, [pc, #336]	; (11694 <mqtt_connect_broker+0x29c>)
   11542:	401e      	ands	r6, r3
   11544:	d504      	bpl.n	11550 <mqtt_connect_broker+0x158>
   11546:	2380      	movs	r3, #128	; 0x80
   11548:	3e01      	subs	r6, #1
   1154a:	425b      	negs	r3, r3
   1154c:	431e      	orrs	r6, r3
   1154e:	3601      	adds	r6, #1
   11550:	1c38      	adds	r0, r7, #0
   11552:	b271      	sxtb	r1, r6
   11554:	3020      	adds	r0, #32
   11556:	4c4e      	ldr	r4, [pc, #312]	; (11690 <mqtt_connect_broker+0x298>)
   11558:	47a0      	blx	r4
   1155a:	1c38      	adds	r0, r7, #0
   1155c:	4c4e      	ldr	r4, [pc, #312]	; (11698 <mqtt_connect_broker+0x2a0>)
   1155e:	3020      	adds	r0, #32
   11560:	2106      	movs	r1, #6
   11562:	47a0      	blx	r4
   11564:	1c38      	adds	r0, r7, #0
   11566:	4b4d      	ldr	r3, [pc, #308]	; (1169c <mqtt_connect_broker+0x2a4>)
   11568:	3020      	adds	r0, #32
   1156a:	494d      	ldr	r1, [pc, #308]	; (116a0 <mqtt_connect_broker+0x2a8>)
   1156c:	2206      	movs	r2, #6
   1156e:	4798      	blx	r3
   11570:	1c38      	adds	r0, r7, #0
   11572:	3020      	adds	r0, #32
   11574:	2103      	movs	r1, #3
   11576:	4a46      	ldr	r2, [pc, #280]	; (11690 <mqtt_connect_broker+0x298>)
   11578:	4790      	blx	r2
   1157a:	69bb      	ldr	r3, [r7, #24]
   1157c:	1c38      	adds	r0, r7, #0
   1157e:	4a44      	ldr	r2, [pc, #272]	; (11690 <mqtt_connect_broker+0x298>)
   11580:	b259      	sxtb	r1, r3
   11582:	3020      	adds	r0, #32
   11584:	4790      	blx	r2
   11586:	1c2b      	adds	r3, r5, #0
   11588:	3360      	adds	r3, #96	; 0x60
   1158a:	2000      	movs	r0, #0
   1158c:	5e19      	ldrsh	r1, [r3, r0]
   1158e:	1c38      	adds	r0, r7, #0
   11590:	3020      	adds	r0, #32
   11592:	47a0      	blx	r4
   11594:	4e39      	ldr	r6, [pc, #228]	; (1167c <mqtt_connect_broker+0x284>)
   11596:	6e38      	ldr	r0, [r7, #96]	; 0x60
   11598:	47b0      	blx	r6
   1159a:	b201      	sxth	r1, r0
   1159c:	1c38      	adds	r0, r7, #0
   1159e:	3020      	adds	r0, #32
   115a0:	47a0      	blx	r4
   115a2:	6e38      	ldr	r0, [r7, #96]	; 0x60
   115a4:	47b0      	blx	r6
   115a6:	1c02      	adds	r2, r0, #0
   115a8:	1c38      	adds	r0, r7, #0
   115aa:	3020      	adds	r0, #32
   115ac:	6e39      	ldr	r1, [r7, #96]	; 0x60
   115ae:	4b3b      	ldr	r3, [pc, #236]	; (1169c <mqtt_connect_broker+0x2a4>)
   115b0:	4798      	blx	r3
   115b2:	6e78      	ldr	r0, [r7, #100]	; 0x64
   115b4:	2800      	cmp	r0, #0
   115b6:	d015      	beq.n	115e4 <mqtt_connect_broker+0x1ec>
   115b8:	47b0      	blx	r6
   115ba:	b201      	sxth	r1, r0
   115bc:	1c38      	adds	r0, r7, #0
   115be:	3020      	adds	r0, #32
   115c0:	47a0      	blx	r4
   115c2:	6e78      	ldr	r0, [r7, #100]	; 0x64
   115c4:	47b0      	blx	r6
   115c6:	1c02      	adds	r2, r0, #0
   115c8:	1c38      	adds	r0, r7, #0
   115ca:	4c34      	ldr	r4, [pc, #208]	; (1169c <mqtt_connect_broker+0x2a4>)
   115cc:	3020      	adds	r0, #32
   115ce:	6e79      	ldr	r1, [r7, #100]	; 0x64
   115d0:	47a0      	blx	r4
   115d2:	6ebc      	ldr	r4, [r7, #104]	; 0x68
   115d4:	2c00      	cmp	r4, #0
   115d6:	d005      	beq.n	115e4 <mqtt_connect_broker+0x1ec>
   115d8:	1c38      	adds	r0, r7, #0
   115da:	1c21      	adds	r1, r4, #0
   115dc:	3020      	adds	r0, #32
   115de:	6efa      	ldr	r2, [r7, #108]	; 0x6c
   115e0:	4c2e      	ldr	r4, [pc, #184]	; (1169c <mqtt_connect_broker+0x2a4>)
   115e2:	47a0      	blx	r4
   115e4:	69fc      	ldr	r4, [r7, #28]
   115e6:	2c00      	cmp	r4, #0
   115e8:	d01f      	beq.n	1162a <mqtt_connect_broker+0x232>
   115ea:	4e24      	ldr	r6, [pc, #144]	; (1167c <mqtt_connect_broker+0x284>)
   115ec:	1c20      	adds	r0, r4, #0
   115ee:	47b0      	blx	r6
   115f0:	b201      	sxth	r1, r0
   115f2:	1c38      	adds	r0, r7, #0
   115f4:	3020      	adds	r0, #32
   115f6:	4c28      	ldr	r4, [pc, #160]	; (11698 <mqtt_connect_broker+0x2a0>)
   115f8:	47a0      	blx	r4
   115fa:	69f8      	ldr	r0, [r7, #28]
   115fc:	47b0      	blx	r6
   115fe:	1c02      	adds	r2, r0, #0
   11600:	1c38      	adds	r0, r7, #0
   11602:	3020      	adds	r0, #32
   11604:	69f9      	ldr	r1, [r7, #28]
   11606:	4c25      	ldr	r4, [pc, #148]	; (1169c <mqtt_connect_broker+0x2a4>)
   11608:	47a0      	blx	r4
   1160a:	6978      	ldr	r0, [r7, #20]
   1160c:	2800      	cmp	r0, #0
   1160e:	d00c      	beq.n	1162a <mqtt_connect_broker+0x232>
   11610:	47b0      	blx	r6
   11612:	b201      	sxth	r1, r0
   11614:	1c38      	adds	r0, r7, #0
   11616:	4a20      	ldr	r2, [pc, #128]	; (11698 <mqtt_connect_broker+0x2a0>)
   11618:	3020      	adds	r0, #32
   1161a:	4790      	blx	r2
   1161c:	6978      	ldr	r0, [r7, #20]
   1161e:	47b0      	blx	r6
   11620:	1c02      	adds	r2, r0, #0
   11622:	1c38      	adds	r0, r7, #0
   11624:	3020      	adds	r0, #32
   11626:	6979      	ldr	r1, [r7, #20]
   11628:	47a0      	blx	r4
   1162a:	1c38      	adds	r0, r7, #0
   1162c:	1c2c      	adds	r4, r5, #0
   1162e:	3020      	adds	r0, #32
   11630:	4b1c      	ldr	r3, [pc, #112]	; (116a4 <mqtt_connect_broker+0x2ac>)
   11632:	3443      	adds	r4, #67	; 0x43
   11634:	4798      	blx	r3
   11636:	7821      	ldrb	r1, [r4, #0]
   11638:	0789      	lsls	r1, r1, #30
   1163a:	0fc9      	lsrs	r1, r1, #31
   1163c:	2901      	cmp	r1, #1
   1163e:	d10b      	bne.n	11658 <mqtt_connect_broker+0x260>
   11640:	6cea      	ldr	r2, [r5, #76]	; 0x4c
   11642:	2a00      	cmp	r2, #0
   11644:	d108      	bne.n	11658 <mqtt_connect_broker+0x260>
   11646:	6d6b      	ldr	r3, [r5, #84]	; 0x54
   11648:	2b00      	cmp	r3, #0
   1164a:	d005      	beq.n	11658 <mqtt_connect_broker+0x260>
   1164c:	2034      	movs	r0, #52	; 0x34
   1164e:	55c2      	strb	r2, [r0, r7]
   11650:	1c3a      	adds	r2, r7, #0
   11652:	1c28      	adds	r0, r5, #0
   11654:	3234      	adds	r2, #52	; 0x34
   11656:	4798      	blx	r3
   11658:	7823      	ldrb	r3, [r4, #0]
   1165a:	2202      	movs	r2, #2
   1165c:	4313      	orrs	r3, r2
   1165e:	2208      	movs	r2, #8
   11660:	4393      	bics	r3, r2
   11662:	7023      	strb	r3, [r4, #0]
   11664:	2000      	movs	r0, #0
   11666:	e005      	b.n	11674 <mqtt_connect_broker+0x27c>
   11668:	2080      	movs	r0, #128	; 0x80
   1166a:	e002      	b.n	11672 <mqtt_connect_broker+0x27a>
   1166c:	2078      	movs	r0, #120	; 0x78
   1166e:	e000      	b.n	11672 <mqtt_connect_broker+0x27a>
   11670:	200b      	movs	r0, #11
   11672:	4240      	negs	r0, r0
   11674:	46bd      	mov	sp, r7
   11676:	b013      	add	sp, #76	; 0x4c
   11678:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1167a:	46c0      	nop			; (mov r8, r8)
   1167c:	000140c3 	.word	0x000140c3
   11680:	0000921d 	.word	0x0000921d
   11684:	0000d5c5 	.word	0x0000d5c5
   11688:	0001112d 	.word	0x0001112d
   1168c:	0000d3d5 	.word	0x0000d3d5
   11690:	0000d401 	.word	0x0000d401
   11694:	8000007f 	.word	0x8000007f
   11698:	0000d429 	.word	0x0000d429
   1169c:	0000d441 	.word	0x0000d441
   116a0:	00016cd8 	.word	0x00016cd8
   116a4:	0000d3e5 	.word	0x0000d3e5

000116a8 <mqtt_publish>:
   116a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   116aa:	b093      	sub	sp, #76	; 0x4c
   116ac:	af02      	add	r7, sp, #8
   116ae:	60fb      	str	r3, [r7, #12]
   116b0:	1c3b      	adds	r3, r7, #0
   116b2:	3358      	adds	r3, #88	; 0x58
   116b4:	781b      	ldrb	r3, [r3, #0]
   116b6:	1c04      	adds	r4, r0, #0
   116b8:	613b      	str	r3, [r7, #16]
   116ba:	1c3b      	adds	r3, r7, #0
   116bc:	335c      	adds	r3, #92	; 0x5c
   116be:	781b      	ldrb	r3, [r3, #0]
   116c0:	6179      	str	r1, [r7, #20]
   116c2:	60ba      	str	r2, [r7, #8]
   116c4:	607b      	str	r3, [r7, #4]
   116c6:	2800      	cmp	r0, #0
   116c8:	d101      	bne.n	116ce <mqtt_publish+0x26>
   116ca:	2516      	movs	r5, #22
   116cc:	e0a7      	b.n	1181e <mqtt_publish+0x176>
   116ce:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
   116d0:	466a      	mov	r2, sp
   116d2:	3307      	adds	r3, #7
   116d4:	08db      	lsrs	r3, r3, #3
   116d6:	00db      	lsls	r3, r3, #3
   116d8:	1ad2      	subs	r2, r2, r3
   116da:	697b      	ldr	r3, [r7, #20]
   116dc:	4695      	mov	sp, r2
   116de:	ae02      	add	r6, sp, #8
   116e0:	2b00      	cmp	r3, #0
   116e2:	d0f2      	beq.n	116ca <mqtt_publish+0x22>
   116e4:	693a      	ldr	r2, [r7, #16]
   116e6:	2a02      	cmp	r2, #2
   116e8:	d8ef      	bhi.n	116ca <mqtt_publish+0x22>
   116ea:	1c05      	adds	r5, r0, #0
   116ec:	3543      	adds	r5, #67	; 0x43
   116ee:	782b      	ldrb	r3, [r5, #0]
   116f0:	079a      	lsls	r2, r3, #30
   116f2:	d400      	bmi.n	116f6 <mqtt_publish+0x4e>
   116f4:	e090      	b.n	11818 <mqtt_publish+0x170>
   116f6:	071a      	lsls	r2, r3, #28
   116f8:	d40a      	bmi.n	11710 <mqtt_publish+0x68>
   116fa:	4b4b      	ldr	r3, [pc, #300]	; (11828 <mqtt_publish+0x180>)
   116fc:	6978      	ldr	r0, [r7, #20]
   116fe:	4798      	blx	r3
   11700:	68fd      	ldr	r5, [r7, #12]
   11702:	693b      	ldr	r3, [r7, #16]
   11704:	3502      	adds	r5, #2
   11706:	182d      	adds	r5, r5, r0
   11708:	2b00      	cmp	r3, #0
   1170a:	d011      	beq.n	11730 <mqtt_publish+0x88>
   1170c:	3502      	adds	r5, #2
   1170e:	e00f      	b.n	11730 <mqtt_publish+0x88>
   11710:	1c03      	adds	r3, r0, #0
   11712:	3370      	adds	r3, #112	; 0x70
   11714:	781b      	ldrb	r3, [r3, #0]
   11716:	2b00      	cmp	r3, #0
   11718:	d000      	beq.n	1171c <mqtt_publish+0x74>
   1171a:	e07f      	b.n	1181c <mqtt_publish+0x174>
   1171c:	782b      	ldrb	r3, [r5, #0]
   1171e:	071a      	lsls	r2, r3, #28
   11720:	d5eb      	bpl.n	116fa <mqtt_publish+0x52>
   11722:	4b42      	ldr	r3, [pc, #264]	; (1182c <mqtt_publish+0x184>)
   11724:	2000      	movs	r0, #0
   11726:	4798      	blx	r3
   11728:	6de0      	ldr	r0, [r4, #92]	; 0x5c
   1172a:	4b41      	ldr	r3, [pc, #260]	; (11830 <mqtt_publish+0x188>)
   1172c:	4798      	blx	r3
   1172e:	e7f5      	b.n	1171c <mqtt_publish+0x74>
   11730:	1c23      	adds	r3, r4, #0
   11732:	3343      	adds	r3, #67	; 0x43
   11734:	781a      	ldrb	r2, [r3, #0]
   11736:	2108      	movs	r1, #8
   11738:	430a      	orrs	r2, r1
   1173a:	701a      	strb	r2, [r3, #0]
   1173c:	1c38      	adds	r0, r7, #0
   1173e:	9400      	str	r4, [sp, #0]
   11740:	1c31      	adds	r1, r6, #0
   11742:	302c      	adds	r0, #44	; 0x2c
   11744:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
   11746:	4b3b      	ldr	r3, [pc, #236]	; (11834 <mqtt_publish+0x18c>)
   11748:	4e3b      	ldr	r6, [pc, #236]	; (11838 <mqtt_publish+0x190>)
   1174a:	47b0      	blx	r6
   1174c:	687b      	ldr	r3, [r7, #4]
   1174e:	2101      	movs	r1, #1
   11750:	4019      	ands	r1, r3
   11752:	2330      	movs	r3, #48	; 0x30
   11754:	4319      	orrs	r1, r3
   11756:	693b      	ldr	r3, [r7, #16]
   11758:	1c38      	adds	r0, r7, #0
   1175a:	005a      	lsls	r2, r3, #1
   1175c:	2306      	movs	r3, #6
   1175e:	4013      	ands	r3, r2
   11760:	4319      	orrs	r1, r3
   11762:	302c      	adds	r0, #44	; 0x2c
   11764:	4b35      	ldr	r3, [pc, #212]	; (1183c <mqtt_publish+0x194>)
   11766:	4798      	blx	r3
   11768:	4b34      	ldr	r3, [pc, #208]	; (1183c <mqtt_publish+0x194>)
   1176a:	2d80      	cmp	r5, #128	; 0x80
   1176c:	dd08      	ble.n	11780 <mqtt_publish+0xd8>
   1176e:	2180      	movs	r1, #128	; 0x80
   11770:	4249      	negs	r1, r1
   11772:	4329      	orrs	r1, r5
   11774:	1c38      	adds	r0, r7, #0
   11776:	b249      	sxtb	r1, r1
   11778:	302c      	adds	r0, #44	; 0x2c
   1177a:	4798      	blx	r3
   1177c:	11ed      	asrs	r5, r5, #7
   1177e:	e7f3      	b.n	11768 <mqtt_publish+0xc0>
   11780:	4a2f      	ldr	r2, [pc, #188]	; (11840 <mqtt_publish+0x198>)
   11782:	4015      	ands	r5, r2
   11784:	d504      	bpl.n	11790 <mqtt_publish+0xe8>
   11786:	2280      	movs	r2, #128	; 0x80
   11788:	3d01      	subs	r5, #1
   1178a:	4252      	negs	r2, r2
   1178c:	4315      	orrs	r5, r2
   1178e:	3501      	adds	r5, #1
   11790:	1c38      	adds	r0, r7, #0
   11792:	b269      	sxtb	r1, r5
   11794:	302c      	adds	r0, #44	; 0x2c
   11796:	4798      	blx	r3
   11798:	4e23      	ldr	r6, [pc, #140]	; (11828 <mqtt_publish+0x180>)
   1179a:	6978      	ldr	r0, [r7, #20]
   1179c:	47b0      	blx	r6
   1179e:	b201      	sxth	r1, r0
   117a0:	1c38      	adds	r0, r7, #0
   117a2:	302c      	adds	r0, #44	; 0x2c
   117a4:	4d27      	ldr	r5, [pc, #156]	; (11844 <mqtt_publish+0x19c>)
   117a6:	47a8      	blx	r5
   117a8:	6978      	ldr	r0, [r7, #20]
   117aa:	47b0      	blx	r6
   117ac:	1c02      	adds	r2, r0, #0
   117ae:	1c38      	adds	r0, r7, #0
   117b0:	302c      	adds	r0, #44	; 0x2c
   117b2:	6979      	ldr	r1, [r7, #20]
   117b4:	4e24      	ldr	r6, [pc, #144]	; (11848 <mqtt_publish+0x1a0>)
   117b6:	47b0      	blx	r6
   117b8:	693a      	ldr	r2, [r7, #16]
   117ba:	2a00      	cmp	r2, #0
   117bc:	d006      	beq.n	117cc <mqtt_publish+0x124>
   117be:	8821      	ldrh	r1, [r4, #0]
   117c0:	1c38      	adds	r0, r7, #0
   117c2:	1c4b      	adds	r3, r1, #1
   117c4:	8023      	strh	r3, [r4, #0]
   117c6:	b209      	sxth	r1, r1
   117c8:	302c      	adds	r0, #44	; 0x2c
   117ca:	47a8      	blx	r5
   117cc:	8823      	ldrh	r3, [r4, #0]
   117ce:	2b00      	cmp	r3, #0
   117d0:	d101      	bne.n	117d6 <mqtt_publish+0x12e>
   117d2:	2301      	movs	r3, #1
   117d4:	8023      	strh	r3, [r4, #0]
   117d6:	68bb      	ldr	r3, [r7, #8]
   117d8:	2b00      	cmp	r3, #0
   117da:	d006      	beq.n	117ea <mqtt_publish+0x142>
   117dc:	68fa      	ldr	r2, [r7, #12]
   117de:	2a00      	cmp	r2, #0
   117e0:	d003      	beq.n	117ea <mqtt_publish+0x142>
   117e2:	1c38      	adds	r0, r7, #0
   117e4:	302c      	adds	r0, #44	; 0x2c
   117e6:	1c19      	adds	r1, r3, #0
   117e8:	47b0      	blx	r6
   117ea:	1c38      	adds	r0, r7, #0
   117ec:	4b17      	ldr	r3, [pc, #92]	; (1184c <mqtt_publish+0x1a4>)
   117ee:	302c      	adds	r0, #44	; 0x2c
   117f0:	4798      	blx	r3
   117f2:	1c23      	adds	r3, r4, #0
   117f4:	3343      	adds	r3, #67	; 0x43
   117f6:	781a      	ldrb	r2, [r3, #0]
   117f8:	2108      	movs	r1, #8
   117fa:	438a      	bics	r2, r1
   117fc:	701a      	strb	r2, [r3, #0]
   117fe:	693b      	ldr	r3, [r7, #16]
   11800:	2500      	movs	r5, #0
   11802:	42ab      	cmp	r3, r5
   11804:	d10c      	bne.n	11820 <mqtt_publish+0x178>
   11806:	6d63      	ldr	r3, [r4, #84]	; 0x54
   11808:	42ab      	cmp	r3, r5
   1180a:	d009      	beq.n	11820 <mqtt_publish+0x178>
   1180c:	1c3a      	adds	r2, r7, #0
   1180e:	1c20      	adds	r0, r4, #0
   11810:	2102      	movs	r1, #2
   11812:	3218      	adds	r2, #24
   11814:	4798      	blx	r3
   11816:	e003      	b.n	11820 <mqtt_publish+0x178>
   11818:	2580      	movs	r5, #128	; 0x80
   1181a:	e000      	b.n	1181e <mqtt_publish+0x176>
   1181c:	250b      	movs	r5, #11
   1181e:	426d      	negs	r5, r5
   11820:	1c28      	adds	r0, r5, #0
   11822:	46bd      	mov	sp, r7
   11824:	b011      	add	sp, #68	; 0x44
   11826:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11828:	000140c3 	.word	0x000140c3
   1182c:	0000921d 	.word	0x0000921d
   11830:	0000d5c5 	.word	0x0000d5c5
   11834:	0001112d 	.word	0x0001112d
   11838:	0000d3d5 	.word	0x0000d3d5
   1183c:	0000d401 	.word	0x0000d401
   11840:	8000007f 	.word	0x8000007f
   11844:	0000d429 	.word	0x0000d429
   11848:	0000d441 	.word	0x0000d441
   1184c:	0000d3e5 	.word	0x0000d3e5

00011850 <mqtt_subscribe>:
   11850:	b5f0      	push	{r4, r5, r6, r7, lr}
   11852:	b08d      	sub	sp, #52	; 0x34
   11854:	af02      	add	r7, sp, #8
   11856:	1c04      	adds	r4, r0, #0
   11858:	60b9      	str	r1, [r7, #8]
   1185a:	607a      	str	r2, [r7, #4]
   1185c:	d101      	bne.n	11862 <mqtt_subscribe+0x12>
   1185e:	2016      	movs	r0, #22
   11860:	e086      	b.n	11970 <mqtt_subscribe+0x120>
   11862:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
   11864:	466a      	mov	r2, sp
   11866:	3307      	adds	r3, #7
   11868:	08db      	lsrs	r3, r3, #3
   1186a:	00db      	lsls	r3, r3, #3
   1186c:	1ad2      	subs	r2, r2, r3
   1186e:	4695      	mov	sp, r2
   11870:	ad02      	add	r5, sp, #8
   11872:	603d      	str	r5, [r7, #0]
   11874:	68bd      	ldr	r5, [r7, #8]
   11876:	2d00      	cmp	r5, #0
   11878:	d0f1      	beq.n	1185e <mqtt_subscribe+0xe>
   1187a:	687d      	ldr	r5, [r7, #4]
   1187c:	2d02      	cmp	r5, #2
   1187e:	d8ee      	bhi.n	1185e <mqtt_subscribe+0xe>
   11880:	1c05      	adds	r5, r0, #0
   11882:	3543      	adds	r5, #67	; 0x43
   11884:	782b      	ldrb	r3, [r5, #0]
   11886:	079a      	lsls	r2, r3, #30
   11888:	d56f      	bpl.n	1196a <mqtt_subscribe+0x11a>
   1188a:	071a      	lsls	r2, r3, #28
   1188c:	d41a      	bmi.n	118c4 <mqtt_subscribe+0x74>
   1188e:	68b8      	ldr	r0, [r7, #8]
   11890:	4d39      	ldr	r5, [pc, #228]	; (11978 <mqtt_subscribe+0x128>)
   11892:	47a8      	blx	r5
   11894:	1c25      	adds	r5, r4, #0
   11896:	3543      	adds	r5, #67	; 0x43
   11898:	782b      	ldrb	r3, [r5, #0]
   1189a:	2208      	movs	r2, #8
   1189c:	4313      	orrs	r3, r2
   1189e:	702b      	strb	r3, [r5, #0]
   118a0:	60fd      	str	r5, [r7, #12]
   118a2:	1d46      	adds	r6, r0, #5
   118a4:	9400      	str	r4, [sp, #0]
   118a6:	1c38      	adds	r0, r7, #0
   118a8:	3014      	adds	r0, #20
   118aa:	6839      	ldr	r1, [r7, #0]
   118ac:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
   118ae:	4b33      	ldr	r3, [pc, #204]	; (1197c <mqtt_subscribe+0x12c>)
   118b0:	4d33      	ldr	r5, [pc, #204]	; (11980 <mqtt_subscribe+0x130>)
   118b2:	47a8      	blx	r5
   118b4:	1c38      	adds	r0, r7, #0
   118b6:	217e      	movs	r1, #126	; 0x7e
   118b8:	3014      	adds	r0, #20
   118ba:	4249      	negs	r1, r1
   118bc:	4b31      	ldr	r3, [pc, #196]	; (11984 <mqtt_subscribe+0x134>)
   118be:	4798      	blx	r3
   118c0:	4d2d      	ldr	r5, [pc, #180]	; (11978 <mqtt_subscribe+0x128>)
   118c2:	e00e      	b.n	118e2 <mqtt_subscribe+0x92>
   118c4:	1c03      	adds	r3, r0, #0
   118c6:	3370      	adds	r3, #112	; 0x70
   118c8:	781b      	ldrb	r3, [r3, #0]
   118ca:	2b00      	cmp	r3, #0
   118cc:	d14f      	bne.n	1196e <mqtt_subscribe+0x11e>
   118ce:	782b      	ldrb	r3, [r5, #0]
   118d0:	071a      	lsls	r2, r3, #28
   118d2:	d5dc      	bpl.n	1188e <mqtt_subscribe+0x3e>
   118d4:	4b2c      	ldr	r3, [pc, #176]	; (11988 <mqtt_subscribe+0x138>)
   118d6:	2000      	movs	r0, #0
   118d8:	4798      	blx	r3
   118da:	6de0      	ldr	r0, [r4, #92]	; 0x5c
   118dc:	4b2b      	ldr	r3, [pc, #172]	; (1198c <mqtt_subscribe+0x13c>)
   118de:	4798      	blx	r3
   118e0:	e7f5      	b.n	118ce <mqtt_subscribe+0x7e>
   118e2:	4b28      	ldr	r3, [pc, #160]	; (11984 <mqtt_subscribe+0x134>)
   118e4:	2e80      	cmp	r6, #128	; 0x80
   118e6:	dd08      	ble.n	118fa <mqtt_subscribe+0xaa>
   118e8:	2180      	movs	r1, #128	; 0x80
   118ea:	4249      	negs	r1, r1
   118ec:	4331      	orrs	r1, r6
   118ee:	1c38      	adds	r0, r7, #0
   118f0:	b249      	sxtb	r1, r1
   118f2:	3014      	adds	r0, #20
   118f4:	4798      	blx	r3
   118f6:	11f6      	asrs	r6, r6, #7
   118f8:	e7f3      	b.n	118e2 <mqtt_subscribe+0x92>
   118fa:	4925      	ldr	r1, [pc, #148]	; (11990 <mqtt_subscribe+0x140>)
   118fc:	4031      	ands	r1, r6
   118fe:	d504      	bpl.n	1190a <mqtt_subscribe+0xba>
   11900:	2280      	movs	r2, #128	; 0x80
   11902:	3901      	subs	r1, #1
   11904:	4252      	negs	r2, r2
   11906:	4311      	orrs	r1, r2
   11908:	3101      	adds	r1, #1
   1190a:	1c38      	adds	r0, r7, #0
   1190c:	b249      	sxtb	r1, r1
   1190e:	3014      	adds	r0, #20
   11910:	4798      	blx	r3
   11912:	8821      	ldrh	r1, [r4, #0]
   11914:	1c38      	adds	r0, r7, #0
   11916:	1c4b      	adds	r3, r1, #1
   11918:	8023      	strh	r3, [r4, #0]
   1191a:	b209      	sxth	r1, r1
   1191c:	3014      	adds	r0, #20
   1191e:	4e1d      	ldr	r6, [pc, #116]	; (11994 <mqtt_subscribe+0x144>)
   11920:	47b0      	blx	r6
   11922:	8823      	ldrh	r3, [r4, #0]
   11924:	2b00      	cmp	r3, #0
   11926:	d101      	bne.n	1192c <mqtt_subscribe+0xdc>
   11928:	2301      	movs	r3, #1
   1192a:	8023      	strh	r3, [r4, #0]
   1192c:	68b8      	ldr	r0, [r7, #8]
   1192e:	47a8      	blx	r5
   11930:	b201      	sxth	r1, r0
   11932:	1c38      	adds	r0, r7, #0
   11934:	3014      	adds	r0, #20
   11936:	47b0      	blx	r6
   11938:	68b8      	ldr	r0, [r7, #8]
   1193a:	47a8      	blx	r5
   1193c:	1c02      	adds	r2, r0, #0
   1193e:	1c38      	adds	r0, r7, #0
   11940:	3014      	adds	r0, #20
   11942:	68b9      	ldr	r1, [r7, #8]
   11944:	4b14      	ldr	r3, [pc, #80]	; (11998 <mqtt_subscribe+0x148>)
   11946:	4798      	blx	r3
   11948:	687d      	ldr	r5, [r7, #4]
   1194a:	1c38      	adds	r0, r7, #0
   1194c:	b269      	sxtb	r1, r5
   1194e:	3014      	adds	r0, #20
   11950:	4b0c      	ldr	r3, [pc, #48]	; (11984 <mqtt_subscribe+0x134>)
   11952:	4798      	blx	r3
   11954:	1c38      	adds	r0, r7, #0
   11956:	3014      	adds	r0, #20
   11958:	4b10      	ldr	r3, [pc, #64]	; (1199c <mqtt_subscribe+0x14c>)
   1195a:	4798      	blx	r3
   1195c:	68fd      	ldr	r5, [r7, #12]
   1195e:	2208      	movs	r2, #8
   11960:	782b      	ldrb	r3, [r5, #0]
   11962:	2000      	movs	r0, #0
   11964:	4393      	bics	r3, r2
   11966:	702b      	strb	r3, [r5, #0]
   11968:	e003      	b.n	11972 <mqtt_subscribe+0x122>
   1196a:	2080      	movs	r0, #128	; 0x80
   1196c:	e000      	b.n	11970 <mqtt_subscribe+0x120>
   1196e:	200b      	movs	r0, #11
   11970:	4240      	negs	r0, r0
   11972:	46bd      	mov	sp, r7
   11974:	b00b      	add	sp, #44	; 0x2c
   11976:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11978:	000140c3 	.word	0x000140c3
   1197c:	0001112d 	.word	0x0001112d
   11980:	0000d3d5 	.word	0x0000d3d5
   11984:	0000d401 	.word	0x0000d401
   11988:	0000921d 	.word	0x0000921d
   1198c:	0000d5c5 	.word	0x0000d5c5
   11990:	8000007f 	.word	0x8000007f
   11994:	0000d429 	.word	0x0000d429
   11998:	0000d441 	.word	0x0000d441
   1199c:	0000d3e5 	.word	0x0000d3e5

000119a0 <_mqtt_ping>:
   119a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   119a2:	23c0      	movs	r3, #192	; 0xc0
   119a4:	a901      	add	r1, sp, #4
   119a6:	2500      	movs	r5, #0
   119a8:	700b      	strb	r3, [r1, #0]
   119aa:	704d      	strb	r5, [r1, #1]
   119ac:	42a8      	cmp	r0, r5
   119ae:	d019      	beq.n	119e4 <_mqtt_ping+0x44>
   119b0:	1c04      	adds	r4, r0, #0
   119b2:	3443      	adds	r4, #67	; 0x43
   119b4:	7823      	ldrb	r3, [r4, #0]
   119b6:	079a      	lsls	r2, r3, #30
   119b8:	d516      	bpl.n	119e8 <_mqtt_ping+0x48>
   119ba:	071a      	lsls	r2, r3, #28
   119bc:	d416      	bmi.n	119ec <_mqtt_ping+0x4c>
   119be:	2608      	movs	r6, #8
   119c0:	4333      	orrs	r3, r6
   119c2:	7023      	strb	r3, [r4, #0]
   119c4:	7880      	ldrb	r0, [r0, #2]
   119c6:	1c2b      	adds	r3, r5, #0
   119c8:	b240      	sxtb	r0, r0
   119ca:	2202      	movs	r2, #2
   119cc:	4f09      	ldr	r7, [pc, #36]	; (119f4 <_mqtt_ping+0x54>)
   119ce:	47b8      	blx	r7
   119d0:	1c2b      	adds	r3, r5, #0
   119d2:	42a8      	cmp	r0, r5
   119d4:	da0c      	bge.n	119f0 <_mqtt_ping+0x50>
   119d6:	7823      	ldrb	r3, [r4, #0]
   119d8:	43b3      	bics	r3, r6
   119da:	7023      	strb	r3, [r4, #0]
   119dc:	4b06      	ldr	r3, [pc, #24]	; (119f8 <_mqtt_ping+0x58>)
   119de:	4798      	blx	r3
   119e0:	1c03      	adds	r3, r0, #0
   119e2:	e005      	b.n	119f0 <_mqtt_ping+0x50>
   119e4:	2316      	movs	r3, #22
   119e6:	e002      	b.n	119ee <_mqtt_ping+0x4e>
   119e8:	2380      	movs	r3, #128	; 0x80
   119ea:	e000      	b.n	119ee <_mqtt_ping+0x4e>
   119ec:	230b      	movs	r3, #11
   119ee:	425b      	negs	r3, r3
   119f0:	1c18      	adds	r0, r3, #0
   119f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   119f4:	0000afbd 	.word	0x0000afbd
   119f8:	000110dd 	.word	0x000110dd

000119fc <mqtt_timer_callback>:
   119fc:	b570      	push	{r4, r5, r6, lr}
   119fe:	1c05      	adds	r5, r0, #0
   11a00:	b086      	sub	sp, #24
   11a02:	1c0e      	adds	r6, r1, #0
   11a04:	1c14      	adds	r4, r2, #0
   11a06:	2800      	cmp	r0, #0
   11a08:	d012      	beq.n	11a30 <mqtt_timer_callback+0x34>
   11a0a:	2a00      	cmp	r2, #0
   11a0c:	d010      	beq.n	11a30 <mqtt_timer_callback+0x34>
   11a0e:	1c10      	adds	r0, r2, #0
   11a10:	4b08      	ldr	r3, [pc, #32]	; (11a34 <mqtt_timer_callback+0x38>)
   11a12:	4798      	blx	r3
   11a14:	2800      	cmp	r0, #0
   11a16:	da04      	bge.n	11a22 <mqtt_timer_callback+0x26>
   11a18:	1c28      	adds	r0, r5, #0
   11a1a:	1c31      	adds	r1, r6, #0
   11a1c:	2200      	movs	r2, #0
   11a1e:	4b06      	ldr	r3, [pc, #24]	; (11a38 <mqtt_timer_callback+0x3c>)
   11a20:	e005      	b.n	11a2e <mqtt_timer_callback+0x32>
   11a22:	6d63      	ldr	r3, [r4, #84]	; 0x54
   11a24:	2b00      	cmp	r3, #0
   11a26:	d003      	beq.n	11a30 <mqtt_timer_callback+0x34>
   11a28:	1c20      	adds	r0, r4, #0
   11a2a:	2107      	movs	r1, #7
   11a2c:	aa01      	add	r2, sp, #4
   11a2e:	4798      	blx	r3
   11a30:	b006      	add	sp, #24
   11a32:	bd70      	pop	{r4, r5, r6, pc}
   11a34:	000119a1 	.word	0x000119a1
   11a38:	0000d589 	.word	0x0000d589

00011a3c <_mqtt_puback>:
   11a3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   11a3e:	2302      	movs	r3, #2
   11a40:	ac01      	add	r4, sp, #4
   11a42:	2700      	movs	r7, #0
   11a44:	7063      	strb	r3, [r4, #1]
   11a46:	42b8      	cmp	r0, r7
   11a48:	d01e      	beq.n	11a88 <_mqtt_puback+0x4c>
   11a4a:	1c05      	adds	r5, r0, #0
   11a4c:	3543      	adds	r5, #67	; 0x43
   11a4e:	782b      	ldrb	r3, [r5, #0]
   11a50:	079e      	lsls	r6, r3, #30
   11a52:	d51b      	bpl.n	11a8c <_mqtt_puback+0x50>
   11a54:	071e      	lsls	r6, r3, #28
   11a56:	d41b      	bmi.n	11a90 <_mqtt_puback+0x54>
   11a58:	2608      	movs	r6, #8
   11a5a:	4333      	orrs	r3, r6
   11a5c:	702b      	strb	r3, [r5, #0]
   11a5e:	7880      	ldrb	r0, [r0, #2]
   11a60:	7021      	strb	r1, [r4, #0]
   11a62:	0a11      	lsrs	r1, r2, #8
   11a64:	70a1      	strb	r1, [r4, #2]
   11a66:	70e2      	strb	r2, [r4, #3]
   11a68:	1c21      	adds	r1, r4, #0
   11a6a:	1c3b      	adds	r3, r7, #0
   11a6c:	b240      	sxtb	r0, r0
   11a6e:	2204      	movs	r2, #4
   11a70:	4c09      	ldr	r4, [pc, #36]	; (11a98 <_mqtt_puback+0x5c>)
   11a72:	47a0      	blx	r4
   11a74:	1c3b      	adds	r3, r7, #0
   11a76:	42b8      	cmp	r0, r7
   11a78:	da0c      	bge.n	11a94 <_mqtt_puback+0x58>
   11a7a:	782b      	ldrb	r3, [r5, #0]
   11a7c:	43b3      	bics	r3, r6
   11a7e:	702b      	strb	r3, [r5, #0]
   11a80:	4b06      	ldr	r3, [pc, #24]	; (11a9c <_mqtt_puback+0x60>)
   11a82:	4798      	blx	r3
   11a84:	1c03      	adds	r3, r0, #0
   11a86:	e005      	b.n	11a94 <_mqtt_puback+0x58>
   11a88:	2316      	movs	r3, #22
   11a8a:	e002      	b.n	11a92 <_mqtt_puback+0x56>
   11a8c:	2380      	movs	r3, #128	; 0x80
   11a8e:	e000      	b.n	11a92 <_mqtt_puback+0x56>
   11a90:	230b      	movs	r3, #11
   11a92:	425b      	negs	r3, r3
   11a94:	1c18      	adds	r0, r3, #0
   11a96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   11a98:	0000afbd 	.word	0x0000afbd
   11a9c:	000110dd 	.word	0x000110dd

00011aa0 <mqtt_clear_conn>:
   11aa0:	b530      	push	{r4, r5, lr}
   11aa2:	1c04      	adds	r4, r0, #0
   11aa4:	b087      	sub	sp, #28
   11aa6:	2800      	cmp	r0, #0
   11aa8:	d01c      	beq.n	11ae4 <mqtt_clear_conn+0x44>
   11aaa:	2002      	movs	r0, #2
   11aac:	4b0e      	ldr	r3, [pc, #56]	; (11ae8 <mqtt_clear_conn+0x48>)
   11aae:	5620      	ldrsb	r0, [r4, r0]
   11ab0:	4798      	blx	r3
   11ab2:	1c23      	adds	r3, r4, #0
   11ab4:	3343      	adds	r3, #67	; 0x43
   11ab6:	781a      	ldrb	r2, [r3, #0]
   11ab8:	21fc      	movs	r1, #252	; 0xfc
   11aba:	0795      	lsls	r5, r2, #30
   11abc:	400a      	ands	r2, r1
   11abe:	701a      	strb	r2, [r3, #0]
   11ac0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   11ac2:	6de0      	ldr	r0, [r4, #92]	; 0x5c
   11ac4:	9301      	str	r3, [sp, #4]
   11ac6:	2300      	movs	r3, #0
   11ac8:	64e3      	str	r3, [r4, #76]	; 0x4c
   11aca:	6d21      	ldr	r1, [r4, #80]	; 0x50
   11acc:	4b07      	ldr	r3, [pc, #28]	; (11aec <mqtt_clear_conn+0x4c>)
   11ace:	4798      	blx	r3
   11ad0:	6d63      	ldr	r3, [r4, #84]	; 0x54
   11ad2:	0fed      	lsrs	r5, r5, #31
   11ad4:	2b00      	cmp	r3, #0
   11ad6:	d005      	beq.n	11ae4 <mqtt_clear_conn+0x44>
   11ad8:	2d00      	cmp	r5, #0
   11ada:	d003      	beq.n	11ae4 <mqtt_clear_conn+0x44>
   11adc:	1c20      	adds	r0, r4, #0
   11ade:	2105      	movs	r1, #5
   11ae0:	aa01      	add	r2, sp, #4
   11ae2:	4798      	blx	r3
   11ae4:	b007      	add	sp, #28
   11ae6:	bd30      	pop	{r4, r5, pc}
   11ae8:	0000b0e9 	.word	0x0000b0e9
   11aec:	0000d5b5 	.word	0x0000d5b5

00011af0 <mqtt_disconnect>:
   11af0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   11af2:	23e0      	movs	r3, #224	; 0xe0
   11af4:	ae01      	add	r6, sp, #4
   11af6:	2700      	movs	r7, #0
   11af8:	1c05      	adds	r5, r0, #0
   11afa:	7033      	strb	r3, [r6, #0]
   11afc:	7077      	strb	r7, [r6, #1]
   11afe:	42b8      	cmp	r0, r7
   11b00:	d036      	beq.n	11b70 <mqtt_disconnect+0x80>
   11b02:	1c04      	adds	r4, r0, #0
   11b04:	3443      	adds	r4, #67	; 0x43
   11b06:	7823      	ldrb	r3, [r4, #0]
   11b08:	079a      	lsls	r2, r3, #30
   11b0a:	d533      	bpl.n	11b74 <mqtt_disconnect+0x84>
   11b0c:	42b9      	cmp	r1, r7
   11b0e:	d12b      	bne.n	11b68 <mqtt_disconnect+0x78>
   11b10:	071a      	lsls	r2, r3, #28
   11b12:	d414      	bmi.n	11b3e <mqtt_disconnect+0x4e>
   11b14:	7823      	ldrb	r3, [r4, #0]
   11b16:	2210      	movs	r2, #16
   11b18:	4313      	orrs	r3, r2
   11b1a:	2708      	movs	r7, #8
   11b1c:	433b      	orrs	r3, r7
   11b1e:	7023      	strb	r3, [r4, #0]
   11b20:	2002      	movs	r0, #2
   11b22:	5628      	ldrsb	r0, [r5, r0]
   11b24:	1c31      	adds	r1, r6, #0
   11b26:	2202      	movs	r2, #2
   11b28:	2300      	movs	r3, #0
   11b2a:	4d15      	ldr	r5, [pc, #84]	; (11b80 <mqtt_disconnect+0x90>)
   11b2c:	47a8      	blx	r5
   11b2e:	2800      	cmp	r0, #0
   11b30:	da14      	bge.n	11b5c <mqtt_disconnect+0x6c>
   11b32:	7823      	ldrb	r3, [r4, #0]
   11b34:	43bb      	bics	r3, r7
   11b36:	7023      	strb	r3, [r4, #0]
   11b38:	4b12      	ldr	r3, [pc, #72]	; (11b84 <mqtt_disconnect+0x94>)
   11b3a:	4798      	blx	r3
   11b3c:	e01e      	b.n	11b7c <mqtt_disconnect+0x8c>
   11b3e:	1c03      	adds	r3, r0, #0
   11b40:	3370      	adds	r3, #112	; 0x70
   11b42:	781b      	ldrb	r3, [r3, #0]
   11b44:	2b00      	cmp	r3, #0
   11b46:	d117      	bne.n	11b78 <mqtt_disconnect+0x88>
   11b48:	7823      	ldrb	r3, [r4, #0]
   11b4a:	071a      	lsls	r2, r3, #28
   11b4c:	d5e2      	bpl.n	11b14 <mqtt_disconnect+0x24>
   11b4e:	4b0e      	ldr	r3, [pc, #56]	; (11b88 <mqtt_disconnect+0x98>)
   11b50:	2000      	movs	r0, #0
   11b52:	4798      	blx	r3
   11b54:	6de8      	ldr	r0, [r5, #92]	; 0x5c
   11b56:	4b0d      	ldr	r3, [pc, #52]	; (11b8c <mqtt_disconnect+0x9c>)
   11b58:	4798      	blx	r3
   11b5a:	e7f5      	b.n	11b48 <mqtt_disconnect+0x58>
   11b5c:	7823      	ldrb	r3, [r4, #0]
   11b5e:	2202      	movs	r2, #2
   11b60:	4393      	bics	r3, r2
   11b62:	7023      	strb	r3, [r4, #0]
   11b64:	2000      	movs	r0, #0
   11b66:	e009      	b.n	11b7c <mqtt_disconnect+0x8c>
   11b68:	4b09      	ldr	r3, [pc, #36]	; (11b90 <mqtt_disconnect+0xa0>)
   11b6a:	4798      	blx	r3
   11b6c:	1c38      	adds	r0, r7, #0
   11b6e:	e005      	b.n	11b7c <mqtt_disconnect+0x8c>
   11b70:	2016      	movs	r0, #22
   11b72:	e002      	b.n	11b7a <mqtt_disconnect+0x8a>
   11b74:	2080      	movs	r0, #128	; 0x80
   11b76:	e000      	b.n	11b7a <mqtt_disconnect+0x8a>
   11b78:	200b      	movs	r0, #11
   11b7a:	4240      	negs	r0, r0
   11b7c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   11b7e:	46c0      	nop			; (mov r8, r8)
   11b80:	0000afbd 	.word	0x0000afbd
   11b84:	000110dd 	.word	0x000110dd
   11b88:	0000921d 	.word	0x0000921d
   11b8c:	0000d5c5 	.word	0x0000d5c5
   11b90:	00011aa1 	.word	0x00011aa1

00011b94 <_mqtt_recv_handler>:
   11b94:	b5f0      	push	{r4, r5, r6, r7, lr}
   11b96:	1c04      	adds	r4, r0, #0
   11b98:	6e40      	ldr	r0, [r0, #100]	; 0x64
   11b9a:	230f      	movs	r3, #15
   11b9c:	7802      	ldrb	r2, [r0, #0]
   11b9e:	b087      	sub	sp, #28
   11ba0:	1c15      	adds	r5, r2, #0
   11ba2:	439d      	bics	r5, r3
   11ba4:	2d50      	cmp	r5, #80	; 0x50
   11ba6:	d100      	bne.n	11baa <_mqtt_recv_handler+0x16>
   11ba8:	e098      	b.n	11cdc <_mqtt_recv_handler+0x148>
   11baa:	d808      	bhi.n	11bbe <_mqtt_recv_handler+0x2a>
   11bac:	2d30      	cmp	r5, #48	; 0x30
   11bae:	d03f      	beq.n	11c30 <_mqtt_recv_handler+0x9c>
   11bb0:	2d40      	cmp	r5, #64	; 0x40
   11bb2:	d100      	bne.n	11bb6 <_mqtt_recv_handler+0x22>
   11bb4:	e0b3      	b.n	11d1e <_mqtt_recv_handler+0x18a>
   11bb6:	2d20      	cmp	r5, #32
   11bb8:	d000      	beq.n	11bbc <_mqtt_recv_handler+0x28>
   11bba:	e0c3      	b.n	11d44 <_mqtt_recv_handler+0x1b0>
   11bbc:	e00e      	b.n	11bdc <_mqtt_recv_handler+0x48>
   11bbe:	2d70      	cmp	r5, #112	; 0x70
   11bc0:	d100      	bne.n	11bc4 <_mqtt_recv_handler+0x30>
   11bc2:	e0ac      	b.n	11d1e <_mqtt_recv_handler+0x18a>
   11bc4:	d803      	bhi.n	11bce <_mqtt_recv_handler+0x3a>
   11bc6:	2d60      	cmp	r5, #96	; 0x60
   11bc8:	d100      	bne.n	11bcc <_mqtt_recv_handler+0x38>
   11bca:	e096      	b.n	11cfa <_mqtt_recv_handler+0x166>
   11bcc:	e0ba      	b.n	11d44 <_mqtt_recv_handler+0x1b0>
   11bce:	2d90      	cmp	r5, #144	; 0x90
   11bd0:	d100      	bne.n	11bd4 <_mqtt_recv_handler+0x40>
   11bd2:	e0aa      	b.n	11d2a <_mqtt_recv_handler+0x196>
   11bd4:	2db0      	cmp	r5, #176	; 0xb0
   11bd6:	d100      	bne.n	11bda <_mqtt_recv_handler+0x46>
   11bd8:	e0ad      	b.n	11d36 <_mqtt_recv_handler+0x1a2>
   11bda:	e0b3      	b.n	11d44 <_mqtt_recv_handler+0x1b0>
   11bdc:	aa01      	add	r2, sp, #4
   11bde:	2303      	movs	r3, #3
   11be0:	2901      	cmp	r1, #1
   11be2:	d900      	bls.n	11be6 <_mqtt_recv_handler+0x52>
   11be4:	78c3      	ldrb	r3, [r0, #3]
   11be6:	7013      	strb	r3, [r2, #0]
   11be8:	7813      	ldrb	r3, [r2, #0]
   11bea:	2b00      	cmp	r3, #0
   11bec:	d00d      	beq.n	11c0a <_mqtt_recv_handler+0x76>
   11bee:	6d63      	ldr	r3, [r4, #84]	; 0x54
   11bf0:	2b00      	cmp	r3, #0
   11bf2:	d002      	beq.n	11bfa <_mqtt_recv_handler+0x66>
   11bf4:	1c20      	adds	r0, r4, #0
   11bf6:	2101      	movs	r1, #1
   11bf8:	4798      	blx	r3
   11bfa:	236f      	movs	r3, #111	; 0x6f
   11bfc:	425b      	negs	r3, r3
   11bfe:	64e3      	str	r3, [r4, #76]	; 0x4c
   11c00:	1c20      	adds	r0, r4, #0
   11c02:	2100      	movs	r1, #0
   11c04:	4b50      	ldr	r3, [pc, #320]	; (11d48 <_mqtt_recv_handler+0x1b4>)
   11c06:	4798      	blx	r3
   11c08:	e09c      	b.n	11d44 <_mqtt_recv_handler+0x1b0>
   11c0a:	1c23      	adds	r3, r4, #0
   11c0c:	3343      	adds	r3, #67	; 0x43
   11c0e:	7819      	ldrb	r1, [r3, #0]
   11c10:	0789      	lsls	r1, r1, #30
   11c12:	0fc9      	lsrs	r1, r1, #31
   11c14:	d105      	bne.n	11c22 <_mqtt_recv_handler+0x8e>
   11c16:	781a      	ldrb	r2, [r3, #0]
   11c18:	64e1      	str	r1, [r4, #76]	; 0x4c
   11c1a:	2102      	movs	r1, #2
   11c1c:	430a      	orrs	r2, r1
   11c1e:	701a      	strb	r2, [r3, #0]
   11c20:	e090      	b.n	11d44 <_mqtt_recv_handler+0x1b0>
   11c22:	6d63      	ldr	r3, [r4, #84]	; 0x54
   11c24:	2b00      	cmp	r3, #0
   11c26:	d100      	bne.n	11c2a <_mqtt_recv_handler+0x96>
   11c28:	e08c      	b.n	11d44 <_mqtt_recv_handler+0x1b0>
   11c2a:	1c20      	adds	r0, r4, #0
   11c2c:	2101      	movs	r1, #1
   11c2e:	e088      	b.n	11d42 <_mqtt_recv_handler+0x1ae>
   11c30:	ad01      	add	r5, sp, #4
   11c32:	0713      	lsls	r3, r2, #28
   11c34:	7c2a      	ldrb	r2, [r5, #16]
   11c36:	0fdb      	lsrs	r3, r3, #31
   11c38:	2604      	movs	r6, #4
   11c3a:	009b      	lsls	r3, r3, #2
   11c3c:	43b2      	bics	r2, r6
   11c3e:	431a      	orrs	r2, r3
   11c40:	742a      	strb	r2, [r5, #16]
   11c42:	7807      	ldrb	r7, [r0, #0]
   11c44:	2303      	movs	r3, #3
   11c46:	b2d2      	uxtb	r2, r2
   11c48:	087f      	lsrs	r7, r7, #1
   11c4a:	439a      	bics	r2, r3
   11c4c:	401f      	ands	r7, r3
   11c4e:	1c13      	adds	r3, r2, #0
   11c50:	433b      	orrs	r3, r7
   11c52:	742b      	strb	r3, [r5, #16]
   11c54:	1c43      	adds	r3, r0, #1
   11c56:	7818      	ldrb	r0, [r3, #0]
   11c58:	1c5a      	adds	r2, r3, #1
   11c5a:	287f      	cmp	r0, #127	; 0x7f
   11c5c:	d901      	bls.n	11c62 <_mqtt_recv_handler+0xce>
   11c5e:	1c13      	adds	r3, r2, #0
   11c60:	e7f9      	b.n	11c56 <_mqtt_recv_handler+0xc2>
   11c62:	7858      	ldrb	r0, [r3, #1]
   11c64:	789e      	ldrb	r6, [r3, #2]
   11c66:	0200      	lsls	r0, r0, #8
   11c68:	4330      	orrs	r0, r6
   11c6a:	3303      	adds	r3, #3
   11c6c:	2600      	movs	r6, #0
   11c6e:	6068      	str	r0, [r5, #4]
   11c70:	9301      	str	r3, [sp, #4]
   11c72:	1818      	adds	r0, r3, r0
   11c74:	42b7      	cmp	r7, r6
   11c76:	d004      	beq.n	11c82 <_mqtt_recv_handler+0xee>
   11c78:	7806      	ldrb	r6, [r0, #0]
   11c7a:	7843      	ldrb	r3, [r0, #1]
   11c7c:	0236      	lsls	r6, r6, #8
   11c7e:	431e      	orrs	r6, r3
   11c80:	3002      	adds	r0, #2
   11c82:	1851      	adds	r1, r2, r1
   11c84:	6d63      	ldr	r3, [r4, #84]	; 0x54
   11c86:	60a8      	str	r0, [r5, #8]
   11c88:	1a08      	subs	r0, r1, r0
   11c8a:	60e8      	str	r0, [r5, #12]
   11c8c:	2b00      	cmp	r3, #0
   11c8e:	d003      	beq.n	11c98 <_mqtt_recv_handler+0x104>
   11c90:	1c20      	adds	r0, r4, #0
   11c92:	2106      	movs	r1, #6
   11c94:	1c2a      	adds	r2, r5, #0
   11c96:	4798      	blx	r3
   11c98:	7c2b      	ldrb	r3, [r5, #16]
   11c9a:	079b      	lsls	r3, r3, #30
   11c9c:	0f9b      	lsrs	r3, r3, #30
   11c9e:	2b01      	cmp	r3, #1
   11ca0:	d10b      	bne.n	11cba <_mqtt_recv_handler+0x126>
   11ca2:	b2b6      	uxth	r6, r6
   11ca4:	1c20      	adds	r0, r4, #0
   11ca6:	2140      	movs	r1, #64	; 0x40
   11ca8:	1c32      	adds	r2, r6, #0
   11caa:	4b28      	ldr	r3, [pc, #160]	; (11d4c <_mqtt_recv_handler+0x1b8>)
   11cac:	4798      	blx	r3
   11cae:	2800      	cmp	r0, #0
   11cb0:	d048      	beq.n	11d44 <_mqtt_recv_handler+0x1b0>
   11cb2:	1c23      	adds	r3, r4, #0
   11cb4:	3348      	adds	r3, #72	; 0x48
   11cb6:	2240      	movs	r2, #64	; 0x40
   11cb8:	e00c      	b.n	11cd4 <_mqtt_recv_handler+0x140>
   11cba:	2b02      	cmp	r3, #2
   11cbc:	d142      	bne.n	11d44 <_mqtt_recv_handler+0x1b0>
   11cbe:	b2b6      	uxth	r6, r6
   11cc0:	1c20      	adds	r0, r4, #0
   11cc2:	2150      	movs	r1, #80	; 0x50
   11cc4:	1c32      	adds	r2, r6, #0
   11cc6:	4b21      	ldr	r3, [pc, #132]	; (11d4c <_mqtt_recv_handler+0x1b8>)
   11cc8:	4798      	blx	r3
   11cca:	2800      	cmp	r0, #0
   11ccc:	d03a      	beq.n	11d44 <_mqtt_recv_handler+0x1b0>
   11cce:	1c23      	adds	r3, r4, #0
   11cd0:	3348      	adds	r3, #72	; 0x48
   11cd2:	2250      	movs	r2, #80	; 0x50
   11cd4:	344a      	adds	r4, #74	; 0x4a
   11cd6:	701a      	strb	r2, [r3, #0]
   11cd8:	8026      	strh	r6, [r4, #0]
   11cda:	e033      	b.n	11d44 <_mqtt_recv_handler+0x1b0>
   11cdc:	7885      	ldrb	r5, [r0, #2]
   11cde:	78c3      	ldrb	r3, [r0, #3]
   11ce0:	022d      	lsls	r5, r5, #8
   11ce2:	431d      	orrs	r5, r3
   11ce4:	1c20      	adds	r0, r4, #0
   11ce6:	2162      	movs	r1, #98	; 0x62
   11ce8:	1c2a      	adds	r2, r5, #0
   11cea:	4b18      	ldr	r3, [pc, #96]	; (11d4c <_mqtt_recv_handler+0x1b8>)
   11cec:	4798      	blx	r3
   11cee:	2800      	cmp	r0, #0
   11cf0:	d028      	beq.n	11d44 <_mqtt_recv_handler+0x1b0>
   11cf2:	1c23      	adds	r3, r4, #0
   11cf4:	3348      	adds	r3, #72	; 0x48
   11cf6:	2260      	movs	r2, #96	; 0x60
   11cf8:	e00d      	b.n	11d16 <_mqtt_recv_handler+0x182>
   11cfa:	7885      	ldrb	r5, [r0, #2]
   11cfc:	78c3      	ldrb	r3, [r0, #3]
   11cfe:	022d      	lsls	r5, r5, #8
   11d00:	431d      	orrs	r5, r3
   11d02:	1c20      	adds	r0, r4, #0
   11d04:	2170      	movs	r1, #112	; 0x70
   11d06:	1c2a      	adds	r2, r5, #0
   11d08:	4b10      	ldr	r3, [pc, #64]	; (11d4c <_mqtt_recv_handler+0x1b8>)
   11d0a:	4798      	blx	r3
   11d0c:	2800      	cmp	r0, #0
   11d0e:	d019      	beq.n	11d44 <_mqtt_recv_handler+0x1b0>
   11d10:	1c23      	adds	r3, r4, #0
   11d12:	3348      	adds	r3, #72	; 0x48
   11d14:	2270      	movs	r2, #112	; 0x70
   11d16:	344a      	adds	r4, #74	; 0x4a
   11d18:	701a      	strb	r2, [r3, #0]
   11d1a:	8025      	strh	r5, [r4, #0]
   11d1c:	e012      	b.n	11d44 <_mqtt_recv_handler+0x1b0>
   11d1e:	6d63      	ldr	r3, [r4, #84]	; 0x54
   11d20:	2b00      	cmp	r3, #0
   11d22:	d00f      	beq.n	11d44 <_mqtt_recv_handler+0x1b0>
   11d24:	1c20      	adds	r0, r4, #0
   11d26:	2102      	movs	r1, #2
   11d28:	e00a      	b.n	11d40 <_mqtt_recv_handler+0x1ac>
   11d2a:	6d63      	ldr	r3, [r4, #84]	; 0x54
   11d2c:	2b00      	cmp	r3, #0
   11d2e:	d009      	beq.n	11d44 <_mqtt_recv_handler+0x1b0>
   11d30:	1c20      	adds	r0, r4, #0
   11d32:	2103      	movs	r1, #3
   11d34:	e004      	b.n	11d40 <_mqtt_recv_handler+0x1ac>
   11d36:	6d63      	ldr	r3, [r4, #84]	; 0x54
   11d38:	2b00      	cmp	r3, #0
   11d3a:	d003      	beq.n	11d44 <_mqtt_recv_handler+0x1b0>
   11d3c:	1c20      	adds	r0, r4, #0
   11d3e:	2104      	movs	r1, #4
   11d40:	aa01      	add	r2, sp, #4
   11d42:	4798      	blx	r3
   11d44:	b007      	add	sp, #28
   11d46:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11d48:	00011af1 	.word	0x00011af1
   11d4c:	00011a3d 	.word	0x00011a3d

00011d50 <mqtt_recv_packet>:
   11d50:	b538      	push	{r3, r4, r5, lr}
   11d52:	1e04      	subs	r4, r0, #0
   11d54:	d017      	beq.n	11d86 <mqtt_recv_packet+0x36>
   11d56:	6c42      	ldr	r2, [r0, #68]	; 0x44
   11d58:	6e83      	ldr	r3, [r0, #104]	; 0x68
   11d5a:	429a      	cmp	r2, r3
   11d5c:	d906      	bls.n	11d6c <mqtt_recv_packet+0x1c>
   11d5e:	238b      	movs	r3, #139	; 0x8b
   11d60:	425b      	negs	r3, r3
   11d62:	64c3      	str	r3, [r0, #76]	; 0x4c
   11d64:	2100      	movs	r1, #0
   11d66:	4b08      	ldr	r3, [pc, #32]	; (11d88 <mqtt_recv_packet+0x38>)
   11d68:	4798      	blx	r3
   11d6a:	e00c      	b.n	11d86 <mqtt_recv_packet+0x36>
   11d6c:	6c62      	ldr	r2, [r4, #68]	; 0x44
   11d6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
   11d70:	2002      	movs	r0, #2
   11d72:	1899      	adds	r1, r3, r2
   11d74:	6ea3      	ldr	r3, [r4, #104]	; 0x68
   11d76:	5620      	ldrsb	r0, [r4, r0]
   11d78:	1a9a      	subs	r2, r3, r2
   11d7a:	b292      	uxth	r2, r2
   11d7c:	2300      	movs	r3, #0
   11d7e:	4d03      	ldr	r5, [pc, #12]	; (11d8c <mqtt_recv_packet+0x3c>)
   11d80:	47a8      	blx	r5
   11d82:	2800      	cmp	r0, #0
   11d84:	d1f2      	bne.n	11d6c <mqtt_recv_packet+0x1c>
   11d86:	bd38      	pop	{r3, r4, r5, pc}
   11d88:	00011af1 	.word	0x00011af1
   11d8c:	0000b055 	.word	0x0000b055

00011d90 <mqtt_recved_packet>:
   11d90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   11d92:	1e04      	subs	r4, r0, #0
   11d94:	d042      	beq.n	11e1c <mqtt_recved_packet+0x8c>
   11d96:	6c63      	ldr	r3, [r4, #68]	; 0x44
   11d98:	6e67      	ldr	r7, [r4, #100]	; 0x64
   11d9a:	18ca      	adds	r2, r1, r3
   11d9c:	2301      	movs	r3, #1
   11d9e:	9701      	str	r7, [sp, #4]
   11da0:	6462      	str	r2, [r4, #68]	; 0x44
   11da2:	2600      	movs	r6, #0
   11da4:	1c1d      	adds	r5, r3, #0
   11da6:	42a9      	cmp	r1, r5
   11da8:	dc03      	bgt.n	11db2 <mqtt_recved_packet+0x22>
   11daa:	1c20      	adds	r0, r4, #0
   11dac:	4b1c      	ldr	r3, [pc, #112]	; (11e20 <mqtt_recved_packet+0x90>)
   11dae:	4798      	blx	r3
   11db0:	e034      	b.n	11e1c <mqtt_recved_packet+0x8c>
   11db2:	9f01      	ldr	r7, [sp, #4]
   11db4:	5d78      	ldrb	r0, [r7, r5]
   11db6:	01df      	lsls	r7, r3, #7
   11db8:	46bc      	mov	ip, r7
   11dba:	2d03      	cmp	r5, #3
   11dbc:	d101      	bne.n	11dc2 <mqtt_recved_packet+0x32>
   11dbe:	234d      	movs	r3, #77	; 0x4d
   11dc0:	e00e      	b.n	11de0 <mqtt_recved_packet+0x50>
   11dc2:	277f      	movs	r7, #127	; 0x7f
   11dc4:	4007      	ands	r7, r0
   11dc6:	437b      	muls	r3, r7
   11dc8:	b240      	sxtb	r0, r0
   11dca:	3501      	adds	r5, #1
   11dcc:	18f6      	adds	r6, r6, r3
   11dce:	2800      	cmp	r0, #0
   11dd0:	da01      	bge.n	11dd6 <mqtt_recved_packet+0x46>
   11dd2:	4663      	mov	r3, ip
   11dd4:	e7e7      	b.n	11da6 <mqtt_recved_packet+0x16>
   11dd6:	6ea3      	ldr	r3, [r4, #104]	; 0x68
   11dd8:	19af      	adds	r7, r5, r6
   11dda:	429f      	cmp	r7, r3
   11ddc:	d907      	bls.n	11dee <mqtt_recved_packet+0x5e>
   11dde:	238b      	movs	r3, #139	; 0x8b
   11de0:	425b      	negs	r3, r3
   11de2:	64e3      	str	r3, [r4, #76]	; 0x4c
   11de4:	1c20      	adds	r0, r4, #0
   11de6:	2100      	movs	r1, #0
   11de8:	4b0e      	ldr	r3, [pc, #56]	; (11e24 <mqtt_recved_packet+0x94>)
   11dea:	4798      	blx	r3
   11dec:	e016      	b.n	11e1c <mqtt_recved_packet+0x8c>
   11dee:	42ba      	cmp	r2, r7
   11df0:	d314      	bcc.n	11e1c <mqtt_recved_packet+0x8c>
   11df2:	4b0d      	ldr	r3, [pc, #52]	; (11e28 <mqtt_recved_packet+0x98>)
   11df4:	1c20      	adds	r0, r4, #0
   11df6:	1c31      	adds	r1, r6, #0
   11df8:	4798      	blx	r3
   11dfa:	6c63      	ldr	r3, [r4, #68]	; 0x44
   11dfc:	42bb      	cmp	r3, r7
   11dfe:	d102      	bne.n	11e06 <mqtt_recved_packet+0x76>
   11e00:	2300      	movs	r3, #0
   11e02:	6463      	str	r3, [r4, #68]	; 0x44
   11e04:	e00a      	b.n	11e1c <mqtt_recved_packet+0x8c>
   11e06:	1b9e      	subs	r6, r3, r6
   11e08:	9b01      	ldr	r3, [sp, #4]
   11e0a:	1b75      	subs	r5, r6, r5
   11e0c:	19d9      	adds	r1, r3, r7
   11e0e:	1c18      	adds	r0, r3, #0
   11e10:	1c2a      	adds	r2, r5, #0
   11e12:	4b06      	ldr	r3, [pc, #24]	; (11e2c <mqtt_recved_packet+0x9c>)
   11e14:	4798      	blx	r3
   11e16:	6465      	str	r5, [r4, #68]	; 0x44
   11e18:	2100      	movs	r1, #0
   11e1a:	e7bc      	b.n	11d96 <mqtt_recved_packet+0x6>
   11e1c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   11e1e:	46c0      	nop			; (mov r8, r8)
   11e20:	00011d51 	.word	0x00011d51
   11e24:	00011af1 	.word	0x00011af1
   11e28:	00011b95 	.word	0x00011b95
   11e2c:	00013bdb 	.word	0x00013bdb

00011e30 <mqtt_socket_event_handler>:
   11e30:	b570      	push	{r4, r5, r6, lr}
   11e32:	4d37      	ldr	r5, [pc, #220]	; (11f10 <mqtt_socket_event_handler+0xe0>)
   11e34:	0086      	lsls	r6, r0, #2
   11e36:	5974      	ldr	r4, [r6, r5]
   11e38:	b086      	sub	sp, #24
   11e3a:	2c00      	cmp	r4, #0
   11e3c:	d066      	beq.n	11f0c <mqtt_socket_event_handler+0xdc>
   11e3e:	2906      	cmp	r1, #6
   11e40:	d02b      	beq.n	11e9a <mqtt_socket_event_handler+0x6a>
   11e42:	2907      	cmp	r1, #7
   11e44:	d039      	beq.n	11eba <mqtt_socket_event_handler+0x8a>
   11e46:	2905      	cmp	r1, #5
   11e48:	d160      	bne.n	11f0c <mqtt_socket_event_handler+0xdc>
   11e4a:	2001      	movs	r0, #1
   11e4c:	5610      	ldrsb	r0, [r2, r0]
   11e4e:	4b31      	ldr	r3, [pc, #196]	; (11f14 <mqtt_socket_event_handler+0xe4>)
   11e50:	4798      	blx	r3
   11e52:	9001      	str	r0, [sp, #4]
   11e54:	2800      	cmp	r0, #0
   11e56:	da06      	bge.n	11e66 <mqtt_socket_event_handler+0x36>
   11e58:	2002      	movs	r0, #2
   11e5a:	4b2f      	ldr	r3, [pc, #188]	; (11f18 <mqtt_socket_event_handler+0xe8>)
   11e5c:	5620      	ldrsb	r0, [r4, r0]
   11e5e:	4798      	blx	r3
   11e60:	2300      	movs	r3, #0
   11e62:	5173      	str	r3, [r6, r5]
   11e64:	e011      	b.n	11e8a <mqtt_socket_event_handler+0x5a>
   11e66:	1c23      	adds	r3, r4, #0
   11e68:	3343      	adds	r3, #67	; 0x43
   11e6a:	781a      	ldrb	r2, [r3, #0]
   11e6c:	2101      	movs	r1, #1
   11e6e:	430a      	orrs	r2, r1
   11e70:	701a      	strb	r2, [r3, #0]
   11e72:	331d      	adds	r3, #29
   11e74:	881b      	ldrh	r3, [r3, #0]
   11e76:	2b00      	cmp	r3, #0
   11e78:	d004      	beq.n	11e84 <mqtt_socket_event_handler+0x54>
   11e7a:	6de0      	ldr	r0, [r4, #92]	; 0x5c
   11e7c:	6d21      	ldr	r1, [r4, #80]	; 0x50
   11e7e:	2200      	movs	r2, #0
   11e80:	4b26      	ldr	r3, [pc, #152]	; (11f1c <mqtt_socket_event_handler+0xec>)
   11e82:	4798      	blx	r3
   11e84:	1c20      	adds	r0, r4, #0
   11e86:	4b26      	ldr	r3, [pc, #152]	; (11f20 <mqtt_socket_event_handler+0xf0>)
   11e88:	4798      	blx	r3
   11e8a:	6d63      	ldr	r3, [r4, #84]	; 0x54
   11e8c:	2b00      	cmp	r3, #0
   11e8e:	d03d      	beq.n	11f0c <mqtt_socket_event_handler+0xdc>
   11e90:	1c20      	adds	r0, r4, #0
   11e92:	2100      	movs	r1, #0
   11e94:	aa01      	add	r2, sp, #4
   11e96:	4798      	blx	r3
   11e98:	e038      	b.n	11f0c <mqtt_socket_event_handler+0xdc>
   11e9a:	2304      	movs	r3, #4
   11e9c:	5ed1      	ldrsh	r1, [r2, r3]
   11e9e:	2900      	cmp	r1, #0
   11ea0:	dd03      	ble.n	11eaa <mqtt_socket_event_handler+0x7a>
   11ea2:	1c20      	adds	r0, r4, #0
   11ea4:	4b1f      	ldr	r3, [pc, #124]	; (11f24 <mqtt_socket_event_handler+0xf4>)
   11ea6:	4798      	blx	r3
   11ea8:	e003      	b.n	11eb2 <mqtt_socket_event_handler+0x82>
   11eaa:	1c0b      	adds	r3, r1, #0
   11eac:	1c08      	adds	r0, r1, #0
   11eae:	330d      	adds	r3, #13
   11eb0:	d11a      	bne.n	11ee8 <mqtt_socket_event_handler+0xb8>
   11eb2:	4b1b      	ldr	r3, [pc, #108]	; (11f20 <mqtt_socket_event_handler+0xf0>)
   11eb4:	1c20      	adds	r0, r4, #0
   11eb6:	4798      	blx	r3
   11eb8:	e028      	b.n	11f0c <mqtt_socket_event_handler+0xdc>
   11eba:	1c23      	adds	r3, r4, #0
   11ebc:	3343      	adds	r3, #67	; 0x43
   11ebe:	8810      	ldrh	r0, [r2, #0]
   11ec0:	781a      	ldrb	r2, [r3, #0]
   11ec2:	0751      	lsls	r1, r2, #29
   11ec4:	d402      	bmi.n	11ecc <mqtt_socket_event_handler+0x9c>
   11ec6:	2108      	movs	r1, #8
   11ec8:	438a      	bics	r2, r1
   11eca:	701a      	strb	r2, [r3, #0]
   11ecc:	781a      	ldrb	r2, [r3, #0]
   11ece:	2104      	movs	r1, #4
   11ed0:	438a      	bics	r2, r1
   11ed2:	701a      	strb	r2, [r3, #0]
   11ed4:	06d3      	lsls	r3, r2, #27
   11ed6:	0fde      	lsrs	r6, r3, #31
   11ed8:	b200      	sxth	r0, r0
   11eda:	2b00      	cmp	r3, #0
   11edc:	db02      	blt.n	11ee4 <mqtt_socket_event_handler+0xb4>
   11ede:	2800      	cmp	r0, #0
   11ee0:	da08      	bge.n	11ef4 <mqtt_socket_event_handler+0xc4>
   11ee2:	e001      	b.n	11ee8 <mqtt_socket_event_handler+0xb8>
   11ee4:	2800      	cmp	r0, #0
   11ee6:	da02      	bge.n	11eee <mqtt_socket_event_handler+0xbe>
   11ee8:	4b0a      	ldr	r3, [pc, #40]	; (11f14 <mqtt_socket_event_handler+0xe4>)
   11eea:	4798      	blx	r3
   11eec:	64e0      	str	r0, [r4, #76]	; 0x4c
   11eee:	1c20      	adds	r0, r4, #0
   11ef0:	4b0d      	ldr	r3, [pc, #52]	; (11f28 <mqtt_socket_event_handler+0xf8>)
   11ef2:	e7e0      	b.n	11eb6 <mqtt_socket_event_handler+0x86>
   11ef4:	1c25      	adds	r5, r4, #0
   11ef6:	3548      	adds	r5, #72	; 0x48
   11ef8:	7829      	ldrb	r1, [r5, #0]
   11efa:	2900      	cmp	r1, #0
   11efc:	d006      	beq.n	11f0c <mqtt_socket_event_handler+0xdc>
   11efe:	1c23      	adds	r3, r4, #0
   11f00:	334a      	adds	r3, #74	; 0x4a
   11f02:	881a      	ldrh	r2, [r3, #0]
   11f04:	1c20      	adds	r0, r4, #0
   11f06:	4b09      	ldr	r3, [pc, #36]	; (11f2c <mqtt_socket_event_handler+0xfc>)
   11f08:	4798      	blx	r3
   11f0a:	702e      	strb	r6, [r5, #0]
   11f0c:	b006      	add	sp, #24
   11f0e:	bd70      	pop	{r4, r5, r6, pc}
   11f10:	2000043c 	.word	0x2000043c
   11f14:	000110dd 	.word	0x000110dd
   11f18:	0000b0e9 	.word	0x0000b0e9
   11f1c:	0000d589 	.word	0x0000d589
   11f20:	00011d51 	.word	0x00011d51
   11f24:	00011d91 	.word	0x00011d91
   11f28:	00011aa1 	.word	0x00011aa1
   11f2c:	00011a3d 	.word	0x00011a3d

00011f30 <__gnu_thumb1_case_uqi>:
   11f30:	b402      	push	{r1}
   11f32:	4671      	mov	r1, lr
   11f34:	0849      	lsrs	r1, r1, #1
   11f36:	0049      	lsls	r1, r1, #1
   11f38:	5c09      	ldrb	r1, [r1, r0]
   11f3a:	0049      	lsls	r1, r1, #1
   11f3c:	448e      	add	lr, r1
   11f3e:	bc02      	pop	{r1}
   11f40:	4770      	bx	lr
   11f42:	46c0      	nop			; (mov r8, r8)

00011f44 <__udivsi3>:
   11f44:	2200      	movs	r2, #0
   11f46:	0843      	lsrs	r3, r0, #1
   11f48:	428b      	cmp	r3, r1
   11f4a:	d374      	bcc.n	12036 <__udivsi3+0xf2>
   11f4c:	0903      	lsrs	r3, r0, #4
   11f4e:	428b      	cmp	r3, r1
   11f50:	d35f      	bcc.n	12012 <__udivsi3+0xce>
   11f52:	0a03      	lsrs	r3, r0, #8
   11f54:	428b      	cmp	r3, r1
   11f56:	d344      	bcc.n	11fe2 <__udivsi3+0x9e>
   11f58:	0b03      	lsrs	r3, r0, #12
   11f5a:	428b      	cmp	r3, r1
   11f5c:	d328      	bcc.n	11fb0 <__udivsi3+0x6c>
   11f5e:	0c03      	lsrs	r3, r0, #16
   11f60:	428b      	cmp	r3, r1
   11f62:	d30d      	bcc.n	11f80 <__udivsi3+0x3c>
   11f64:	22ff      	movs	r2, #255	; 0xff
   11f66:	0209      	lsls	r1, r1, #8
   11f68:	ba12      	rev	r2, r2
   11f6a:	0c03      	lsrs	r3, r0, #16
   11f6c:	428b      	cmp	r3, r1
   11f6e:	d302      	bcc.n	11f76 <__udivsi3+0x32>
   11f70:	1212      	asrs	r2, r2, #8
   11f72:	0209      	lsls	r1, r1, #8
   11f74:	d065      	beq.n	12042 <__udivsi3+0xfe>
   11f76:	0b03      	lsrs	r3, r0, #12
   11f78:	428b      	cmp	r3, r1
   11f7a:	d319      	bcc.n	11fb0 <__udivsi3+0x6c>
   11f7c:	e000      	b.n	11f80 <__udivsi3+0x3c>
   11f7e:	0a09      	lsrs	r1, r1, #8
   11f80:	0bc3      	lsrs	r3, r0, #15
   11f82:	428b      	cmp	r3, r1
   11f84:	d301      	bcc.n	11f8a <__udivsi3+0x46>
   11f86:	03cb      	lsls	r3, r1, #15
   11f88:	1ac0      	subs	r0, r0, r3
   11f8a:	4152      	adcs	r2, r2
   11f8c:	0b83      	lsrs	r3, r0, #14
   11f8e:	428b      	cmp	r3, r1
   11f90:	d301      	bcc.n	11f96 <__udivsi3+0x52>
   11f92:	038b      	lsls	r3, r1, #14
   11f94:	1ac0      	subs	r0, r0, r3
   11f96:	4152      	adcs	r2, r2
   11f98:	0b43      	lsrs	r3, r0, #13
   11f9a:	428b      	cmp	r3, r1
   11f9c:	d301      	bcc.n	11fa2 <__udivsi3+0x5e>
   11f9e:	034b      	lsls	r3, r1, #13
   11fa0:	1ac0      	subs	r0, r0, r3
   11fa2:	4152      	adcs	r2, r2
   11fa4:	0b03      	lsrs	r3, r0, #12
   11fa6:	428b      	cmp	r3, r1
   11fa8:	d301      	bcc.n	11fae <__udivsi3+0x6a>
   11faa:	030b      	lsls	r3, r1, #12
   11fac:	1ac0      	subs	r0, r0, r3
   11fae:	4152      	adcs	r2, r2
   11fb0:	0ac3      	lsrs	r3, r0, #11
   11fb2:	428b      	cmp	r3, r1
   11fb4:	d301      	bcc.n	11fba <__udivsi3+0x76>
   11fb6:	02cb      	lsls	r3, r1, #11
   11fb8:	1ac0      	subs	r0, r0, r3
   11fba:	4152      	adcs	r2, r2
   11fbc:	0a83      	lsrs	r3, r0, #10
   11fbe:	428b      	cmp	r3, r1
   11fc0:	d301      	bcc.n	11fc6 <__udivsi3+0x82>
   11fc2:	028b      	lsls	r3, r1, #10
   11fc4:	1ac0      	subs	r0, r0, r3
   11fc6:	4152      	adcs	r2, r2
   11fc8:	0a43      	lsrs	r3, r0, #9
   11fca:	428b      	cmp	r3, r1
   11fcc:	d301      	bcc.n	11fd2 <__udivsi3+0x8e>
   11fce:	024b      	lsls	r3, r1, #9
   11fd0:	1ac0      	subs	r0, r0, r3
   11fd2:	4152      	adcs	r2, r2
   11fd4:	0a03      	lsrs	r3, r0, #8
   11fd6:	428b      	cmp	r3, r1
   11fd8:	d301      	bcc.n	11fde <__udivsi3+0x9a>
   11fda:	020b      	lsls	r3, r1, #8
   11fdc:	1ac0      	subs	r0, r0, r3
   11fde:	4152      	adcs	r2, r2
   11fe0:	d2cd      	bcs.n	11f7e <__udivsi3+0x3a>
   11fe2:	09c3      	lsrs	r3, r0, #7
   11fe4:	428b      	cmp	r3, r1
   11fe6:	d301      	bcc.n	11fec <__udivsi3+0xa8>
   11fe8:	01cb      	lsls	r3, r1, #7
   11fea:	1ac0      	subs	r0, r0, r3
   11fec:	4152      	adcs	r2, r2
   11fee:	0983      	lsrs	r3, r0, #6
   11ff0:	428b      	cmp	r3, r1
   11ff2:	d301      	bcc.n	11ff8 <__udivsi3+0xb4>
   11ff4:	018b      	lsls	r3, r1, #6
   11ff6:	1ac0      	subs	r0, r0, r3
   11ff8:	4152      	adcs	r2, r2
   11ffa:	0943      	lsrs	r3, r0, #5
   11ffc:	428b      	cmp	r3, r1
   11ffe:	d301      	bcc.n	12004 <__udivsi3+0xc0>
   12000:	014b      	lsls	r3, r1, #5
   12002:	1ac0      	subs	r0, r0, r3
   12004:	4152      	adcs	r2, r2
   12006:	0903      	lsrs	r3, r0, #4
   12008:	428b      	cmp	r3, r1
   1200a:	d301      	bcc.n	12010 <__udivsi3+0xcc>
   1200c:	010b      	lsls	r3, r1, #4
   1200e:	1ac0      	subs	r0, r0, r3
   12010:	4152      	adcs	r2, r2
   12012:	08c3      	lsrs	r3, r0, #3
   12014:	428b      	cmp	r3, r1
   12016:	d301      	bcc.n	1201c <__udivsi3+0xd8>
   12018:	00cb      	lsls	r3, r1, #3
   1201a:	1ac0      	subs	r0, r0, r3
   1201c:	4152      	adcs	r2, r2
   1201e:	0883      	lsrs	r3, r0, #2
   12020:	428b      	cmp	r3, r1
   12022:	d301      	bcc.n	12028 <__udivsi3+0xe4>
   12024:	008b      	lsls	r3, r1, #2
   12026:	1ac0      	subs	r0, r0, r3
   12028:	4152      	adcs	r2, r2
   1202a:	0843      	lsrs	r3, r0, #1
   1202c:	428b      	cmp	r3, r1
   1202e:	d301      	bcc.n	12034 <__udivsi3+0xf0>
   12030:	004b      	lsls	r3, r1, #1
   12032:	1ac0      	subs	r0, r0, r3
   12034:	4152      	adcs	r2, r2
   12036:	1a41      	subs	r1, r0, r1
   12038:	d200      	bcs.n	1203c <__udivsi3+0xf8>
   1203a:	4601      	mov	r1, r0
   1203c:	4152      	adcs	r2, r2
   1203e:	4610      	mov	r0, r2
   12040:	4770      	bx	lr
   12042:	e7ff      	b.n	12044 <__udivsi3+0x100>
   12044:	b501      	push	{r0, lr}
   12046:	2000      	movs	r0, #0
   12048:	f000 f8f0 	bl	1222c <__aeabi_idiv0>
   1204c:	bd02      	pop	{r1, pc}
   1204e:	46c0      	nop			; (mov r8, r8)

00012050 <__aeabi_uidivmod>:
   12050:	2900      	cmp	r1, #0
   12052:	d0f7      	beq.n	12044 <__udivsi3+0x100>
   12054:	e776      	b.n	11f44 <__udivsi3>
   12056:	4770      	bx	lr

00012058 <__divsi3>:
   12058:	4603      	mov	r3, r0
   1205a:	430b      	orrs	r3, r1
   1205c:	d47f      	bmi.n	1215e <__divsi3+0x106>
   1205e:	2200      	movs	r2, #0
   12060:	0843      	lsrs	r3, r0, #1
   12062:	428b      	cmp	r3, r1
   12064:	d374      	bcc.n	12150 <__divsi3+0xf8>
   12066:	0903      	lsrs	r3, r0, #4
   12068:	428b      	cmp	r3, r1
   1206a:	d35f      	bcc.n	1212c <__divsi3+0xd4>
   1206c:	0a03      	lsrs	r3, r0, #8
   1206e:	428b      	cmp	r3, r1
   12070:	d344      	bcc.n	120fc <__divsi3+0xa4>
   12072:	0b03      	lsrs	r3, r0, #12
   12074:	428b      	cmp	r3, r1
   12076:	d328      	bcc.n	120ca <__divsi3+0x72>
   12078:	0c03      	lsrs	r3, r0, #16
   1207a:	428b      	cmp	r3, r1
   1207c:	d30d      	bcc.n	1209a <__divsi3+0x42>
   1207e:	22ff      	movs	r2, #255	; 0xff
   12080:	0209      	lsls	r1, r1, #8
   12082:	ba12      	rev	r2, r2
   12084:	0c03      	lsrs	r3, r0, #16
   12086:	428b      	cmp	r3, r1
   12088:	d302      	bcc.n	12090 <__divsi3+0x38>
   1208a:	1212      	asrs	r2, r2, #8
   1208c:	0209      	lsls	r1, r1, #8
   1208e:	d065      	beq.n	1215c <__divsi3+0x104>
   12090:	0b03      	lsrs	r3, r0, #12
   12092:	428b      	cmp	r3, r1
   12094:	d319      	bcc.n	120ca <__divsi3+0x72>
   12096:	e000      	b.n	1209a <__divsi3+0x42>
   12098:	0a09      	lsrs	r1, r1, #8
   1209a:	0bc3      	lsrs	r3, r0, #15
   1209c:	428b      	cmp	r3, r1
   1209e:	d301      	bcc.n	120a4 <__divsi3+0x4c>
   120a0:	03cb      	lsls	r3, r1, #15
   120a2:	1ac0      	subs	r0, r0, r3
   120a4:	4152      	adcs	r2, r2
   120a6:	0b83      	lsrs	r3, r0, #14
   120a8:	428b      	cmp	r3, r1
   120aa:	d301      	bcc.n	120b0 <__divsi3+0x58>
   120ac:	038b      	lsls	r3, r1, #14
   120ae:	1ac0      	subs	r0, r0, r3
   120b0:	4152      	adcs	r2, r2
   120b2:	0b43      	lsrs	r3, r0, #13
   120b4:	428b      	cmp	r3, r1
   120b6:	d301      	bcc.n	120bc <__divsi3+0x64>
   120b8:	034b      	lsls	r3, r1, #13
   120ba:	1ac0      	subs	r0, r0, r3
   120bc:	4152      	adcs	r2, r2
   120be:	0b03      	lsrs	r3, r0, #12
   120c0:	428b      	cmp	r3, r1
   120c2:	d301      	bcc.n	120c8 <__divsi3+0x70>
   120c4:	030b      	lsls	r3, r1, #12
   120c6:	1ac0      	subs	r0, r0, r3
   120c8:	4152      	adcs	r2, r2
   120ca:	0ac3      	lsrs	r3, r0, #11
   120cc:	428b      	cmp	r3, r1
   120ce:	d301      	bcc.n	120d4 <__divsi3+0x7c>
   120d0:	02cb      	lsls	r3, r1, #11
   120d2:	1ac0      	subs	r0, r0, r3
   120d4:	4152      	adcs	r2, r2
   120d6:	0a83      	lsrs	r3, r0, #10
   120d8:	428b      	cmp	r3, r1
   120da:	d301      	bcc.n	120e0 <__divsi3+0x88>
   120dc:	028b      	lsls	r3, r1, #10
   120de:	1ac0      	subs	r0, r0, r3
   120e0:	4152      	adcs	r2, r2
   120e2:	0a43      	lsrs	r3, r0, #9
   120e4:	428b      	cmp	r3, r1
   120e6:	d301      	bcc.n	120ec <__divsi3+0x94>
   120e8:	024b      	lsls	r3, r1, #9
   120ea:	1ac0      	subs	r0, r0, r3
   120ec:	4152      	adcs	r2, r2
   120ee:	0a03      	lsrs	r3, r0, #8
   120f0:	428b      	cmp	r3, r1
   120f2:	d301      	bcc.n	120f8 <__divsi3+0xa0>
   120f4:	020b      	lsls	r3, r1, #8
   120f6:	1ac0      	subs	r0, r0, r3
   120f8:	4152      	adcs	r2, r2
   120fa:	d2cd      	bcs.n	12098 <__divsi3+0x40>
   120fc:	09c3      	lsrs	r3, r0, #7
   120fe:	428b      	cmp	r3, r1
   12100:	d301      	bcc.n	12106 <__divsi3+0xae>
   12102:	01cb      	lsls	r3, r1, #7
   12104:	1ac0      	subs	r0, r0, r3
   12106:	4152      	adcs	r2, r2
   12108:	0983      	lsrs	r3, r0, #6
   1210a:	428b      	cmp	r3, r1
   1210c:	d301      	bcc.n	12112 <__divsi3+0xba>
   1210e:	018b      	lsls	r3, r1, #6
   12110:	1ac0      	subs	r0, r0, r3
   12112:	4152      	adcs	r2, r2
   12114:	0943      	lsrs	r3, r0, #5
   12116:	428b      	cmp	r3, r1
   12118:	d301      	bcc.n	1211e <__divsi3+0xc6>
   1211a:	014b      	lsls	r3, r1, #5
   1211c:	1ac0      	subs	r0, r0, r3
   1211e:	4152      	adcs	r2, r2
   12120:	0903      	lsrs	r3, r0, #4
   12122:	428b      	cmp	r3, r1
   12124:	d301      	bcc.n	1212a <__divsi3+0xd2>
   12126:	010b      	lsls	r3, r1, #4
   12128:	1ac0      	subs	r0, r0, r3
   1212a:	4152      	adcs	r2, r2
   1212c:	08c3      	lsrs	r3, r0, #3
   1212e:	428b      	cmp	r3, r1
   12130:	d301      	bcc.n	12136 <__divsi3+0xde>
   12132:	00cb      	lsls	r3, r1, #3
   12134:	1ac0      	subs	r0, r0, r3
   12136:	4152      	adcs	r2, r2
   12138:	0883      	lsrs	r3, r0, #2
   1213a:	428b      	cmp	r3, r1
   1213c:	d301      	bcc.n	12142 <__divsi3+0xea>
   1213e:	008b      	lsls	r3, r1, #2
   12140:	1ac0      	subs	r0, r0, r3
   12142:	4152      	adcs	r2, r2
   12144:	0843      	lsrs	r3, r0, #1
   12146:	428b      	cmp	r3, r1
   12148:	d301      	bcc.n	1214e <__divsi3+0xf6>
   1214a:	004b      	lsls	r3, r1, #1
   1214c:	1ac0      	subs	r0, r0, r3
   1214e:	4152      	adcs	r2, r2
   12150:	1a41      	subs	r1, r0, r1
   12152:	d200      	bcs.n	12156 <__divsi3+0xfe>
   12154:	4601      	mov	r1, r0
   12156:	4152      	adcs	r2, r2
   12158:	4610      	mov	r0, r2
   1215a:	4770      	bx	lr
   1215c:	e05d      	b.n	1221a <__divsi3+0x1c2>
   1215e:	0fca      	lsrs	r2, r1, #31
   12160:	d000      	beq.n	12164 <__divsi3+0x10c>
   12162:	4249      	negs	r1, r1
   12164:	1003      	asrs	r3, r0, #32
   12166:	d300      	bcc.n	1216a <__divsi3+0x112>
   12168:	4240      	negs	r0, r0
   1216a:	4053      	eors	r3, r2
   1216c:	2200      	movs	r2, #0
   1216e:	469c      	mov	ip, r3
   12170:	0903      	lsrs	r3, r0, #4
   12172:	428b      	cmp	r3, r1
   12174:	d32d      	bcc.n	121d2 <__divsi3+0x17a>
   12176:	0a03      	lsrs	r3, r0, #8
   12178:	428b      	cmp	r3, r1
   1217a:	d312      	bcc.n	121a2 <__divsi3+0x14a>
   1217c:	22fc      	movs	r2, #252	; 0xfc
   1217e:	0189      	lsls	r1, r1, #6
   12180:	ba12      	rev	r2, r2
   12182:	0a03      	lsrs	r3, r0, #8
   12184:	428b      	cmp	r3, r1
   12186:	d30c      	bcc.n	121a2 <__divsi3+0x14a>
   12188:	0189      	lsls	r1, r1, #6
   1218a:	1192      	asrs	r2, r2, #6
   1218c:	428b      	cmp	r3, r1
   1218e:	d308      	bcc.n	121a2 <__divsi3+0x14a>
   12190:	0189      	lsls	r1, r1, #6
   12192:	1192      	asrs	r2, r2, #6
   12194:	428b      	cmp	r3, r1
   12196:	d304      	bcc.n	121a2 <__divsi3+0x14a>
   12198:	0189      	lsls	r1, r1, #6
   1219a:	d03a      	beq.n	12212 <__divsi3+0x1ba>
   1219c:	1192      	asrs	r2, r2, #6
   1219e:	e000      	b.n	121a2 <__divsi3+0x14a>
   121a0:	0989      	lsrs	r1, r1, #6
   121a2:	09c3      	lsrs	r3, r0, #7
   121a4:	428b      	cmp	r3, r1
   121a6:	d301      	bcc.n	121ac <__divsi3+0x154>
   121a8:	01cb      	lsls	r3, r1, #7
   121aa:	1ac0      	subs	r0, r0, r3
   121ac:	4152      	adcs	r2, r2
   121ae:	0983      	lsrs	r3, r0, #6
   121b0:	428b      	cmp	r3, r1
   121b2:	d301      	bcc.n	121b8 <__divsi3+0x160>
   121b4:	018b      	lsls	r3, r1, #6
   121b6:	1ac0      	subs	r0, r0, r3
   121b8:	4152      	adcs	r2, r2
   121ba:	0943      	lsrs	r3, r0, #5
   121bc:	428b      	cmp	r3, r1
   121be:	d301      	bcc.n	121c4 <__divsi3+0x16c>
   121c0:	014b      	lsls	r3, r1, #5
   121c2:	1ac0      	subs	r0, r0, r3
   121c4:	4152      	adcs	r2, r2
   121c6:	0903      	lsrs	r3, r0, #4
   121c8:	428b      	cmp	r3, r1
   121ca:	d301      	bcc.n	121d0 <__divsi3+0x178>
   121cc:	010b      	lsls	r3, r1, #4
   121ce:	1ac0      	subs	r0, r0, r3
   121d0:	4152      	adcs	r2, r2
   121d2:	08c3      	lsrs	r3, r0, #3
   121d4:	428b      	cmp	r3, r1
   121d6:	d301      	bcc.n	121dc <__divsi3+0x184>
   121d8:	00cb      	lsls	r3, r1, #3
   121da:	1ac0      	subs	r0, r0, r3
   121dc:	4152      	adcs	r2, r2
   121de:	0883      	lsrs	r3, r0, #2
   121e0:	428b      	cmp	r3, r1
   121e2:	d301      	bcc.n	121e8 <__divsi3+0x190>
   121e4:	008b      	lsls	r3, r1, #2
   121e6:	1ac0      	subs	r0, r0, r3
   121e8:	4152      	adcs	r2, r2
   121ea:	d2d9      	bcs.n	121a0 <__divsi3+0x148>
   121ec:	0843      	lsrs	r3, r0, #1
   121ee:	428b      	cmp	r3, r1
   121f0:	d301      	bcc.n	121f6 <__divsi3+0x19e>
   121f2:	004b      	lsls	r3, r1, #1
   121f4:	1ac0      	subs	r0, r0, r3
   121f6:	4152      	adcs	r2, r2
   121f8:	1a41      	subs	r1, r0, r1
   121fa:	d200      	bcs.n	121fe <__divsi3+0x1a6>
   121fc:	4601      	mov	r1, r0
   121fe:	4663      	mov	r3, ip
   12200:	4152      	adcs	r2, r2
   12202:	105b      	asrs	r3, r3, #1
   12204:	4610      	mov	r0, r2
   12206:	d301      	bcc.n	1220c <__divsi3+0x1b4>
   12208:	4240      	negs	r0, r0
   1220a:	2b00      	cmp	r3, #0
   1220c:	d500      	bpl.n	12210 <__divsi3+0x1b8>
   1220e:	4249      	negs	r1, r1
   12210:	4770      	bx	lr
   12212:	4663      	mov	r3, ip
   12214:	105b      	asrs	r3, r3, #1
   12216:	d300      	bcc.n	1221a <__divsi3+0x1c2>
   12218:	4240      	negs	r0, r0
   1221a:	b501      	push	{r0, lr}
   1221c:	2000      	movs	r0, #0
   1221e:	f000 f805 	bl	1222c <__aeabi_idiv0>
   12222:	bd02      	pop	{r1, pc}

00012224 <__aeabi_idivmod>:
   12224:	2900      	cmp	r1, #0
   12226:	d0f8      	beq.n	1221a <__divsi3+0x1c2>
   12228:	e716      	b.n	12058 <__divsi3>
   1222a:	4770      	bx	lr

0001222c <__aeabi_idiv0>:
   1222c:	4770      	bx	lr
   1222e:	46c0      	nop			; (mov r8, r8)

00012230 <__aeabi_lmul>:
   12230:	b5f0      	push	{r4, r5, r6, r7, lr}
   12232:	46ce      	mov	lr, r9
   12234:	4647      	mov	r7, r8
   12236:	0415      	lsls	r5, r2, #16
   12238:	0c2d      	lsrs	r5, r5, #16
   1223a:	002e      	movs	r6, r5
   1223c:	b580      	push	{r7, lr}
   1223e:	0407      	lsls	r7, r0, #16
   12240:	0c14      	lsrs	r4, r2, #16
   12242:	0c3f      	lsrs	r7, r7, #16
   12244:	4699      	mov	r9, r3
   12246:	0c03      	lsrs	r3, r0, #16
   12248:	437e      	muls	r6, r7
   1224a:	435d      	muls	r5, r3
   1224c:	4367      	muls	r7, r4
   1224e:	4363      	muls	r3, r4
   12250:	197f      	adds	r7, r7, r5
   12252:	0c34      	lsrs	r4, r6, #16
   12254:	19e4      	adds	r4, r4, r7
   12256:	469c      	mov	ip, r3
   12258:	42a5      	cmp	r5, r4
   1225a:	d903      	bls.n	12264 <__aeabi_lmul+0x34>
   1225c:	2380      	movs	r3, #128	; 0x80
   1225e:	025b      	lsls	r3, r3, #9
   12260:	4698      	mov	r8, r3
   12262:	44c4      	add	ip, r8
   12264:	464b      	mov	r3, r9
   12266:	4351      	muls	r1, r2
   12268:	4343      	muls	r3, r0
   1226a:	0436      	lsls	r6, r6, #16
   1226c:	0c36      	lsrs	r6, r6, #16
   1226e:	0c25      	lsrs	r5, r4, #16
   12270:	0424      	lsls	r4, r4, #16
   12272:	4465      	add	r5, ip
   12274:	19a4      	adds	r4, r4, r6
   12276:	1859      	adds	r1, r3, r1
   12278:	1949      	adds	r1, r1, r5
   1227a:	0020      	movs	r0, r4
   1227c:	bc0c      	pop	{r2, r3}
   1227e:	4690      	mov	r8, r2
   12280:	4699      	mov	r9, r3
   12282:	bdf0      	pop	{r4, r5, r6, r7, pc}

00012284 <__aeabi_dadd>:
   12284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12286:	4645      	mov	r5, r8
   12288:	46de      	mov	lr, fp
   1228a:	4657      	mov	r7, sl
   1228c:	464e      	mov	r6, r9
   1228e:	030c      	lsls	r4, r1, #12
   12290:	b5e0      	push	{r5, r6, r7, lr}
   12292:	004e      	lsls	r6, r1, #1
   12294:	0fc9      	lsrs	r1, r1, #31
   12296:	4688      	mov	r8, r1
   12298:	000d      	movs	r5, r1
   1229a:	0a61      	lsrs	r1, r4, #9
   1229c:	0f44      	lsrs	r4, r0, #29
   1229e:	430c      	orrs	r4, r1
   122a0:	00c7      	lsls	r7, r0, #3
   122a2:	0319      	lsls	r1, r3, #12
   122a4:	0058      	lsls	r0, r3, #1
   122a6:	0fdb      	lsrs	r3, r3, #31
   122a8:	469b      	mov	fp, r3
   122aa:	0a4b      	lsrs	r3, r1, #9
   122ac:	0f51      	lsrs	r1, r2, #29
   122ae:	430b      	orrs	r3, r1
   122b0:	0d76      	lsrs	r6, r6, #21
   122b2:	0d40      	lsrs	r0, r0, #21
   122b4:	0019      	movs	r1, r3
   122b6:	00d2      	lsls	r2, r2, #3
   122b8:	45d8      	cmp	r8, fp
   122ba:	d100      	bne.n	122be <__aeabi_dadd+0x3a>
   122bc:	e0ae      	b.n	1241c <__aeabi_dadd+0x198>
   122be:	1a35      	subs	r5, r6, r0
   122c0:	2d00      	cmp	r5, #0
   122c2:	dc00      	bgt.n	122c6 <__aeabi_dadd+0x42>
   122c4:	e0f6      	b.n	124b4 <__aeabi_dadd+0x230>
   122c6:	2800      	cmp	r0, #0
   122c8:	d10f      	bne.n	122ea <__aeabi_dadd+0x66>
   122ca:	4313      	orrs	r3, r2
   122cc:	d100      	bne.n	122d0 <__aeabi_dadd+0x4c>
   122ce:	e0db      	b.n	12488 <__aeabi_dadd+0x204>
   122d0:	1e6b      	subs	r3, r5, #1
   122d2:	2b00      	cmp	r3, #0
   122d4:	d000      	beq.n	122d8 <__aeabi_dadd+0x54>
   122d6:	e137      	b.n	12548 <__aeabi_dadd+0x2c4>
   122d8:	1aba      	subs	r2, r7, r2
   122da:	4297      	cmp	r7, r2
   122dc:	41bf      	sbcs	r7, r7
   122de:	1a64      	subs	r4, r4, r1
   122e0:	427f      	negs	r7, r7
   122e2:	1be4      	subs	r4, r4, r7
   122e4:	2601      	movs	r6, #1
   122e6:	0017      	movs	r7, r2
   122e8:	e024      	b.n	12334 <__aeabi_dadd+0xb0>
   122ea:	4bc6      	ldr	r3, [pc, #792]	; (12604 <__aeabi_dadd+0x380>)
   122ec:	429e      	cmp	r6, r3
   122ee:	d04d      	beq.n	1238c <__aeabi_dadd+0x108>
   122f0:	2380      	movs	r3, #128	; 0x80
   122f2:	041b      	lsls	r3, r3, #16
   122f4:	4319      	orrs	r1, r3
   122f6:	2d38      	cmp	r5, #56	; 0x38
   122f8:	dd00      	ble.n	122fc <__aeabi_dadd+0x78>
   122fa:	e107      	b.n	1250c <__aeabi_dadd+0x288>
   122fc:	2d1f      	cmp	r5, #31
   122fe:	dd00      	ble.n	12302 <__aeabi_dadd+0x7e>
   12300:	e138      	b.n	12574 <__aeabi_dadd+0x2f0>
   12302:	2020      	movs	r0, #32
   12304:	1b43      	subs	r3, r0, r5
   12306:	469a      	mov	sl, r3
   12308:	000b      	movs	r3, r1
   1230a:	4650      	mov	r0, sl
   1230c:	4083      	lsls	r3, r0
   1230e:	4699      	mov	r9, r3
   12310:	0013      	movs	r3, r2
   12312:	4648      	mov	r0, r9
   12314:	40eb      	lsrs	r3, r5
   12316:	4318      	orrs	r0, r3
   12318:	0003      	movs	r3, r0
   1231a:	4650      	mov	r0, sl
   1231c:	4082      	lsls	r2, r0
   1231e:	1e50      	subs	r0, r2, #1
   12320:	4182      	sbcs	r2, r0
   12322:	40e9      	lsrs	r1, r5
   12324:	431a      	orrs	r2, r3
   12326:	1aba      	subs	r2, r7, r2
   12328:	1a61      	subs	r1, r4, r1
   1232a:	4297      	cmp	r7, r2
   1232c:	41a4      	sbcs	r4, r4
   1232e:	0017      	movs	r7, r2
   12330:	4264      	negs	r4, r4
   12332:	1b0c      	subs	r4, r1, r4
   12334:	0223      	lsls	r3, r4, #8
   12336:	d562      	bpl.n	123fe <__aeabi_dadd+0x17a>
   12338:	0264      	lsls	r4, r4, #9
   1233a:	0a65      	lsrs	r5, r4, #9
   1233c:	2d00      	cmp	r5, #0
   1233e:	d100      	bne.n	12342 <__aeabi_dadd+0xbe>
   12340:	e0df      	b.n	12502 <__aeabi_dadd+0x27e>
   12342:	0028      	movs	r0, r5
   12344:	f001 fbe4 	bl	13b10 <__clzsi2>
   12348:	0003      	movs	r3, r0
   1234a:	3b08      	subs	r3, #8
   1234c:	2b1f      	cmp	r3, #31
   1234e:	dd00      	ble.n	12352 <__aeabi_dadd+0xce>
   12350:	e0d2      	b.n	124f8 <__aeabi_dadd+0x274>
   12352:	2220      	movs	r2, #32
   12354:	003c      	movs	r4, r7
   12356:	1ad2      	subs	r2, r2, r3
   12358:	409d      	lsls	r5, r3
   1235a:	40d4      	lsrs	r4, r2
   1235c:	409f      	lsls	r7, r3
   1235e:	4325      	orrs	r5, r4
   12360:	429e      	cmp	r6, r3
   12362:	dd00      	ble.n	12366 <__aeabi_dadd+0xe2>
   12364:	e0c4      	b.n	124f0 <__aeabi_dadd+0x26c>
   12366:	1b9e      	subs	r6, r3, r6
   12368:	1c73      	adds	r3, r6, #1
   1236a:	2b1f      	cmp	r3, #31
   1236c:	dd00      	ble.n	12370 <__aeabi_dadd+0xec>
   1236e:	e0f1      	b.n	12554 <__aeabi_dadd+0x2d0>
   12370:	2220      	movs	r2, #32
   12372:	0038      	movs	r0, r7
   12374:	0029      	movs	r1, r5
   12376:	1ad2      	subs	r2, r2, r3
   12378:	40d8      	lsrs	r0, r3
   1237a:	4091      	lsls	r1, r2
   1237c:	4097      	lsls	r7, r2
   1237e:	002c      	movs	r4, r5
   12380:	4301      	orrs	r1, r0
   12382:	1e78      	subs	r0, r7, #1
   12384:	4187      	sbcs	r7, r0
   12386:	40dc      	lsrs	r4, r3
   12388:	2600      	movs	r6, #0
   1238a:	430f      	orrs	r7, r1
   1238c:	077b      	lsls	r3, r7, #29
   1238e:	d009      	beq.n	123a4 <__aeabi_dadd+0x120>
   12390:	230f      	movs	r3, #15
   12392:	403b      	ands	r3, r7
   12394:	2b04      	cmp	r3, #4
   12396:	d005      	beq.n	123a4 <__aeabi_dadd+0x120>
   12398:	1d3b      	adds	r3, r7, #4
   1239a:	42bb      	cmp	r3, r7
   1239c:	41bf      	sbcs	r7, r7
   1239e:	427f      	negs	r7, r7
   123a0:	19e4      	adds	r4, r4, r7
   123a2:	001f      	movs	r7, r3
   123a4:	0223      	lsls	r3, r4, #8
   123a6:	d52c      	bpl.n	12402 <__aeabi_dadd+0x17e>
   123a8:	4b96      	ldr	r3, [pc, #600]	; (12604 <__aeabi_dadd+0x380>)
   123aa:	3601      	adds	r6, #1
   123ac:	429e      	cmp	r6, r3
   123ae:	d100      	bne.n	123b2 <__aeabi_dadd+0x12e>
   123b0:	e09a      	b.n	124e8 <__aeabi_dadd+0x264>
   123b2:	4645      	mov	r5, r8
   123b4:	4b94      	ldr	r3, [pc, #592]	; (12608 <__aeabi_dadd+0x384>)
   123b6:	08ff      	lsrs	r7, r7, #3
   123b8:	401c      	ands	r4, r3
   123ba:	0760      	lsls	r0, r4, #29
   123bc:	0576      	lsls	r6, r6, #21
   123be:	0264      	lsls	r4, r4, #9
   123c0:	4307      	orrs	r7, r0
   123c2:	0b24      	lsrs	r4, r4, #12
   123c4:	0d76      	lsrs	r6, r6, #21
   123c6:	2100      	movs	r1, #0
   123c8:	0324      	lsls	r4, r4, #12
   123ca:	0b23      	lsrs	r3, r4, #12
   123cc:	0d0c      	lsrs	r4, r1, #20
   123ce:	4a8f      	ldr	r2, [pc, #572]	; (1260c <__aeabi_dadd+0x388>)
   123d0:	0524      	lsls	r4, r4, #20
   123d2:	431c      	orrs	r4, r3
   123d4:	4014      	ands	r4, r2
   123d6:	0533      	lsls	r3, r6, #20
   123d8:	4323      	orrs	r3, r4
   123da:	005b      	lsls	r3, r3, #1
   123dc:	07ed      	lsls	r5, r5, #31
   123de:	085b      	lsrs	r3, r3, #1
   123e0:	432b      	orrs	r3, r5
   123e2:	0038      	movs	r0, r7
   123e4:	0019      	movs	r1, r3
   123e6:	bc3c      	pop	{r2, r3, r4, r5}
   123e8:	4690      	mov	r8, r2
   123ea:	4699      	mov	r9, r3
   123ec:	46a2      	mov	sl, r4
   123ee:	46ab      	mov	fp, r5
   123f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   123f2:	4664      	mov	r4, ip
   123f4:	4304      	orrs	r4, r0
   123f6:	d100      	bne.n	123fa <__aeabi_dadd+0x176>
   123f8:	e211      	b.n	1281e <__aeabi_dadd+0x59a>
   123fa:	0004      	movs	r4, r0
   123fc:	4667      	mov	r7, ip
   123fe:	077b      	lsls	r3, r7, #29
   12400:	d1c6      	bne.n	12390 <__aeabi_dadd+0x10c>
   12402:	4645      	mov	r5, r8
   12404:	0760      	lsls	r0, r4, #29
   12406:	08ff      	lsrs	r7, r7, #3
   12408:	4307      	orrs	r7, r0
   1240a:	08e4      	lsrs	r4, r4, #3
   1240c:	4b7d      	ldr	r3, [pc, #500]	; (12604 <__aeabi_dadd+0x380>)
   1240e:	429e      	cmp	r6, r3
   12410:	d030      	beq.n	12474 <__aeabi_dadd+0x1f0>
   12412:	0324      	lsls	r4, r4, #12
   12414:	0576      	lsls	r6, r6, #21
   12416:	0b24      	lsrs	r4, r4, #12
   12418:	0d76      	lsrs	r6, r6, #21
   1241a:	e7d4      	b.n	123c6 <__aeabi_dadd+0x142>
   1241c:	1a33      	subs	r3, r6, r0
   1241e:	469a      	mov	sl, r3
   12420:	2b00      	cmp	r3, #0
   12422:	dd78      	ble.n	12516 <__aeabi_dadd+0x292>
   12424:	2800      	cmp	r0, #0
   12426:	d031      	beq.n	1248c <__aeabi_dadd+0x208>
   12428:	4876      	ldr	r0, [pc, #472]	; (12604 <__aeabi_dadd+0x380>)
   1242a:	4286      	cmp	r6, r0
   1242c:	d0ae      	beq.n	1238c <__aeabi_dadd+0x108>
   1242e:	2080      	movs	r0, #128	; 0x80
   12430:	0400      	lsls	r0, r0, #16
   12432:	4301      	orrs	r1, r0
   12434:	4653      	mov	r3, sl
   12436:	2b38      	cmp	r3, #56	; 0x38
   12438:	dc00      	bgt.n	1243c <__aeabi_dadd+0x1b8>
   1243a:	e0e9      	b.n	12610 <__aeabi_dadd+0x38c>
   1243c:	430a      	orrs	r2, r1
   1243e:	1e51      	subs	r1, r2, #1
   12440:	418a      	sbcs	r2, r1
   12442:	2100      	movs	r1, #0
   12444:	19d2      	adds	r2, r2, r7
   12446:	42ba      	cmp	r2, r7
   12448:	41bf      	sbcs	r7, r7
   1244a:	1909      	adds	r1, r1, r4
   1244c:	427c      	negs	r4, r7
   1244e:	0017      	movs	r7, r2
   12450:	190c      	adds	r4, r1, r4
   12452:	0223      	lsls	r3, r4, #8
   12454:	d5d3      	bpl.n	123fe <__aeabi_dadd+0x17a>
   12456:	4b6b      	ldr	r3, [pc, #428]	; (12604 <__aeabi_dadd+0x380>)
   12458:	3601      	adds	r6, #1
   1245a:	429e      	cmp	r6, r3
   1245c:	d100      	bne.n	12460 <__aeabi_dadd+0x1dc>
   1245e:	e13a      	b.n	126d6 <__aeabi_dadd+0x452>
   12460:	2001      	movs	r0, #1
   12462:	4b69      	ldr	r3, [pc, #420]	; (12608 <__aeabi_dadd+0x384>)
   12464:	401c      	ands	r4, r3
   12466:	087b      	lsrs	r3, r7, #1
   12468:	4007      	ands	r7, r0
   1246a:	431f      	orrs	r7, r3
   1246c:	07e0      	lsls	r0, r4, #31
   1246e:	4307      	orrs	r7, r0
   12470:	0864      	lsrs	r4, r4, #1
   12472:	e78b      	b.n	1238c <__aeabi_dadd+0x108>
   12474:	0023      	movs	r3, r4
   12476:	433b      	orrs	r3, r7
   12478:	d100      	bne.n	1247c <__aeabi_dadd+0x1f8>
   1247a:	e1cb      	b.n	12814 <__aeabi_dadd+0x590>
   1247c:	2280      	movs	r2, #128	; 0x80
   1247e:	0312      	lsls	r2, r2, #12
   12480:	4314      	orrs	r4, r2
   12482:	0324      	lsls	r4, r4, #12
   12484:	0b24      	lsrs	r4, r4, #12
   12486:	e79e      	b.n	123c6 <__aeabi_dadd+0x142>
   12488:	002e      	movs	r6, r5
   1248a:	e77f      	b.n	1238c <__aeabi_dadd+0x108>
   1248c:	0008      	movs	r0, r1
   1248e:	4310      	orrs	r0, r2
   12490:	d100      	bne.n	12494 <__aeabi_dadd+0x210>
   12492:	e0b4      	b.n	125fe <__aeabi_dadd+0x37a>
   12494:	1e58      	subs	r0, r3, #1
   12496:	2800      	cmp	r0, #0
   12498:	d000      	beq.n	1249c <__aeabi_dadd+0x218>
   1249a:	e0de      	b.n	1265a <__aeabi_dadd+0x3d6>
   1249c:	18ba      	adds	r2, r7, r2
   1249e:	42ba      	cmp	r2, r7
   124a0:	419b      	sbcs	r3, r3
   124a2:	1864      	adds	r4, r4, r1
   124a4:	425b      	negs	r3, r3
   124a6:	18e4      	adds	r4, r4, r3
   124a8:	0017      	movs	r7, r2
   124aa:	2601      	movs	r6, #1
   124ac:	0223      	lsls	r3, r4, #8
   124ae:	d5a6      	bpl.n	123fe <__aeabi_dadd+0x17a>
   124b0:	2602      	movs	r6, #2
   124b2:	e7d5      	b.n	12460 <__aeabi_dadd+0x1dc>
   124b4:	2d00      	cmp	r5, #0
   124b6:	d16e      	bne.n	12596 <__aeabi_dadd+0x312>
   124b8:	1c70      	adds	r0, r6, #1
   124ba:	0540      	lsls	r0, r0, #21
   124bc:	0d40      	lsrs	r0, r0, #21
   124be:	2801      	cmp	r0, #1
   124c0:	dc00      	bgt.n	124c4 <__aeabi_dadd+0x240>
   124c2:	e0f9      	b.n	126b8 <__aeabi_dadd+0x434>
   124c4:	1ab8      	subs	r0, r7, r2
   124c6:	4684      	mov	ip, r0
   124c8:	4287      	cmp	r7, r0
   124ca:	4180      	sbcs	r0, r0
   124cc:	1ae5      	subs	r5, r4, r3
   124ce:	4240      	negs	r0, r0
   124d0:	1a2d      	subs	r5, r5, r0
   124d2:	0228      	lsls	r0, r5, #8
   124d4:	d400      	bmi.n	124d8 <__aeabi_dadd+0x254>
   124d6:	e089      	b.n	125ec <__aeabi_dadd+0x368>
   124d8:	1bd7      	subs	r7, r2, r7
   124da:	42ba      	cmp	r2, r7
   124dc:	4192      	sbcs	r2, r2
   124de:	1b1c      	subs	r4, r3, r4
   124e0:	4252      	negs	r2, r2
   124e2:	1aa5      	subs	r5, r4, r2
   124e4:	46d8      	mov	r8, fp
   124e6:	e729      	b.n	1233c <__aeabi_dadd+0xb8>
   124e8:	4645      	mov	r5, r8
   124ea:	2400      	movs	r4, #0
   124ec:	2700      	movs	r7, #0
   124ee:	e76a      	b.n	123c6 <__aeabi_dadd+0x142>
   124f0:	4c45      	ldr	r4, [pc, #276]	; (12608 <__aeabi_dadd+0x384>)
   124f2:	1af6      	subs	r6, r6, r3
   124f4:	402c      	ands	r4, r5
   124f6:	e749      	b.n	1238c <__aeabi_dadd+0x108>
   124f8:	003d      	movs	r5, r7
   124fa:	3828      	subs	r0, #40	; 0x28
   124fc:	4085      	lsls	r5, r0
   124fe:	2700      	movs	r7, #0
   12500:	e72e      	b.n	12360 <__aeabi_dadd+0xdc>
   12502:	0038      	movs	r0, r7
   12504:	f001 fb04 	bl	13b10 <__clzsi2>
   12508:	3020      	adds	r0, #32
   1250a:	e71d      	b.n	12348 <__aeabi_dadd+0xc4>
   1250c:	430a      	orrs	r2, r1
   1250e:	1e51      	subs	r1, r2, #1
   12510:	418a      	sbcs	r2, r1
   12512:	2100      	movs	r1, #0
   12514:	e707      	b.n	12326 <__aeabi_dadd+0xa2>
   12516:	2b00      	cmp	r3, #0
   12518:	d000      	beq.n	1251c <__aeabi_dadd+0x298>
   1251a:	e0f3      	b.n	12704 <__aeabi_dadd+0x480>
   1251c:	1c70      	adds	r0, r6, #1
   1251e:	0543      	lsls	r3, r0, #21
   12520:	0d5b      	lsrs	r3, r3, #21
   12522:	2b01      	cmp	r3, #1
   12524:	dc00      	bgt.n	12528 <__aeabi_dadd+0x2a4>
   12526:	e0ad      	b.n	12684 <__aeabi_dadd+0x400>
   12528:	4b36      	ldr	r3, [pc, #216]	; (12604 <__aeabi_dadd+0x380>)
   1252a:	4298      	cmp	r0, r3
   1252c:	d100      	bne.n	12530 <__aeabi_dadd+0x2ac>
   1252e:	e0d1      	b.n	126d4 <__aeabi_dadd+0x450>
   12530:	18ba      	adds	r2, r7, r2
   12532:	42ba      	cmp	r2, r7
   12534:	41bf      	sbcs	r7, r7
   12536:	1864      	adds	r4, r4, r1
   12538:	427f      	negs	r7, r7
   1253a:	19e4      	adds	r4, r4, r7
   1253c:	07e7      	lsls	r7, r4, #31
   1253e:	0852      	lsrs	r2, r2, #1
   12540:	4317      	orrs	r7, r2
   12542:	0864      	lsrs	r4, r4, #1
   12544:	0006      	movs	r6, r0
   12546:	e721      	b.n	1238c <__aeabi_dadd+0x108>
   12548:	482e      	ldr	r0, [pc, #184]	; (12604 <__aeabi_dadd+0x380>)
   1254a:	4285      	cmp	r5, r0
   1254c:	d100      	bne.n	12550 <__aeabi_dadd+0x2cc>
   1254e:	e093      	b.n	12678 <__aeabi_dadd+0x3f4>
   12550:	001d      	movs	r5, r3
   12552:	e6d0      	b.n	122f6 <__aeabi_dadd+0x72>
   12554:	0029      	movs	r1, r5
   12556:	3e1f      	subs	r6, #31
   12558:	40f1      	lsrs	r1, r6
   1255a:	2b20      	cmp	r3, #32
   1255c:	d100      	bne.n	12560 <__aeabi_dadd+0x2dc>
   1255e:	e08d      	b.n	1267c <__aeabi_dadd+0x3f8>
   12560:	2240      	movs	r2, #64	; 0x40
   12562:	1ad3      	subs	r3, r2, r3
   12564:	409d      	lsls	r5, r3
   12566:	432f      	orrs	r7, r5
   12568:	1e7d      	subs	r5, r7, #1
   1256a:	41af      	sbcs	r7, r5
   1256c:	2400      	movs	r4, #0
   1256e:	430f      	orrs	r7, r1
   12570:	2600      	movs	r6, #0
   12572:	e744      	b.n	123fe <__aeabi_dadd+0x17a>
   12574:	002b      	movs	r3, r5
   12576:	0008      	movs	r0, r1
   12578:	3b20      	subs	r3, #32
   1257a:	40d8      	lsrs	r0, r3
   1257c:	0003      	movs	r3, r0
   1257e:	2d20      	cmp	r5, #32
   12580:	d100      	bne.n	12584 <__aeabi_dadd+0x300>
   12582:	e07d      	b.n	12680 <__aeabi_dadd+0x3fc>
   12584:	2040      	movs	r0, #64	; 0x40
   12586:	1b45      	subs	r5, r0, r5
   12588:	40a9      	lsls	r1, r5
   1258a:	430a      	orrs	r2, r1
   1258c:	1e51      	subs	r1, r2, #1
   1258e:	418a      	sbcs	r2, r1
   12590:	2100      	movs	r1, #0
   12592:	431a      	orrs	r2, r3
   12594:	e6c7      	b.n	12326 <__aeabi_dadd+0xa2>
   12596:	2e00      	cmp	r6, #0
   12598:	d050      	beq.n	1263c <__aeabi_dadd+0x3b8>
   1259a:	4e1a      	ldr	r6, [pc, #104]	; (12604 <__aeabi_dadd+0x380>)
   1259c:	42b0      	cmp	r0, r6
   1259e:	d057      	beq.n	12650 <__aeabi_dadd+0x3cc>
   125a0:	2680      	movs	r6, #128	; 0x80
   125a2:	426b      	negs	r3, r5
   125a4:	4699      	mov	r9, r3
   125a6:	0436      	lsls	r6, r6, #16
   125a8:	4334      	orrs	r4, r6
   125aa:	464b      	mov	r3, r9
   125ac:	2b38      	cmp	r3, #56	; 0x38
   125ae:	dd00      	ble.n	125b2 <__aeabi_dadd+0x32e>
   125b0:	e0d6      	b.n	12760 <__aeabi_dadd+0x4dc>
   125b2:	2b1f      	cmp	r3, #31
   125b4:	dd00      	ble.n	125b8 <__aeabi_dadd+0x334>
   125b6:	e135      	b.n	12824 <__aeabi_dadd+0x5a0>
   125b8:	2620      	movs	r6, #32
   125ba:	1af5      	subs	r5, r6, r3
   125bc:	0026      	movs	r6, r4
   125be:	40ae      	lsls	r6, r5
   125c0:	46b2      	mov	sl, r6
   125c2:	003e      	movs	r6, r7
   125c4:	40de      	lsrs	r6, r3
   125c6:	46ac      	mov	ip, r5
   125c8:	0035      	movs	r5, r6
   125ca:	4656      	mov	r6, sl
   125cc:	432e      	orrs	r6, r5
   125ce:	4665      	mov	r5, ip
   125d0:	40af      	lsls	r7, r5
   125d2:	1e7d      	subs	r5, r7, #1
   125d4:	41af      	sbcs	r7, r5
   125d6:	40dc      	lsrs	r4, r3
   125d8:	4337      	orrs	r7, r6
   125da:	1bd7      	subs	r7, r2, r7
   125dc:	42ba      	cmp	r2, r7
   125de:	4192      	sbcs	r2, r2
   125e0:	1b0c      	subs	r4, r1, r4
   125e2:	4252      	negs	r2, r2
   125e4:	1aa4      	subs	r4, r4, r2
   125e6:	0006      	movs	r6, r0
   125e8:	46d8      	mov	r8, fp
   125ea:	e6a3      	b.n	12334 <__aeabi_dadd+0xb0>
   125ec:	4664      	mov	r4, ip
   125ee:	4667      	mov	r7, ip
   125f0:	432c      	orrs	r4, r5
   125f2:	d000      	beq.n	125f6 <__aeabi_dadd+0x372>
   125f4:	e6a2      	b.n	1233c <__aeabi_dadd+0xb8>
   125f6:	2500      	movs	r5, #0
   125f8:	2600      	movs	r6, #0
   125fa:	2700      	movs	r7, #0
   125fc:	e706      	b.n	1240c <__aeabi_dadd+0x188>
   125fe:	001e      	movs	r6, r3
   12600:	e6c4      	b.n	1238c <__aeabi_dadd+0x108>
   12602:	46c0      	nop			; (mov r8, r8)
   12604:	000007ff 	.word	0x000007ff
   12608:	ff7fffff 	.word	0xff7fffff
   1260c:	800fffff 	.word	0x800fffff
   12610:	2b1f      	cmp	r3, #31
   12612:	dc63      	bgt.n	126dc <__aeabi_dadd+0x458>
   12614:	2020      	movs	r0, #32
   12616:	1ac3      	subs	r3, r0, r3
   12618:	0008      	movs	r0, r1
   1261a:	4098      	lsls	r0, r3
   1261c:	469c      	mov	ip, r3
   1261e:	4683      	mov	fp, r0
   12620:	4653      	mov	r3, sl
   12622:	0010      	movs	r0, r2
   12624:	40d8      	lsrs	r0, r3
   12626:	0003      	movs	r3, r0
   12628:	4658      	mov	r0, fp
   1262a:	4318      	orrs	r0, r3
   1262c:	4663      	mov	r3, ip
   1262e:	409a      	lsls	r2, r3
   12630:	1e53      	subs	r3, r2, #1
   12632:	419a      	sbcs	r2, r3
   12634:	4653      	mov	r3, sl
   12636:	4302      	orrs	r2, r0
   12638:	40d9      	lsrs	r1, r3
   1263a:	e703      	b.n	12444 <__aeabi_dadd+0x1c0>
   1263c:	0026      	movs	r6, r4
   1263e:	433e      	orrs	r6, r7
   12640:	d006      	beq.n	12650 <__aeabi_dadd+0x3cc>
   12642:	43eb      	mvns	r3, r5
   12644:	4699      	mov	r9, r3
   12646:	2b00      	cmp	r3, #0
   12648:	d0c7      	beq.n	125da <__aeabi_dadd+0x356>
   1264a:	4e94      	ldr	r6, [pc, #592]	; (1289c <__aeabi_dadd+0x618>)
   1264c:	42b0      	cmp	r0, r6
   1264e:	d1ac      	bne.n	125aa <__aeabi_dadd+0x326>
   12650:	000c      	movs	r4, r1
   12652:	0017      	movs	r7, r2
   12654:	0006      	movs	r6, r0
   12656:	46d8      	mov	r8, fp
   12658:	e698      	b.n	1238c <__aeabi_dadd+0x108>
   1265a:	4b90      	ldr	r3, [pc, #576]	; (1289c <__aeabi_dadd+0x618>)
   1265c:	459a      	cmp	sl, r3
   1265e:	d00b      	beq.n	12678 <__aeabi_dadd+0x3f4>
   12660:	4682      	mov	sl, r0
   12662:	e6e7      	b.n	12434 <__aeabi_dadd+0x1b0>
   12664:	2800      	cmp	r0, #0
   12666:	d000      	beq.n	1266a <__aeabi_dadd+0x3e6>
   12668:	e09e      	b.n	127a8 <__aeabi_dadd+0x524>
   1266a:	0018      	movs	r0, r3
   1266c:	4310      	orrs	r0, r2
   1266e:	d100      	bne.n	12672 <__aeabi_dadd+0x3ee>
   12670:	e0e9      	b.n	12846 <__aeabi_dadd+0x5c2>
   12672:	001c      	movs	r4, r3
   12674:	0017      	movs	r7, r2
   12676:	46d8      	mov	r8, fp
   12678:	4e88      	ldr	r6, [pc, #544]	; (1289c <__aeabi_dadd+0x618>)
   1267a:	e687      	b.n	1238c <__aeabi_dadd+0x108>
   1267c:	2500      	movs	r5, #0
   1267e:	e772      	b.n	12566 <__aeabi_dadd+0x2e2>
   12680:	2100      	movs	r1, #0
   12682:	e782      	b.n	1258a <__aeabi_dadd+0x306>
   12684:	0023      	movs	r3, r4
   12686:	433b      	orrs	r3, r7
   12688:	2e00      	cmp	r6, #0
   1268a:	d000      	beq.n	1268e <__aeabi_dadd+0x40a>
   1268c:	e0ab      	b.n	127e6 <__aeabi_dadd+0x562>
   1268e:	2b00      	cmp	r3, #0
   12690:	d100      	bne.n	12694 <__aeabi_dadd+0x410>
   12692:	e0e7      	b.n	12864 <__aeabi_dadd+0x5e0>
   12694:	000b      	movs	r3, r1
   12696:	4313      	orrs	r3, r2
   12698:	d100      	bne.n	1269c <__aeabi_dadd+0x418>
   1269a:	e677      	b.n	1238c <__aeabi_dadd+0x108>
   1269c:	18ba      	adds	r2, r7, r2
   1269e:	42ba      	cmp	r2, r7
   126a0:	41bf      	sbcs	r7, r7
   126a2:	1864      	adds	r4, r4, r1
   126a4:	427f      	negs	r7, r7
   126a6:	19e4      	adds	r4, r4, r7
   126a8:	0223      	lsls	r3, r4, #8
   126aa:	d400      	bmi.n	126ae <__aeabi_dadd+0x42a>
   126ac:	e0f2      	b.n	12894 <__aeabi_dadd+0x610>
   126ae:	4b7c      	ldr	r3, [pc, #496]	; (128a0 <__aeabi_dadd+0x61c>)
   126b0:	0017      	movs	r7, r2
   126b2:	401c      	ands	r4, r3
   126b4:	0006      	movs	r6, r0
   126b6:	e669      	b.n	1238c <__aeabi_dadd+0x108>
   126b8:	0020      	movs	r0, r4
   126ba:	4338      	orrs	r0, r7
   126bc:	2e00      	cmp	r6, #0
   126be:	d1d1      	bne.n	12664 <__aeabi_dadd+0x3e0>
   126c0:	2800      	cmp	r0, #0
   126c2:	d15b      	bne.n	1277c <__aeabi_dadd+0x4f8>
   126c4:	001c      	movs	r4, r3
   126c6:	4314      	orrs	r4, r2
   126c8:	d100      	bne.n	126cc <__aeabi_dadd+0x448>
   126ca:	e0a8      	b.n	1281e <__aeabi_dadd+0x59a>
   126cc:	001c      	movs	r4, r3
   126ce:	0017      	movs	r7, r2
   126d0:	46d8      	mov	r8, fp
   126d2:	e65b      	b.n	1238c <__aeabi_dadd+0x108>
   126d4:	0006      	movs	r6, r0
   126d6:	2400      	movs	r4, #0
   126d8:	2700      	movs	r7, #0
   126da:	e697      	b.n	1240c <__aeabi_dadd+0x188>
   126dc:	4650      	mov	r0, sl
   126de:	000b      	movs	r3, r1
   126e0:	3820      	subs	r0, #32
   126e2:	40c3      	lsrs	r3, r0
   126e4:	4699      	mov	r9, r3
   126e6:	4653      	mov	r3, sl
   126e8:	2b20      	cmp	r3, #32
   126ea:	d100      	bne.n	126ee <__aeabi_dadd+0x46a>
   126ec:	e095      	b.n	1281a <__aeabi_dadd+0x596>
   126ee:	2340      	movs	r3, #64	; 0x40
   126f0:	4650      	mov	r0, sl
   126f2:	1a1b      	subs	r3, r3, r0
   126f4:	4099      	lsls	r1, r3
   126f6:	430a      	orrs	r2, r1
   126f8:	1e51      	subs	r1, r2, #1
   126fa:	418a      	sbcs	r2, r1
   126fc:	464b      	mov	r3, r9
   126fe:	2100      	movs	r1, #0
   12700:	431a      	orrs	r2, r3
   12702:	e69f      	b.n	12444 <__aeabi_dadd+0x1c0>
   12704:	2e00      	cmp	r6, #0
   12706:	d130      	bne.n	1276a <__aeabi_dadd+0x4e6>
   12708:	0026      	movs	r6, r4
   1270a:	433e      	orrs	r6, r7
   1270c:	d067      	beq.n	127de <__aeabi_dadd+0x55a>
   1270e:	43db      	mvns	r3, r3
   12710:	469a      	mov	sl, r3
   12712:	2b00      	cmp	r3, #0
   12714:	d01c      	beq.n	12750 <__aeabi_dadd+0x4cc>
   12716:	4e61      	ldr	r6, [pc, #388]	; (1289c <__aeabi_dadd+0x618>)
   12718:	42b0      	cmp	r0, r6
   1271a:	d060      	beq.n	127de <__aeabi_dadd+0x55a>
   1271c:	4653      	mov	r3, sl
   1271e:	2b38      	cmp	r3, #56	; 0x38
   12720:	dd00      	ble.n	12724 <__aeabi_dadd+0x4a0>
   12722:	e096      	b.n	12852 <__aeabi_dadd+0x5ce>
   12724:	2b1f      	cmp	r3, #31
   12726:	dd00      	ble.n	1272a <__aeabi_dadd+0x4a6>
   12728:	e09f      	b.n	1286a <__aeabi_dadd+0x5e6>
   1272a:	2620      	movs	r6, #32
   1272c:	1af3      	subs	r3, r6, r3
   1272e:	0026      	movs	r6, r4
   12730:	409e      	lsls	r6, r3
   12732:	469c      	mov	ip, r3
   12734:	46b3      	mov	fp, r6
   12736:	4653      	mov	r3, sl
   12738:	003e      	movs	r6, r7
   1273a:	40de      	lsrs	r6, r3
   1273c:	0033      	movs	r3, r6
   1273e:	465e      	mov	r6, fp
   12740:	431e      	orrs	r6, r3
   12742:	4663      	mov	r3, ip
   12744:	409f      	lsls	r7, r3
   12746:	1e7b      	subs	r3, r7, #1
   12748:	419f      	sbcs	r7, r3
   1274a:	4653      	mov	r3, sl
   1274c:	40dc      	lsrs	r4, r3
   1274e:	4337      	orrs	r7, r6
   12750:	18bf      	adds	r7, r7, r2
   12752:	4297      	cmp	r7, r2
   12754:	4192      	sbcs	r2, r2
   12756:	1864      	adds	r4, r4, r1
   12758:	4252      	negs	r2, r2
   1275a:	18a4      	adds	r4, r4, r2
   1275c:	0006      	movs	r6, r0
   1275e:	e678      	b.n	12452 <__aeabi_dadd+0x1ce>
   12760:	4327      	orrs	r7, r4
   12762:	1e7c      	subs	r4, r7, #1
   12764:	41a7      	sbcs	r7, r4
   12766:	2400      	movs	r4, #0
   12768:	e737      	b.n	125da <__aeabi_dadd+0x356>
   1276a:	4e4c      	ldr	r6, [pc, #304]	; (1289c <__aeabi_dadd+0x618>)
   1276c:	42b0      	cmp	r0, r6
   1276e:	d036      	beq.n	127de <__aeabi_dadd+0x55a>
   12770:	2680      	movs	r6, #128	; 0x80
   12772:	425b      	negs	r3, r3
   12774:	0436      	lsls	r6, r6, #16
   12776:	469a      	mov	sl, r3
   12778:	4334      	orrs	r4, r6
   1277a:	e7cf      	b.n	1271c <__aeabi_dadd+0x498>
   1277c:	0018      	movs	r0, r3
   1277e:	4310      	orrs	r0, r2
   12780:	d100      	bne.n	12784 <__aeabi_dadd+0x500>
   12782:	e603      	b.n	1238c <__aeabi_dadd+0x108>
   12784:	1ab8      	subs	r0, r7, r2
   12786:	4684      	mov	ip, r0
   12788:	4567      	cmp	r7, ip
   1278a:	41ad      	sbcs	r5, r5
   1278c:	1ae0      	subs	r0, r4, r3
   1278e:	426d      	negs	r5, r5
   12790:	1b40      	subs	r0, r0, r5
   12792:	0205      	lsls	r5, r0, #8
   12794:	d400      	bmi.n	12798 <__aeabi_dadd+0x514>
   12796:	e62c      	b.n	123f2 <__aeabi_dadd+0x16e>
   12798:	1bd7      	subs	r7, r2, r7
   1279a:	42ba      	cmp	r2, r7
   1279c:	4192      	sbcs	r2, r2
   1279e:	1b1c      	subs	r4, r3, r4
   127a0:	4252      	negs	r2, r2
   127a2:	1aa4      	subs	r4, r4, r2
   127a4:	46d8      	mov	r8, fp
   127a6:	e5f1      	b.n	1238c <__aeabi_dadd+0x108>
   127a8:	0018      	movs	r0, r3
   127aa:	4310      	orrs	r0, r2
   127ac:	d100      	bne.n	127b0 <__aeabi_dadd+0x52c>
   127ae:	e763      	b.n	12678 <__aeabi_dadd+0x3f4>
   127b0:	08f8      	lsrs	r0, r7, #3
   127b2:	0767      	lsls	r7, r4, #29
   127b4:	4307      	orrs	r7, r0
   127b6:	2080      	movs	r0, #128	; 0x80
   127b8:	08e4      	lsrs	r4, r4, #3
   127ba:	0300      	lsls	r0, r0, #12
   127bc:	4204      	tst	r4, r0
   127be:	d008      	beq.n	127d2 <__aeabi_dadd+0x54e>
   127c0:	08dd      	lsrs	r5, r3, #3
   127c2:	4205      	tst	r5, r0
   127c4:	d105      	bne.n	127d2 <__aeabi_dadd+0x54e>
   127c6:	08d2      	lsrs	r2, r2, #3
   127c8:	0759      	lsls	r1, r3, #29
   127ca:	4311      	orrs	r1, r2
   127cc:	000f      	movs	r7, r1
   127ce:	002c      	movs	r4, r5
   127d0:	46d8      	mov	r8, fp
   127d2:	0f7b      	lsrs	r3, r7, #29
   127d4:	00e4      	lsls	r4, r4, #3
   127d6:	431c      	orrs	r4, r3
   127d8:	00ff      	lsls	r7, r7, #3
   127da:	4e30      	ldr	r6, [pc, #192]	; (1289c <__aeabi_dadd+0x618>)
   127dc:	e5d6      	b.n	1238c <__aeabi_dadd+0x108>
   127de:	000c      	movs	r4, r1
   127e0:	0017      	movs	r7, r2
   127e2:	0006      	movs	r6, r0
   127e4:	e5d2      	b.n	1238c <__aeabi_dadd+0x108>
   127e6:	2b00      	cmp	r3, #0
   127e8:	d038      	beq.n	1285c <__aeabi_dadd+0x5d8>
   127ea:	000b      	movs	r3, r1
   127ec:	4313      	orrs	r3, r2
   127ee:	d100      	bne.n	127f2 <__aeabi_dadd+0x56e>
   127f0:	e742      	b.n	12678 <__aeabi_dadd+0x3f4>
   127f2:	08f8      	lsrs	r0, r7, #3
   127f4:	0767      	lsls	r7, r4, #29
   127f6:	4307      	orrs	r7, r0
   127f8:	2080      	movs	r0, #128	; 0x80
   127fa:	08e4      	lsrs	r4, r4, #3
   127fc:	0300      	lsls	r0, r0, #12
   127fe:	4204      	tst	r4, r0
   12800:	d0e7      	beq.n	127d2 <__aeabi_dadd+0x54e>
   12802:	08cb      	lsrs	r3, r1, #3
   12804:	4203      	tst	r3, r0
   12806:	d1e4      	bne.n	127d2 <__aeabi_dadd+0x54e>
   12808:	08d2      	lsrs	r2, r2, #3
   1280a:	0749      	lsls	r1, r1, #29
   1280c:	4311      	orrs	r1, r2
   1280e:	000f      	movs	r7, r1
   12810:	001c      	movs	r4, r3
   12812:	e7de      	b.n	127d2 <__aeabi_dadd+0x54e>
   12814:	2700      	movs	r7, #0
   12816:	2400      	movs	r4, #0
   12818:	e5d5      	b.n	123c6 <__aeabi_dadd+0x142>
   1281a:	2100      	movs	r1, #0
   1281c:	e76b      	b.n	126f6 <__aeabi_dadd+0x472>
   1281e:	2500      	movs	r5, #0
   12820:	2700      	movs	r7, #0
   12822:	e5f3      	b.n	1240c <__aeabi_dadd+0x188>
   12824:	464e      	mov	r6, r9
   12826:	0025      	movs	r5, r4
   12828:	3e20      	subs	r6, #32
   1282a:	40f5      	lsrs	r5, r6
   1282c:	464b      	mov	r3, r9
   1282e:	002e      	movs	r6, r5
   12830:	2b20      	cmp	r3, #32
   12832:	d02d      	beq.n	12890 <__aeabi_dadd+0x60c>
   12834:	2540      	movs	r5, #64	; 0x40
   12836:	1aed      	subs	r5, r5, r3
   12838:	40ac      	lsls	r4, r5
   1283a:	4327      	orrs	r7, r4
   1283c:	1e7c      	subs	r4, r7, #1
   1283e:	41a7      	sbcs	r7, r4
   12840:	2400      	movs	r4, #0
   12842:	4337      	orrs	r7, r6
   12844:	e6c9      	b.n	125da <__aeabi_dadd+0x356>
   12846:	2480      	movs	r4, #128	; 0x80
   12848:	2500      	movs	r5, #0
   1284a:	0324      	lsls	r4, r4, #12
   1284c:	4e13      	ldr	r6, [pc, #76]	; (1289c <__aeabi_dadd+0x618>)
   1284e:	2700      	movs	r7, #0
   12850:	e5dc      	b.n	1240c <__aeabi_dadd+0x188>
   12852:	4327      	orrs	r7, r4
   12854:	1e7c      	subs	r4, r7, #1
   12856:	41a7      	sbcs	r7, r4
   12858:	2400      	movs	r4, #0
   1285a:	e779      	b.n	12750 <__aeabi_dadd+0x4cc>
   1285c:	000c      	movs	r4, r1
   1285e:	0017      	movs	r7, r2
   12860:	4e0e      	ldr	r6, [pc, #56]	; (1289c <__aeabi_dadd+0x618>)
   12862:	e593      	b.n	1238c <__aeabi_dadd+0x108>
   12864:	000c      	movs	r4, r1
   12866:	0017      	movs	r7, r2
   12868:	e590      	b.n	1238c <__aeabi_dadd+0x108>
   1286a:	4656      	mov	r6, sl
   1286c:	0023      	movs	r3, r4
   1286e:	3e20      	subs	r6, #32
   12870:	40f3      	lsrs	r3, r6
   12872:	4699      	mov	r9, r3
   12874:	4653      	mov	r3, sl
   12876:	2b20      	cmp	r3, #32
   12878:	d00e      	beq.n	12898 <__aeabi_dadd+0x614>
   1287a:	2340      	movs	r3, #64	; 0x40
   1287c:	4656      	mov	r6, sl
   1287e:	1b9b      	subs	r3, r3, r6
   12880:	409c      	lsls	r4, r3
   12882:	4327      	orrs	r7, r4
   12884:	1e7c      	subs	r4, r7, #1
   12886:	41a7      	sbcs	r7, r4
   12888:	464b      	mov	r3, r9
   1288a:	2400      	movs	r4, #0
   1288c:	431f      	orrs	r7, r3
   1288e:	e75f      	b.n	12750 <__aeabi_dadd+0x4cc>
   12890:	2400      	movs	r4, #0
   12892:	e7d2      	b.n	1283a <__aeabi_dadd+0x5b6>
   12894:	0017      	movs	r7, r2
   12896:	e5b2      	b.n	123fe <__aeabi_dadd+0x17a>
   12898:	2400      	movs	r4, #0
   1289a:	e7f2      	b.n	12882 <__aeabi_dadd+0x5fe>
   1289c:	000007ff 	.word	0x000007ff
   128a0:	ff7fffff 	.word	0xff7fffff

000128a4 <__aeabi_ddiv>:
   128a4:	b5f0      	push	{r4, r5, r6, r7, lr}
   128a6:	4657      	mov	r7, sl
   128a8:	4645      	mov	r5, r8
   128aa:	46de      	mov	lr, fp
   128ac:	464e      	mov	r6, r9
   128ae:	b5e0      	push	{r5, r6, r7, lr}
   128b0:	004c      	lsls	r4, r1, #1
   128b2:	030e      	lsls	r6, r1, #12
   128b4:	b087      	sub	sp, #28
   128b6:	4683      	mov	fp, r0
   128b8:	4692      	mov	sl, r2
   128ba:	001d      	movs	r5, r3
   128bc:	4680      	mov	r8, r0
   128be:	0b36      	lsrs	r6, r6, #12
   128c0:	0d64      	lsrs	r4, r4, #21
   128c2:	0fcf      	lsrs	r7, r1, #31
   128c4:	2c00      	cmp	r4, #0
   128c6:	d04f      	beq.n	12968 <__aeabi_ddiv+0xc4>
   128c8:	4b6f      	ldr	r3, [pc, #444]	; (12a88 <__aeabi_ddiv+0x1e4>)
   128ca:	429c      	cmp	r4, r3
   128cc:	d035      	beq.n	1293a <__aeabi_ddiv+0x96>
   128ce:	2380      	movs	r3, #128	; 0x80
   128d0:	0f42      	lsrs	r2, r0, #29
   128d2:	041b      	lsls	r3, r3, #16
   128d4:	00f6      	lsls	r6, r6, #3
   128d6:	4313      	orrs	r3, r2
   128d8:	4333      	orrs	r3, r6
   128da:	4699      	mov	r9, r3
   128dc:	00c3      	lsls	r3, r0, #3
   128de:	4698      	mov	r8, r3
   128e0:	4b6a      	ldr	r3, [pc, #424]	; (12a8c <__aeabi_ddiv+0x1e8>)
   128e2:	2600      	movs	r6, #0
   128e4:	469c      	mov	ip, r3
   128e6:	2300      	movs	r3, #0
   128e8:	4464      	add	r4, ip
   128ea:	9303      	str	r3, [sp, #12]
   128ec:	032b      	lsls	r3, r5, #12
   128ee:	0b1b      	lsrs	r3, r3, #12
   128f0:	469b      	mov	fp, r3
   128f2:	006b      	lsls	r3, r5, #1
   128f4:	0fed      	lsrs	r5, r5, #31
   128f6:	4650      	mov	r0, sl
   128f8:	0d5b      	lsrs	r3, r3, #21
   128fa:	9501      	str	r5, [sp, #4]
   128fc:	d05e      	beq.n	129bc <__aeabi_ddiv+0x118>
   128fe:	4a62      	ldr	r2, [pc, #392]	; (12a88 <__aeabi_ddiv+0x1e4>)
   12900:	4293      	cmp	r3, r2
   12902:	d053      	beq.n	129ac <__aeabi_ddiv+0x108>
   12904:	465a      	mov	r2, fp
   12906:	00d1      	lsls	r1, r2, #3
   12908:	2280      	movs	r2, #128	; 0x80
   1290a:	0f40      	lsrs	r0, r0, #29
   1290c:	0412      	lsls	r2, r2, #16
   1290e:	4302      	orrs	r2, r0
   12910:	430a      	orrs	r2, r1
   12912:	4693      	mov	fp, r2
   12914:	4652      	mov	r2, sl
   12916:	00d1      	lsls	r1, r2, #3
   12918:	4a5c      	ldr	r2, [pc, #368]	; (12a8c <__aeabi_ddiv+0x1e8>)
   1291a:	4694      	mov	ip, r2
   1291c:	2200      	movs	r2, #0
   1291e:	4463      	add	r3, ip
   12920:	0038      	movs	r0, r7
   12922:	4068      	eors	r0, r5
   12924:	4684      	mov	ip, r0
   12926:	9002      	str	r0, [sp, #8]
   12928:	1ae4      	subs	r4, r4, r3
   1292a:	4316      	orrs	r6, r2
   1292c:	2e0f      	cmp	r6, #15
   1292e:	d900      	bls.n	12932 <__aeabi_ddiv+0x8e>
   12930:	e0b4      	b.n	12a9c <__aeabi_ddiv+0x1f8>
   12932:	4b57      	ldr	r3, [pc, #348]	; (12a90 <__aeabi_ddiv+0x1ec>)
   12934:	00b6      	lsls	r6, r6, #2
   12936:	599b      	ldr	r3, [r3, r6]
   12938:	469f      	mov	pc, r3
   1293a:	0003      	movs	r3, r0
   1293c:	4333      	orrs	r3, r6
   1293e:	4699      	mov	r9, r3
   12940:	d16c      	bne.n	12a1c <__aeabi_ddiv+0x178>
   12942:	2300      	movs	r3, #0
   12944:	4698      	mov	r8, r3
   12946:	3302      	adds	r3, #2
   12948:	2608      	movs	r6, #8
   1294a:	9303      	str	r3, [sp, #12]
   1294c:	e7ce      	b.n	128ec <__aeabi_ddiv+0x48>
   1294e:	46cb      	mov	fp, r9
   12950:	4641      	mov	r1, r8
   12952:	9a03      	ldr	r2, [sp, #12]
   12954:	9701      	str	r7, [sp, #4]
   12956:	2a02      	cmp	r2, #2
   12958:	d165      	bne.n	12a26 <__aeabi_ddiv+0x182>
   1295a:	9b01      	ldr	r3, [sp, #4]
   1295c:	4c4a      	ldr	r4, [pc, #296]	; (12a88 <__aeabi_ddiv+0x1e4>)
   1295e:	469c      	mov	ip, r3
   12960:	2300      	movs	r3, #0
   12962:	2200      	movs	r2, #0
   12964:	4698      	mov	r8, r3
   12966:	e06b      	b.n	12a40 <__aeabi_ddiv+0x19c>
   12968:	0003      	movs	r3, r0
   1296a:	4333      	orrs	r3, r6
   1296c:	4699      	mov	r9, r3
   1296e:	d04e      	beq.n	12a0e <__aeabi_ddiv+0x16a>
   12970:	2e00      	cmp	r6, #0
   12972:	d100      	bne.n	12976 <__aeabi_ddiv+0xd2>
   12974:	e1bc      	b.n	12cf0 <__aeabi_ddiv+0x44c>
   12976:	0030      	movs	r0, r6
   12978:	f001 f8ca 	bl	13b10 <__clzsi2>
   1297c:	0003      	movs	r3, r0
   1297e:	3b0b      	subs	r3, #11
   12980:	2b1c      	cmp	r3, #28
   12982:	dd00      	ble.n	12986 <__aeabi_ddiv+0xe2>
   12984:	e1ac      	b.n	12ce0 <__aeabi_ddiv+0x43c>
   12986:	221d      	movs	r2, #29
   12988:	1ad3      	subs	r3, r2, r3
   1298a:	465a      	mov	r2, fp
   1298c:	0001      	movs	r1, r0
   1298e:	40da      	lsrs	r2, r3
   12990:	3908      	subs	r1, #8
   12992:	408e      	lsls	r6, r1
   12994:	0013      	movs	r3, r2
   12996:	4333      	orrs	r3, r6
   12998:	4699      	mov	r9, r3
   1299a:	465b      	mov	r3, fp
   1299c:	408b      	lsls	r3, r1
   1299e:	4698      	mov	r8, r3
   129a0:	2300      	movs	r3, #0
   129a2:	4c3c      	ldr	r4, [pc, #240]	; (12a94 <__aeabi_ddiv+0x1f0>)
   129a4:	2600      	movs	r6, #0
   129a6:	1a24      	subs	r4, r4, r0
   129a8:	9303      	str	r3, [sp, #12]
   129aa:	e79f      	b.n	128ec <__aeabi_ddiv+0x48>
   129ac:	4651      	mov	r1, sl
   129ae:	465a      	mov	r2, fp
   129b0:	4311      	orrs	r1, r2
   129b2:	d129      	bne.n	12a08 <__aeabi_ddiv+0x164>
   129b4:	2200      	movs	r2, #0
   129b6:	4693      	mov	fp, r2
   129b8:	3202      	adds	r2, #2
   129ba:	e7b1      	b.n	12920 <__aeabi_ddiv+0x7c>
   129bc:	4659      	mov	r1, fp
   129be:	4301      	orrs	r1, r0
   129c0:	d01e      	beq.n	12a00 <__aeabi_ddiv+0x15c>
   129c2:	465b      	mov	r3, fp
   129c4:	2b00      	cmp	r3, #0
   129c6:	d100      	bne.n	129ca <__aeabi_ddiv+0x126>
   129c8:	e19e      	b.n	12d08 <__aeabi_ddiv+0x464>
   129ca:	4658      	mov	r0, fp
   129cc:	f001 f8a0 	bl	13b10 <__clzsi2>
   129d0:	0003      	movs	r3, r0
   129d2:	3b0b      	subs	r3, #11
   129d4:	2b1c      	cmp	r3, #28
   129d6:	dd00      	ble.n	129da <__aeabi_ddiv+0x136>
   129d8:	e18f      	b.n	12cfa <__aeabi_ddiv+0x456>
   129da:	0002      	movs	r2, r0
   129dc:	4659      	mov	r1, fp
   129de:	3a08      	subs	r2, #8
   129e0:	4091      	lsls	r1, r2
   129e2:	468b      	mov	fp, r1
   129e4:	211d      	movs	r1, #29
   129e6:	1acb      	subs	r3, r1, r3
   129e8:	4651      	mov	r1, sl
   129ea:	40d9      	lsrs	r1, r3
   129ec:	000b      	movs	r3, r1
   129ee:	4659      	mov	r1, fp
   129f0:	430b      	orrs	r3, r1
   129f2:	4651      	mov	r1, sl
   129f4:	469b      	mov	fp, r3
   129f6:	4091      	lsls	r1, r2
   129f8:	4b26      	ldr	r3, [pc, #152]	; (12a94 <__aeabi_ddiv+0x1f0>)
   129fa:	2200      	movs	r2, #0
   129fc:	1a1b      	subs	r3, r3, r0
   129fe:	e78f      	b.n	12920 <__aeabi_ddiv+0x7c>
   12a00:	2300      	movs	r3, #0
   12a02:	2201      	movs	r2, #1
   12a04:	469b      	mov	fp, r3
   12a06:	e78b      	b.n	12920 <__aeabi_ddiv+0x7c>
   12a08:	4651      	mov	r1, sl
   12a0a:	2203      	movs	r2, #3
   12a0c:	e788      	b.n	12920 <__aeabi_ddiv+0x7c>
   12a0e:	2300      	movs	r3, #0
   12a10:	4698      	mov	r8, r3
   12a12:	3301      	adds	r3, #1
   12a14:	2604      	movs	r6, #4
   12a16:	2400      	movs	r4, #0
   12a18:	9303      	str	r3, [sp, #12]
   12a1a:	e767      	b.n	128ec <__aeabi_ddiv+0x48>
   12a1c:	2303      	movs	r3, #3
   12a1e:	46b1      	mov	r9, r6
   12a20:	9303      	str	r3, [sp, #12]
   12a22:	260c      	movs	r6, #12
   12a24:	e762      	b.n	128ec <__aeabi_ddiv+0x48>
   12a26:	2a03      	cmp	r2, #3
   12a28:	d100      	bne.n	12a2c <__aeabi_ddiv+0x188>
   12a2a:	e25c      	b.n	12ee6 <__aeabi_ddiv+0x642>
   12a2c:	9b01      	ldr	r3, [sp, #4]
   12a2e:	2a01      	cmp	r2, #1
   12a30:	d000      	beq.n	12a34 <__aeabi_ddiv+0x190>
   12a32:	e1e4      	b.n	12dfe <__aeabi_ddiv+0x55a>
   12a34:	4013      	ands	r3, r2
   12a36:	469c      	mov	ip, r3
   12a38:	2300      	movs	r3, #0
   12a3a:	2400      	movs	r4, #0
   12a3c:	2200      	movs	r2, #0
   12a3e:	4698      	mov	r8, r3
   12a40:	2100      	movs	r1, #0
   12a42:	0312      	lsls	r2, r2, #12
   12a44:	0b13      	lsrs	r3, r2, #12
   12a46:	0d0a      	lsrs	r2, r1, #20
   12a48:	0512      	lsls	r2, r2, #20
   12a4a:	431a      	orrs	r2, r3
   12a4c:	0523      	lsls	r3, r4, #20
   12a4e:	4c12      	ldr	r4, [pc, #72]	; (12a98 <__aeabi_ddiv+0x1f4>)
   12a50:	4640      	mov	r0, r8
   12a52:	4022      	ands	r2, r4
   12a54:	4313      	orrs	r3, r2
   12a56:	4662      	mov	r2, ip
   12a58:	005b      	lsls	r3, r3, #1
   12a5a:	07d2      	lsls	r2, r2, #31
   12a5c:	085b      	lsrs	r3, r3, #1
   12a5e:	4313      	orrs	r3, r2
   12a60:	0019      	movs	r1, r3
   12a62:	b007      	add	sp, #28
   12a64:	bc3c      	pop	{r2, r3, r4, r5}
   12a66:	4690      	mov	r8, r2
   12a68:	4699      	mov	r9, r3
   12a6a:	46a2      	mov	sl, r4
   12a6c:	46ab      	mov	fp, r5
   12a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12a70:	2300      	movs	r3, #0
   12a72:	2280      	movs	r2, #128	; 0x80
   12a74:	469c      	mov	ip, r3
   12a76:	0312      	lsls	r2, r2, #12
   12a78:	4698      	mov	r8, r3
   12a7a:	4c03      	ldr	r4, [pc, #12]	; (12a88 <__aeabi_ddiv+0x1e4>)
   12a7c:	e7e0      	b.n	12a40 <__aeabi_ddiv+0x19c>
   12a7e:	2300      	movs	r3, #0
   12a80:	4c01      	ldr	r4, [pc, #4]	; (12a88 <__aeabi_ddiv+0x1e4>)
   12a82:	2200      	movs	r2, #0
   12a84:	4698      	mov	r8, r3
   12a86:	e7db      	b.n	12a40 <__aeabi_ddiv+0x19c>
   12a88:	000007ff 	.word	0x000007ff
   12a8c:	fffffc01 	.word	0xfffffc01
   12a90:	00016ce0 	.word	0x00016ce0
   12a94:	fffffc0d 	.word	0xfffffc0d
   12a98:	800fffff 	.word	0x800fffff
   12a9c:	45d9      	cmp	r9, fp
   12a9e:	d900      	bls.n	12aa2 <__aeabi_ddiv+0x1fe>
   12aa0:	e139      	b.n	12d16 <__aeabi_ddiv+0x472>
   12aa2:	d100      	bne.n	12aa6 <__aeabi_ddiv+0x202>
   12aa4:	e134      	b.n	12d10 <__aeabi_ddiv+0x46c>
   12aa6:	2300      	movs	r3, #0
   12aa8:	4646      	mov	r6, r8
   12aaa:	464d      	mov	r5, r9
   12aac:	469a      	mov	sl, r3
   12aae:	3c01      	subs	r4, #1
   12ab0:	465b      	mov	r3, fp
   12ab2:	0e0a      	lsrs	r2, r1, #24
   12ab4:	021b      	lsls	r3, r3, #8
   12ab6:	431a      	orrs	r2, r3
   12ab8:	020b      	lsls	r3, r1, #8
   12aba:	0c17      	lsrs	r7, r2, #16
   12abc:	9303      	str	r3, [sp, #12]
   12abe:	0413      	lsls	r3, r2, #16
   12ac0:	0c1b      	lsrs	r3, r3, #16
   12ac2:	0039      	movs	r1, r7
   12ac4:	0028      	movs	r0, r5
   12ac6:	4690      	mov	r8, r2
   12ac8:	9301      	str	r3, [sp, #4]
   12aca:	f7ff fa3b 	bl	11f44 <__udivsi3>
   12ace:	0002      	movs	r2, r0
   12ad0:	9b01      	ldr	r3, [sp, #4]
   12ad2:	4683      	mov	fp, r0
   12ad4:	435a      	muls	r2, r3
   12ad6:	0028      	movs	r0, r5
   12ad8:	0039      	movs	r1, r7
   12ada:	4691      	mov	r9, r2
   12adc:	f7ff fab8 	bl	12050 <__aeabi_uidivmod>
   12ae0:	0c35      	lsrs	r5, r6, #16
   12ae2:	0409      	lsls	r1, r1, #16
   12ae4:	430d      	orrs	r5, r1
   12ae6:	45a9      	cmp	r9, r5
   12ae8:	d90d      	bls.n	12b06 <__aeabi_ddiv+0x262>
   12aea:	465b      	mov	r3, fp
   12aec:	4445      	add	r5, r8
   12aee:	3b01      	subs	r3, #1
   12af0:	45a8      	cmp	r8, r5
   12af2:	d900      	bls.n	12af6 <__aeabi_ddiv+0x252>
   12af4:	e13a      	b.n	12d6c <__aeabi_ddiv+0x4c8>
   12af6:	45a9      	cmp	r9, r5
   12af8:	d800      	bhi.n	12afc <__aeabi_ddiv+0x258>
   12afa:	e137      	b.n	12d6c <__aeabi_ddiv+0x4c8>
   12afc:	2302      	movs	r3, #2
   12afe:	425b      	negs	r3, r3
   12b00:	469c      	mov	ip, r3
   12b02:	4445      	add	r5, r8
   12b04:	44e3      	add	fp, ip
   12b06:	464b      	mov	r3, r9
   12b08:	1aeb      	subs	r3, r5, r3
   12b0a:	0039      	movs	r1, r7
   12b0c:	0018      	movs	r0, r3
   12b0e:	9304      	str	r3, [sp, #16]
   12b10:	f7ff fa18 	bl	11f44 <__udivsi3>
   12b14:	9b01      	ldr	r3, [sp, #4]
   12b16:	0005      	movs	r5, r0
   12b18:	4343      	muls	r3, r0
   12b1a:	0039      	movs	r1, r7
   12b1c:	9804      	ldr	r0, [sp, #16]
   12b1e:	4699      	mov	r9, r3
   12b20:	f7ff fa96 	bl	12050 <__aeabi_uidivmod>
   12b24:	0433      	lsls	r3, r6, #16
   12b26:	0409      	lsls	r1, r1, #16
   12b28:	0c1b      	lsrs	r3, r3, #16
   12b2a:	430b      	orrs	r3, r1
   12b2c:	4599      	cmp	r9, r3
   12b2e:	d909      	bls.n	12b44 <__aeabi_ddiv+0x2a0>
   12b30:	4443      	add	r3, r8
   12b32:	1e6a      	subs	r2, r5, #1
   12b34:	4598      	cmp	r8, r3
   12b36:	d900      	bls.n	12b3a <__aeabi_ddiv+0x296>
   12b38:	e11a      	b.n	12d70 <__aeabi_ddiv+0x4cc>
   12b3a:	4599      	cmp	r9, r3
   12b3c:	d800      	bhi.n	12b40 <__aeabi_ddiv+0x29c>
   12b3e:	e117      	b.n	12d70 <__aeabi_ddiv+0x4cc>
   12b40:	3d02      	subs	r5, #2
   12b42:	4443      	add	r3, r8
   12b44:	464a      	mov	r2, r9
   12b46:	1a9b      	subs	r3, r3, r2
   12b48:	465a      	mov	r2, fp
   12b4a:	0412      	lsls	r2, r2, #16
   12b4c:	432a      	orrs	r2, r5
   12b4e:	9903      	ldr	r1, [sp, #12]
   12b50:	4693      	mov	fp, r2
   12b52:	0c10      	lsrs	r0, r2, #16
   12b54:	0c0a      	lsrs	r2, r1, #16
   12b56:	4691      	mov	r9, r2
   12b58:	0409      	lsls	r1, r1, #16
   12b5a:	465a      	mov	r2, fp
   12b5c:	0c09      	lsrs	r1, r1, #16
   12b5e:	464e      	mov	r6, r9
   12b60:	000d      	movs	r5, r1
   12b62:	0412      	lsls	r2, r2, #16
   12b64:	0c12      	lsrs	r2, r2, #16
   12b66:	4345      	muls	r5, r0
   12b68:	9105      	str	r1, [sp, #20]
   12b6a:	4351      	muls	r1, r2
   12b6c:	4372      	muls	r2, r6
   12b6e:	4370      	muls	r0, r6
   12b70:	1952      	adds	r2, r2, r5
   12b72:	0c0e      	lsrs	r6, r1, #16
   12b74:	18b2      	adds	r2, r6, r2
   12b76:	4295      	cmp	r5, r2
   12b78:	d903      	bls.n	12b82 <__aeabi_ddiv+0x2de>
   12b7a:	2580      	movs	r5, #128	; 0x80
   12b7c:	026d      	lsls	r5, r5, #9
   12b7e:	46ac      	mov	ip, r5
   12b80:	4460      	add	r0, ip
   12b82:	0c15      	lsrs	r5, r2, #16
   12b84:	0409      	lsls	r1, r1, #16
   12b86:	0412      	lsls	r2, r2, #16
   12b88:	0c09      	lsrs	r1, r1, #16
   12b8a:	1828      	adds	r0, r5, r0
   12b8c:	1852      	adds	r2, r2, r1
   12b8e:	4283      	cmp	r3, r0
   12b90:	d200      	bcs.n	12b94 <__aeabi_ddiv+0x2f0>
   12b92:	e0ce      	b.n	12d32 <__aeabi_ddiv+0x48e>
   12b94:	d100      	bne.n	12b98 <__aeabi_ddiv+0x2f4>
   12b96:	e0c8      	b.n	12d2a <__aeabi_ddiv+0x486>
   12b98:	1a1d      	subs	r5, r3, r0
   12b9a:	4653      	mov	r3, sl
   12b9c:	1a9e      	subs	r6, r3, r2
   12b9e:	45b2      	cmp	sl, r6
   12ba0:	4192      	sbcs	r2, r2
   12ba2:	4252      	negs	r2, r2
   12ba4:	1aab      	subs	r3, r5, r2
   12ba6:	469a      	mov	sl, r3
   12ba8:	4598      	cmp	r8, r3
   12baa:	d100      	bne.n	12bae <__aeabi_ddiv+0x30a>
   12bac:	e117      	b.n	12dde <__aeabi_ddiv+0x53a>
   12bae:	0039      	movs	r1, r7
   12bb0:	0018      	movs	r0, r3
   12bb2:	f7ff f9c7 	bl	11f44 <__udivsi3>
   12bb6:	9b01      	ldr	r3, [sp, #4]
   12bb8:	0005      	movs	r5, r0
   12bba:	4343      	muls	r3, r0
   12bbc:	0039      	movs	r1, r7
   12bbe:	4650      	mov	r0, sl
   12bc0:	9304      	str	r3, [sp, #16]
   12bc2:	f7ff fa45 	bl	12050 <__aeabi_uidivmod>
   12bc6:	9804      	ldr	r0, [sp, #16]
   12bc8:	040b      	lsls	r3, r1, #16
   12bca:	0c31      	lsrs	r1, r6, #16
   12bcc:	4319      	orrs	r1, r3
   12bce:	4288      	cmp	r0, r1
   12bd0:	d909      	bls.n	12be6 <__aeabi_ddiv+0x342>
   12bd2:	4441      	add	r1, r8
   12bd4:	1e6b      	subs	r3, r5, #1
   12bd6:	4588      	cmp	r8, r1
   12bd8:	d900      	bls.n	12bdc <__aeabi_ddiv+0x338>
   12bda:	e107      	b.n	12dec <__aeabi_ddiv+0x548>
   12bdc:	4288      	cmp	r0, r1
   12bde:	d800      	bhi.n	12be2 <__aeabi_ddiv+0x33e>
   12be0:	e104      	b.n	12dec <__aeabi_ddiv+0x548>
   12be2:	3d02      	subs	r5, #2
   12be4:	4441      	add	r1, r8
   12be6:	9b04      	ldr	r3, [sp, #16]
   12be8:	1acb      	subs	r3, r1, r3
   12bea:	0018      	movs	r0, r3
   12bec:	0039      	movs	r1, r7
   12bee:	9304      	str	r3, [sp, #16]
   12bf0:	f7ff f9a8 	bl	11f44 <__udivsi3>
   12bf4:	9b01      	ldr	r3, [sp, #4]
   12bf6:	4682      	mov	sl, r0
   12bf8:	4343      	muls	r3, r0
   12bfa:	0039      	movs	r1, r7
   12bfc:	9804      	ldr	r0, [sp, #16]
   12bfe:	9301      	str	r3, [sp, #4]
   12c00:	f7ff fa26 	bl	12050 <__aeabi_uidivmod>
   12c04:	9801      	ldr	r0, [sp, #4]
   12c06:	040b      	lsls	r3, r1, #16
   12c08:	0431      	lsls	r1, r6, #16
   12c0a:	0c09      	lsrs	r1, r1, #16
   12c0c:	4319      	orrs	r1, r3
   12c0e:	4288      	cmp	r0, r1
   12c10:	d90d      	bls.n	12c2e <__aeabi_ddiv+0x38a>
   12c12:	4653      	mov	r3, sl
   12c14:	4441      	add	r1, r8
   12c16:	3b01      	subs	r3, #1
   12c18:	4588      	cmp	r8, r1
   12c1a:	d900      	bls.n	12c1e <__aeabi_ddiv+0x37a>
   12c1c:	e0e8      	b.n	12df0 <__aeabi_ddiv+0x54c>
   12c1e:	4288      	cmp	r0, r1
   12c20:	d800      	bhi.n	12c24 <__aeabi_ddiv+0x380>
   12c22:	e0e5      	b.n	12df0 <__aeabi_ddiv+0x54c>
   12c24:	2302      	movs	r3, #2
   12c26:	425b      	negs	r3, r3
   12c28:	469c      	mov	ip, r3
   12c2a:	4441      	add	r1, r8
   12c2c:	44e2      	add	sl, ip
   12c2e:	9b01      	ldr	r3, [sp, #4]
   12c30:	042d      	lsls	r5, r5, #16
   12c32:	1ace      	subs	r6, r1, r3
   12c34:	4651      	mov	r1, sl
   12c36:	4329      	orrs	r1, r5
   12c38:	9d05      	ldr	r5, [sp, #20]
   12c3a:	464f      	mov	r7, r9
   12c3c:	002a      	movs	r2, r5
   12c3e:	040b      	lsls	r3, r1, #16
   12c40:	0c08      	lsrs	r0, r1, #16
   12c42:	0c1b      	lsrs	r3, r3, #16
   12c44:	435a      	muls	r2, r3
   12c46:	4345      	muls	r5, r0
   12c48:	437b      	muls	r3, r7
   12c4a:	4378      	muls	r0, r7
   12c4c:	195b      	adds	r3, r3, r5
   12c4e:	0c17      	lsrs	r7, r2, #16
   12c50:	18fb      	adds	r3, r7, r3
   12c52:	429d      	cmp	r5, r3
   12c54:	d903      	bls.n	12c5e <__aeabi_ddiv+0x3ba>
   12c56:	2580      	movs	r5, #128	; 0x80
   12c58:	026d      	lsls	r5, r5, #9
   12c5a:	46ac      	mov	ip, r5
   12c5c:	4460      	add	r0, ip
   12c5e:	0c1d      	lsrs	r5, r3, #16
   12c60:	0412      	lsls	r2, r2, #16
   12c62:	041b      	lsls	r3, r3, #16
   12c64:	0c12      	lsrs	r2, r2, #16
   12c66:	1828      	adds	r0, r5, r0
   12c68:	189b      	adds	r3, r3, r2
   12c6a:	4286      	cmp	r6, r0
   12c6c:	d200      	bcs.n	12c70 <__aeabi_ddiv+0x3cc>
   12c6e:	e093      	b.n	12d98 <__aeabi_ddiv+0x4f4>
   12c70:	d100      	bne.n	12c74 <__aeabi_ddiv+0x3d0>
   12c72:	e08e      	b.n	12d92 <__aeabi_ddiv+0x4ee>
   12c74:	2301      	movs	r3, #1
   12c76:	4319      	orrs	r1, r3
   12c78:	4ba0      	ldr	r3, [pc, #640]	; (12efc <__aeabi_ddiv+0x658>)
   12c7a:	18e3      	adds	r3, r4, r3
   12c7c:	2b00      	cmp	r3, #0
   12c7e:	dc00      	bgt.n	12c82 <__aeabi_ddiv+0x3de>
   12c80:	e099      	b.n	12db6 <__aeabi_ddiv+0x512>
   12c82:	074a      	lsls	r2, r1, #29
   12c84:	d000      	beq.n	12c88 <__aeabi_ddiv+0x3e4>
   12c86:	e09e      	b.n	12dc6 <__aeabi_ddiv+0x522>
   12c88:	465a      	mov	r2, fp
   12c8a:	01d2      	lsls	r2, r2, #7
   12c8c:	d506      	bpl.n	12c9c <__aeabi_ddiv+0x3f8>
   12c8e:	465a      	mov	r2, fp
   12c90:	4b9b      	ldr	r3, [pc, #620]	; (12f00 <__aeabi_ddiv+0x65c>)
   12c92:	401a      	ands	r2, r3
   12c94:	2380      	movs	r3, #128	; 0x80
   12c96:	4693      	mov	fp, r2
   12c98:	00db      	lsls	r3, r3, #3
   12c9a:	18e3      	adds	r3, r4, r3
   12c9c:	4a99      	ldr	r2, [pc, #612]	; (12f04 <__aeabi_ddiv+0x660>)
   12c9e:	4293      	cmp	r3, r2
   12ca0:	dd68      	ble.n	12d74 <__aeabi_ddiv+0x4d0>
   12ca2:	2301      	movs	r3, #1
   12ca4:	9a02      	ldr	r2, [sp, #8]
   12ca6:	4c98      	ldr	r4, [pc, #608]	; (12f08 <__aeabi_ddiv+0x664>)
   12ca8:	401a      	ands	r2, r3
   12caa:	2300      	movs	r3, #0
   12cac:	4694      	mov	ip, r2
   12cae:	4698      	mov	r8, r3
   12cb0:	2200      	movs	r2, #0
   12cb2:	e6c5      	b.n	12a40 <__aeabi_ddiv+0x19c>
   12cb4:	2280      	movs	r2, #128	; 0x80
   12cb6:	464b      	mov	r3, r9
   12cb8:	0312      	lsls	r2, r2, #12
   12cba:	4213      	tst	r3, r2
   12cbc:	d00a      	beq.n	12cd4 <__aeabi_ddiv+0x430>
   12cbe:	465b      	mov	r3, fp
   12cc0:	4213      	tst	r3, r2
   12cc2:	d106      	bne.n	12cd2 <__aeabi_ddiv+0x42e>
   12cc4:	431a      	orrs	r2, r3
   12cc6:	0312      	lsls	r2, r2, #12
   12cc8:	0b12      	lsrs	r2, r2, #12
   12cca:	46ac      	mov	ip, r5
   12ccc:	4688      	mov	r8, r1
   12cce:	4c8e      	ldr	r4, [pc, #568]	; (12f08 <__aeabi_ddiv+0x664>)
   12cd0:	e6b6      	b.n	12a40 <__aeabi_ddiv+0x19c>
   12cd2:	464b      	mov	r3, r9
   12cd4:	431a      	orrs	r2, r3
   12cd6:	0312      	lsls	r2, r2, #12
   12cd8:	0b12      	lsrs	r2, r2, #12
   12cda:	46bc      	mov	ip, r7
   12cdc:	4c8a      	ldr	r4, [pc, #552]	; (12f08 <__aeabi_ddiv+0x664>)
   12cde:	e6af      	b.n	12a40 <__aeabi_ddiv+0x19c>
   12ce0:	0003      	movs	r3, r0
   12ce2:	465a      	mov	r2, fp
   12ce4:	3b28      	subs	r3, #40	; 0x28
   12ce6:	409a      	lsls	r2, r3
   12ce8:	2300      	movs	r3, #0
   12cea:	4691      	mov	r9, r2
   12cec:	4698      	mov	r8, r3
   12cee:	e657      	b.n	129a0 <__aeabi_ddiv+0xfc>
   12cf0:	4658      	mov	r0, fp
   12cf2:	f000 ff0d 	bl	13b10 <__clzsi2>
   12cf6:	3020      	adds	r0, #32
   12cf8:	e640      	b.n	1297c <__aeabi_ddiv+0xd8>
   12cfa:	0003      	movs	r3, r0
   12cfc:	4652      	mov	r2, sl
   12cfe:	3b28      	subs	r3, #40	; 0x28
   12d00:	409a      	lsls	r2, r3
   12d02:	2100      	movs	r1, #0
   12d04:	4693      	mov	fp, r2
   12d06:	e677      	b.n	129f8 <__aeabi_ddiv+0x154>
   12d08:	f000 ff02 	bl	13b10 <__clzsi2>
   12d0c:	3020      	adds	r0, #32
   12d0e:	e65f      	b.n	129d0 <__aeabi_ddiv+0x12c>
   12d10:	4588      	cmp	r8, r1
   12d12:	d200      	bcs.n	12d16 <__aeabi_ddiv+0x472>
   12d14:	e6c7      	b.n	12aa6 <__aeabi_ddiv+0x202>
   12d16:	464b      	mov	r3, r9
   12d18:	07de      	lsls	r6, r3, #31
   12d1a:	085d      	lsrs	r5, r3, #1
   12d1c:	4643      	mov	r3, r8
   12d1e:	085b      	lsrs	r3, r3, #1
   12d20:	431e      	orrs	r6, r3
   12d22:	4643      	mov	r3, r8
   12d24:	07db      	lsls	r3, r3, #31
   12d26:	469a      	mov	sl, r3
   12d28:	e6c2      	b.n	12ab0 <__aeabi_ddiv+0x20c>
   12d2a:	2500      	movs	r5, #0
   12d2c:	4592      	cmp	sl, r2
   12d2e:	d300      	bcc.n	12d32 <__aeabi_ddiv+0x48e>
   12d30:	e733      	b.n	12b9a <__aeabi_ddiv+0x2f6>
   12d32:	9e03      	ldr	r6, [sp, #12]
   12d34:	4659      	mov	r1, fp
   12d36:	46b4      	mov	ip, r6
   12d38:	44e2      	add	sl, ip
   12d3a:	45b2      	cmp	sl, r6
   12d3c:	41ad      	sbcs	r5, r5
   12d3e:	426d      	negs	r5, r5
   12d40:	4445      	add	r5, r8
   12d42:	18eb      	adds	r3, r5, r3
   12d44:	3901      	subs	r1, #1
   12d46:	4598      	cmp	r8, r3
   12d48:	d207      	bcs.n	12d5a <__aeabi_ddiv+0x4b6>
   12d4a:	4298      	cmp	r0, r3
   12d4c:	d900      	bls.n	12d50 <__aeabi_ddiv+0x4ac>
   12d4e:	e07f      	b.n	12e50 <__aeabi_ddiv+0x5ac>
   12d50:	d100      	bne.n	12d54 <__aeabi_ddiv+0x4b0>
   12d52:	e0bc      	b.n	12ece <__aeabi_ddiv+0x62a>
   12d54:	1a1d      	subs	r5, r3, r0
   12d56:	468b      	mov	fp, r1
   12d58:	e71f      	b.n	12b9a <__aeabi_ddiv+0x2f6>
   12d5a:	4598      	cmp	r8, r3
   12d5c:	d1fa      	bne.n	12d54 <__aeabi_ddiv+0x4b0>
   12d5e:	9d03      	ldr	r5, [sp, #12]
   12d60:	4555      	cmp	r5, sl
   12d62:	d9f2      	bls.n	12d4a <__aeabi_ddiv+0x4a6>
   12d64:	4643      	mov	r3, r8
   12d66:	468b      	mov	fp, r1
   12d68:	1a1d      	subs	r5, r3, r0
   12d6a:	e716      	b.n	12b9a <__aeabi_ddiv+0x2f6>
   12d6c:	469b      	mov	fp, r3
   12d6e:	e6ca      	b.n	12b06 <__aeabi_ddiv+0x262>
   12d70:	0015      	movs	r5, r2
   12d72:	e6e7      	b.n	12b44 <__aeabi_ddiv+0x2a0>
   12d74:	465a      	mov	r2, fp
   12d76:	08c9      	lsrs	r1, r1, #3
   12d78:	0752      	lsls	r2, r2, #29
   12d7a:	430a      	orrs	r2, r1
   12d7c:	055b      	lsls	r3, r3, #21
   12d7e:	4690      	mov	r8, r2
   12d80:	0d5c      	lsrs	r4, r3, #21
   12d82:	465a      	mov	r2, fp
   12d84:	2301      	movs	r3, #1
   12d86:	9902      	ldr	r1, [sp, #8]
   12d88:	0252      	lsls	r2, r2, #9
   12d8a:	4019      	ands	r1, r3
   12d8c:	0b12      	lsrs	r2, r2, #12
   12d8e:	468c      	mov	ip, r1
   12d90:	e656      	b.n	12a40 <__aeabi_ddiv+0x19c>
   12d92:	2b00      	cmp	r3, #0
   12d94:	d100      	bne.n	12d98 <__aeabi_ddiv+0x4f4>
   12d96:	e76f      	b.n	12c78 <__aeabi_ddiv+0x3d4>
   12d98:	4446      	add	r6, r8
   12d9a:	1e4a      	subs	r2, r1, #1
   12d9c:	45b0      	cmp	r8, r6
   12d9e:	d929      	bls.n	12df4 <__aeabi_ddiv+0x550>
   12da0:	0011      	movs	r1, r2
   12da2:	4286      	cmp	r6, r0
   12da4:	d000      	beq.n	12da8 <__aeabi_ddiv+0x504>
   12da6:	e765      	b.n	12c74 <__aeabi_ddiv+0x3d0>
   12da8:	9a03      	ldr	r2, [sp, #12]
   12daa:	4293      	cmp	r3, r2
   12dac:	d000      	beq.n	12db0 <__aeabi_ddiv+0x50c>
   12dae:	e761      	b.n	12c74 <__aeabi_ddiv+0x3d0>
   12db0:	e762      	b.n	12c78 <__aeabi_ddiv+0x3d4>
   12db2:	2101      	movs	r1, #1
   12db4:	4249      	negs	r1, r1
   12db6:	2001      	movs	r0, #1
   12db8:	1ac2      	subs	r2, r0, r3
   12dba:	2a38      	cmp	r2, #56	; 0x38
   12dbc:	dd21      	ble.n	12e02 <__aeabi_ddiv+0x55e>
   12dbe:	9b02      	ldr	r3, [sp, #8]
   12dc0:	4003      	ands	r3, r0
   12dc2:	469c      	mov	ip, r3
   12dc4:	e638      	b.n	12a38 <__aeabi_ddiv+0x194>
   12dc6:	220f      	movs	r2, #15
   12dc8:	400a      	ands	r2, r1
   12dca:	2a04      	cmp	r2, #4
   12dcc:	d100      	bne.n	12dd0 <__aeabi_ddiv+0x52c>
   12dce:	e75b      	b.n	12c88 <__aeabi_ddiv+0x3e4>
   12dd0:	000a      	movs	r2, r1
   12dd2:	1d11      	adds	r1, r2, #4
   12dd4:	4291      	cmp	r1, r2
   12dd6:	4192      	sbcs	r2, r2
   12dd8:	4252      	negs	r2, r2
   12dda:	4493      	add	fp, r2
   12ddc:	e754      	b.n	12c88 <__aeabi_ddiv+0x3e4>
   12dde:	4b47      	ldr	r3, [pc, #284]	; (12efc <__aeabi_ddiv+0x658>)
   12de0:	18e3      	adds	r3, r4, r3
   12de2:	2b00      	cmp	r3, #0
   12de4:	dde5      	ble.n	12db2 <__aeabi_ddiv+0x50e>
   12de6:	2201      	movs	r2, #1
   12de8:	4252      	negs	r2, r2
   12dea:	e7f2      	b.n	12dd2 <__aeabi_ddiv+0x52e>
   12dec:	001d      	movs	r5, r3
   12dee:	e6fa      	b.n	12be6 <__aeabi_ddiv+0x342>
   12df0:	469a      	mov	sl, r3
   12df2:	e71c      	b.n	12c2e <__aeabi_ddiv+0x38a>
   12df4:	42b0      	cmp	r0, r6
   12df6:	d839      	bhi.n	12e6c <__aeabi_ddiv+0x5c8>
   12df8:	d06e      	beq.n	12ed8 <__aeabi_ddiv+0x634>
   12dfa:	0011      	movs	r1, r2
   12dfc:	e73a      	b.n	12c74 <__aeabi_ddiv+0x3d0>
   12dfe:	9302      	str	r3, [sp, #8]
   12e00:	e73a      	b.n	12c78 <__aeabi_ddiv+0x3d4>
   12e02:	2a1f      	cmp	r2, #31
   12e04:	dc3c      	bgt.n	12e80 <__aeabi_ddiv+0x5dc>
   12e06:	2320      	movs	r3, #32
   12e08:	1a9b      	subs	r3, r3, r2
   12e0a:	000c      	movs	r4, r1
   12e0c:	4658      	mov	r0, fp
   12e0e:	4099      	lsls	r1, r3
   12e10:	4098      	lsls	r0, r3
   12e12:	1e4b      	subs	r3, r1, #1
   12e14:	4199      	sbcs	r1, r3
   12e16:	465b      	mov	r3, fp
   12e18:	40d4      	lsrs	r4, r2
   12e1a:	40d3      	lsrs	r3, r2
   12e1c:	4320      	orrs	r0, r4
   12e1e:	4308      	orrs	r0, r1
   12e20:	001a      	movs	r2, r3
   12e22:	0743      	lsls	r3, r0, #29
   12e24:	d009      	beq.n	12e3a <__aeabi_ddiv+0x596>
   12e26:	230f      	movs	r3, #15
   12e28:	4003      	ands	r3, r0
   12e2a:	2b04      	cmp	r3, #4
   12e2c:	d005      	beq.n	12e3a <__aeabi_ddiv+0x596>
   12e2e:	0001      	movs	r1, r0
   12e30:	1d08      	adds	r0, r1, #4
   12e32:	4288      	cmp	r0, r1
   12e34:	419b      	sbcs	r3, r3
   12e36:	425b      	negs	r3, r3
   12e38:	18d2      	adds	r2, r2, r3
   12e3a:	0213      	lsls	r3, r2, #8
   12e3c:	d53a      	bpl.n	12eb4 <__aeabi_ddiv+0x610>
   12e3e:	2301      	movs	r3, #1
   12e40:	9a02      	ldr	r2, [sp, #8]
   12e42:	2401      	movs	r4, #1
   12e44:	401a      	ands	r2, r3
   12e46:	2300      	movs	r3, #0
   12e48:	4694      	mov	ip, r2
   12e4a:	4698      	mov	r8, r3
   12e4c:	2200      	movs	r2, #0
   12e4e:	e5f7      	b.n	12a40 <__aeabi_ddiv+0x19c>
   12e50:	2102      	movs	r1, #2
   12e52:	4249      	negs	r1, r1
   12e54:	468c      	mov	ip, r1
   12e56:	9d03      	ldr	r5, [sp, #12]
   12e58:	44e3      	add	fp, ip
   12e5a:	46ac      	mov	ip, r5
   12e5c:	44e2      	add	sl, ip
   12e5e:	45aa      	cmp	sl, r5
   12e60:	41ad      	sbcs	r5, r5
   12e62:	426d      	negs	r5, r5
   12e64:	4445      	add	r5, r8
   12e66:	18ed      	adds	r5, r5, r3
   12e68:	1a2d      	subs	r5, r5, r0
   12e6a:	e696      	b.n	12b9a <__aeabi_ddiv+0x2f6>
   12e6c:	1e8a      	subs	r2, r1, #2
   12e6e:	9903      	ldr	r1, [sp, #12]
   12e70:	004d      	lsls	r5, r1, #1
   12e72:	428d      	cmp	r5, r1
   12e74:	4189      	sbcs	r1, r1
   12e76:	4249      	negs	r1, r1
   12e78:	4441      	add	r1, r8
   12e7a:	1876      	adds	r6, r6, r1
   12e7c:	9503      	str	r5, [sp, #12]
   12e7e:	e78f      	b.n	12da0 <__aeabi_ddiv+0x4fc>
   12e80:	201f      	movs	r0, #31
   12e82:	4240      	negs	r0, r0
   12e84:	1ac3      	subs	r3, r0, r3
   12e86:	4658      	mov	r0, fp
   12e88:	40d8      	lsrs	r0, r3
   12e8a:	0003      	movs	r3, r0
   12e8c:	2a20      	cmp	r2, #32
   12e8e:	d028      	beq.n	12ee2 <__aeabi_ddiv+0x63e>
   12e90:	2040      	movs	r0, #64	; 0x40
   12e92:	465d      	mov	r5, fp
   12e94:	1a82      	subs	r2, r0, r2
   12e96:	4095      	lsls	r5, r2
   12e98:	4329      	orrs	r1, r5
   12e9a:	1e4a      	subs	r2, r1, #1
   12e9c:	4191      	sbcs	r1, r2
   12e9e:	4319      	orrs	r1, r3
   12ea0:	2307      	movs	r3, #7
   12ea2:	2200      	movs	r2, #0
   12ea4:	400b      	ands	r3, r1
   12ea6:	d009      	beq.n	12ebc <__aeabi_ddiv+0x618>
   12ea8:	230f      	movs	r3, #15
   12eaa:	2200      	movs	r2, #0
   12eac:	400b      	ands	r3, r1
   12eae:	0008      	movs	r0, r1
   12eb0:	2b04      	cmp	r3, #4
   12eb2:	d1bd      	bne.n	12e30 <__aeabi_ddiv+0x58c>
   12eb4:	0001      	movs	r1, r0
   12eb6:	0753      	lsls	r3, r2, #29
   12eb8:	0252      	lsls	r2, r2, #9
   12eba:	0b12      	lsrs	r2, r2, #12
   12ebc:	08c9      	lsrs	r1, r1, #3
   12ebe:	4319      	orrs	r1, r3
   12ec0:	2301      	movs	r3, #1
   12ec2:	4688      	mov	r8, r1
   12ec4:	9902      	ldr	r1, [sp, #8]
   12ec6:	2400      	movs	r4, #0
   12ec8:	4019      	ands	r1, r3
   12eca:	468c      	mov	ip, r1
   12ecc:	e5b8      	b.n	12a40 <__aeabi_ddiv+0x19c>
   12ece:	4552      	cmp	r2, sl
   12ed0:	d8be      	bhi.n	12e50 <__aeabi_ddiv+0x5ac>
   12ed2:	468b      	mov	fp, r1
   12ed4:	2500      	movs	r5, #0
   12ed6:	e660      	b.n	12b9a <__aeabi_ddiv+0x2f6>
   12ed8:	9d03      	ldr	r5, [sp, #12]
   12eda:	429d      	cmp	r5, r3
   12edc:	d3c6      	bcc.n	12e6c <__aeabi_ddiv+0x5c8>
   12ede:	0011      	movs	r1, r2
   12ee0:	e762      	b.n	12da8 <__aeabi_ddiv+0x504>
   12ee2:	2500      	movs	r5, #0
   12ee4:	e7d8      	b.n	12e98 <__aeabi_ddiv+0x5f4>
   12ee6:	2280      	movs	r2, #128	; 0x80
   12ee8:	465b      	mov	r3, fp
   12eea:	0312      	lsls	r2, r2, #12
   12eec:	431a      	orrs	r2, r3
   12eee:	9b01      	ldr	r3, [sp, #4]
   12ef0:	0312      	lsls	r2, r2, #12
   12ef2:	0b12      	lsrs	r2, r2, #12
   12ef4:	469c      	mov	ip, r3
   12ef6:	4688      	mov	r8, r1
   12ef8:	4c03      	ldr	r4, [pc, #12]	; (12f08 <__aeabi_ddiv+0x664>)
   12efa:	e5a1      	b.n	12a40 <__aeabi_ddiv+0x19c>
   12efc:	000003ff 	.word	0x000003ff
   12f00:	feffffff 	.word	0xfeffffff
   12f04:	000007fe 	.word	0x000007fe
   12f08:	000007ff 	.word	0x000007ff

00012f0c <__aeabi_dmul>:
   12f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
   12f0e:	4657      	mov	r7, sl
   12f10:	4645      	mov	r5, r8
   12f12:	46de      	mov	lr, fp
   12f14:	464e      	mov	r6, r9
   12f16:	b5e0      	push	{r5, r6, r7, lr}
   12f18:	030c      	lsls	r4, r1, #12
   12f1a:	4698      	mov	r8, r3
   12f1c:	004e      	lsls	r6, r1, #1
   12f1e:	0b23      	lsrs	r3, r4, #12
   12f20:	b087      	sub	sp, #28
   12f22:	0007      	movs	r7, r0
   12f24:	4692      	mov	sl, r2
   12f26:	469b      	mov	fp, r3
   12f28:	0d76      	lsrs	r6, r6, #21
   12f2a:	0fcd      	lsrs	r5, r1, #31
   12f2c:	2e00      	cmp	r6, #0
   12f2e:	d06b      	beq.n	13008 <__aeabi_dmul+0xfc>
   12f30:	4b6d      	ldr	r3, [pc, #436]	; (130e8 <__aeabi_dmul+0x1dc>)
   12f32:	429e      	cmp	r6, r3
   12f34:	d035      	beq.n	12fa2 <__aeabi_dmul+0x96>
   12f36:	2480      	movs	r4, #128	; 0x80
   12f38:	465b      	mov	r3, fp
   12f3a:	0f42      	lsrs	r2, r0, #29
   12f3c:	0424      	lsls	r4, r4, #16
   12f3e:	00db      	lsls	r3, r3, #3
   12f40:	4314      	orrs	r4, r2
   12f42:	431c      	orrs	r4, r3
   12f44:	00c3      	lsls	r3, r0, #3
   12f46:	4699      	mov	r9, r3
   12f48:	4b68      	ldr	r3, [pc, #416]	; (130ec <__aeabi_dmul+0x1e0>)
   12f4a:	46a3      	mov	fp, r4
   12f4c:	469c      	mov	ip, r3
   12f4e:	2300      	movs	r3, #0
   12f50:	2700      	movs	r7, #0
   12f52:	4466      	add	r6, ip
   12f54:	9302      	str	r3, [sp, #8]
   12f56:	4643      	mov	r3, r8
   12f58:	031c      	lsls	r4, r3, #12
   12f5a:	005a      	lsls	r2, r3, #1
   12f5c:	0fdb      	lsrs	r3, r3, #31
   12f5e:	4650      	mov	r0, sl
   12f60:	0b24      	lsrs	r4, r4, #12
   12f62:	0d52      	lsrs	r2, r2, #21
   12f64:	4698      	mov	r8, r3
   12f66:	d100      	bne.n	12f6a <__aeabi_dmul+0x5e>
   12f68:	e076      	b.n	13058 <__aeabi_dmul+0x14c>
   12f6a:	4b5f      	ldr	r3, [pc, #380]	; (130e8 <__aeabi_dmul+0x1dc>)
   12f6c:	429a      	cmp	r2, r3
   12f6e:	d06d      	beq.n	1304c <__aeabi_dmul+0x140>
   12f70:	2380      	movs	r3, #128	; 0x80
   12f72:	0f41      	lsrs	r1, r0, #29
   12f74:	041b      	lsls	r3, r3, #16
   12f76:	430b      	orrs	r3, r1
   12f78:	495c      	ldr	r1, [pc, #368]	; (130ec <__aeabi_dmul+0x1e0>)
   12f7a:	00e4      	lsls	r4, r4, #3
   12f7c:	468c      	mov	ip, r1
   12f7e:	431c      	orrs	r4, r3
   12f80:	00c3      	lsls	r3, r0, #3
   12f82:	2000      	movs	r0, #0
   12f84:	4462      	add	r2, ip
   12f86:	4641      	mov	r1, r8
   12f88:	18b6      	adds	r6, r6, r2
   12f8a:	4069      	eors	r1, r5
   12f8c:	1c72      	adds	r2, r6, #1
   12f8e:	9101      	str	r1, [sp, #4]
   12f90:	4694      	mov	ip, r2
   12f92:	4307      	orrs	r7, r0
   12f94:	2f0f      	cmp	r7, #15
   12f96:	d900      	bls.n	12f9a <__aeabi_dmul+0x8e>
   12f98:	e0b0      	b.n	130fc <__aeabi_dmul+0x1f0>
   12f9a:	4a55      	ldr	r2, [pc, #340]	; (130f0 <__aeabi_dmul+0x1e4>)
   12f9c:	00bf      	lsls	r7, r7, #2
   12f9e:	59d2      	ldr	r2, [r2, r7]
   12fa0:	4697      	mov	pc, r2
   12fa2:	465b      	mov	r3, fp
   12fa4:	4303      	orrs	r3, r0
   12fa6:	4699      	mov	r9, r3
   12fa8:	d000      	beq.n	12fac <__aeabi_dmul+0xa0>
   12faa:	e087      	b.n	130bc <__aeabi_dmul+0x1b0>
   12fac:	2300      	movs	r3, #0
   12fae:	469b      	mov	fp, r3
   12fb0:	3302      	adds	r3, #2
   12fb2:	2708      	movs	r7, #8
   12fb4:	9302      	str	r3, [sp, #8]
   12fb6:	e7ce      	b.n	12f56 <__aeabi_dmul+0x4a>
   12fb8:	4642      	mov	r2, r8
   12fba:	9201      	str	r2, [sp, #4]
   12fbc:	2802      	cmp	r0, #2
   12fbe:	d067      	beq.n	13090 <__aeabi_dmul+0x184>
   12fc0:	2803      	cmp	r0, #3
   12fc2:	d100      	bne.n	12fc6 <__aeabi_dmul+0xba>
   12fc4:	e20e      	b.n	133e4 <__aeabi_dmul+0x4d8>
   12fc6:	2801      	cmp	r0, #1
   12fc8:	d000      	beq.n	12fcc <__aeabi_dmul+0xc0>
   12fca:	e162      	b.n	13292 <__aeabi_dmul+0x386>
   12fcc:	2300      	movs	r3, #0
   12fce:	2400      	movs	r4, #0
   12fd0:	2200      	movs	r2, #0
   12fd2:	4699      	mov	r9, r3
   12fd4:	9901      	ldr	r1, [sp, #4]
   12fd6:	4001      	ands	r1, r0
   12fd8:	b2cd      	uxtb	r5, r1
   12fda:	2100      	movs	r1, #0
   12fdc:	0312      	lsls	r2, r2, #12
   12fde:	0d0b      	lsrs	r3, r1, #20
   12fe0:	0b12      	lsrs	r2, r2, #12
   12fe2:	051b      	lsls	r3, r3, #20
   12fe4:	4313      	orrs	r3, r2
   12fe6:	4a43      	ldr	r2, [pc, #268]	; (130f4 <__aeabi_dmul+0x1e8>)
   12fe8:	0524      	lsls	r4, r4, #20
   12fea:	4013      	ands	r3, r2
   12fec:	431c      	orrs	r4, r3
   12fee:	0064      	lsls	r4, r4, #1
   12ff0:	07ed      	lsls	r5, r5, #31
   12ff2:	0864      	lsrs	r4, r4, #1
   12ff4:	432c      	orrs	r4, r5
   12ff6:	4648      	mov	r0, r9
   12ff8:	0021      	movs	r1, r4
   12ffa:	b007      	add	sp, #28
   12ffc:	bc3c      	pop	{r2, r3, r4, r5}
   12ffe:	4690      	mov	r8, r2
   13000:	4699      	mov	r9, r3
   13002:	46a2      	mov	sl, r4
   13004:	46ab      	mov	fp, r5
   13006:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13008:	4303      	orrs	r3, r0
   1300a:	4699      	mov	r9, r3
   1300c:	d04f      	beq.n	130ae <__aeabi_dmul+0x1a2>
   1300e:	465b      	mov	r3, fp
   13010:	2b00      	cmp	r3, #0
   13012:	d100      	bne.n	13016 <__aeabi_dmul+0x10a>
   13014:	e189      	b.n	1332a <__aeabi_dmul+0x41e>
   13016:	4658      	mov	r0, fp
   13018:	f000 fd7a 	bl	13b10 <__clzsi2>
   1301c:	0003      	movs	r3, r0
   1301e:	3b0b      	subs	r3, #11
   13020:	2b1c      	cmp	r3, #28
   13022:	dd00      	ble.n	13026 <__aeabi_dmul+0x11a>
   13024:	e17a      	b.n	1331c <__aeabi_dmul+0x410>
   13026:	221d      	movs	r2, #29
   13028:	1ad3      	subs	r3, r2, r3
   1302a:	003a      	movs	r2, r7
   1302c:	0001      	movs	r1, r0
   1302e:	465c      	mov	r4, fp
   13030:	40da      	lsrs	r2, r3
   13032:	3908      	subs	r1, #8
   13034:	408c      	lsls	r4, r1
   13036:	0013      	movs	r3, r2
   13038:	408f      	lsls	r7, r1
   1303a:	4323      	orrs	r3, r4
   1303c:	469b      	mov	fp, r3
   1303e:	46b9      	mov	r9, r7
   13040:	2300      	movs	r3, #0
   13042:	4e2d      	ldr	r6, [pc, #180]	; (130f8 <__aeabi_dmul+0x1ec>)
   13044:	2700      	movs	r7, #0
   13046:	1a36      	subs	r6, r6, r0
   13048:	9302      	str	r3, [sp, #8]
   1304a:	e784      	b.n	12f56 <__aeabi_dmul+0x4a>
   1304c:	4653      	mov	r3, sl
   1304e:	4323      	orrs	r3, r4
   13050:	d12a      	bne.n	130a8 <__aeabi_dmul+0x19c>
   13052:	2400      	movs	r4, #0
   13054:	2002      	movs	r0, #2
   13056:	e796      	b.n	12f86 <__aeabi_dmul+0x7a>
   13058:	4653      	mov	r3, sl
   1305a:	4323      	orrs	r3, r4
   1305c:	d020      	beq.n	130a0 <__aeabi_dmul+0x194>
   1305e:	2c00      	cmp	r4, #0
   13060:	d100      	bne.n	13064 <__aeabi_dmul+0x158>
   13062:	e157      	b.n	13314 <__aeabi_dmul+0x408>
   13064:	0020      	movs	r0, r4
   13066:	f000 fd53 	bl	13b10 <__clzsi2>
   1306a:	0003      	movs	r3, r0
   1306c:	3b0b      	subs	r3, #11
   1306e:	2b1c      	cmp	r3, #28
   13070:	dd00      	ble.n	13074 <__aeabi_dmul+0x168>
   13072:	e149      	b.n	13308 <__aeabi_dmul+0x3fc>
   13074:	211d      	movs	r1, #29
   13076:	1acb      	subs	r3, r1, r3
   13078:	4651      	mov	r1, sl
   1307a:	0002      	movs	r2, r0
   1307c:	40d9      	lsrs	r1, r3
   1307e:	4653      	mov	r3, sl
   13080:	3a08      	subs	r2, #8
   13082:	4094      	lsls	r4, r2
   13084:	4093      	lsls	r3, r2
   13086:	430c      	orrs	r4, r1
   13088:	4a1b      	ldr	r2, [pc, #108]	; (130f8 <__aeabi_dmul+0x1ec>)
   1308a:	1a12      	subs	r2, r2, r0
   1308c:	2000      	movs	r0, #0
   1308e:	e77a      	b.n	12f86 <__aeabi_dmul+0x7a>
   13090:	2501      	movs	r5, #1
   13092:	9b01      	ldr	r3, [sp, #4]
   13094:	4c14      	ldr	r4, [pc, #80]	; (130e8 <__aeabi_dmul+0x1dc>)
   13096:	401d      	ands	r5, r3
   13098:	2300      	movs	r3, #0
   1309a:	2200      	movs	r2, #0
   1309c:	4699      	mov	r9, r3
   1309e:	e79c      	b.n	12fda <__aeabi_dmul+0xce>
   130a0:	2400      	movs	r4, #0
   130a2:	2200      	movs	r2, #0
   130a4:	2001      	movs	r0, #1
   130a6:	e76e      	b.n	12f86 <__aeabi_dmul+0x7a>
   130a8:	4653      	mov	r3, sl
   130aa:	2003      	movs	r0, #3
   130ac:	e76b      	b.n	12f86 <__aeabi_dmul+0x7a>
   130ae:	2300      	movs	r3, #0
   130b0:	469b      	mov	fp, r3
   130b2:	3301      	adds	r3, #1
   130b4:	2704      	movs	r7, #4
   130b6:	2600      	movs	r6, #0
   130b8:	9302      	str	r3, [sp, #8]
   130ba:	e74c      	b.n	12f56 <__aeabi_dmul+0x4a>
   130bc:	2303      	movs	r3, #3
   130be:	4681      	mov	r9, r0
   130c0:	270c      	movs	r7, #12
   130c2:	9302      	str	r3, [sp, #8]
   130c4:	e747      	b.n	12f56 <__aeabi_dmul+0x4a>
   130c6:	2280      	movs	r2, #128	; 0x80
   130c8:	2300      	movs	r3, #0
   130ca:	2500      	movs	r5, #0
   130cc:	0312      	lsls	r2, r2, #12
   130ce:	4699      	mov	r9, r3
   130d0:	4c05      	ldr	r4, [pc, #20]	; (130e8 <__aeabi_dmul+0x1dc>)
   130d2:	e782      	b.n	12fda <__aeabi_dmul+0xce>
   130d4:	465c      	mov	r4, fp
   130d6:	464b      	mov	r3, r9
   130d8:	9802      	ldr	r0, [sp, #8]
   130da:	e76f      	b.n	12fbc <__aeabi_dmul+0xb0>
   130dc:	465c      	mov	r4, fp
   130de:	464b      	mov	r3, r9
   130e0:	9501      	str	r5, [sp, #4]
   130e2:	9802      	ldr	r0, [sp, #8]
   130e4:	e76a      	b.n	12fbc <__aeabi_dmul+0xb0>
   130e6:	46c0      	nop			; (mov r8, r8)
   130e8:	000007ff 	.word	0x000007ff
   130ec:	fffffc01 	.word	0xfffffc01
   130f0:	00016d20 	.word	0x00016d20
   130f4:	800fffff 	.word	0x800fffff
   130f8:	fffffc0d 	.word	0xfffffc0d
   130fc:	464a      	mov	r2, r9
   130fe:	4649      	mov	r1, r9
   13100:	0c17      	lsrs	r7, r2, #16
   13102:	0c1a      	lsrs	r2, r3, #16
   13104:	041b      	lsls	r3, r3, #16
   13106:	0c1b      	lsrs	r3, r3, #16
   13108:	0408      	lsls	r0, r1, #16
   1310a:	0019      	movs	r1, r3
   1310c:	0c00      	lsrs	r0, r0, #16
   1310e:	4341      	muls	r1, r0
   13110:	0015      	movs	r5, r2
   13112:	4688      	mov	r8, r1
   13114:	0019      	movs	r1, r3
   13116:	437d      	muls	r5, r7
   13118:	4379      	muls	r1, r7
   1311a:	9503      	str	r5, [sp, #12]
   1311c:	4689      	mov	r9, r1
   1311e:	0029      	movs	r1, r5
   13120:	0015      	movs	r5, r2
   13122:	4345      	muls	r5, r0
   13124:	444d      	add	r5, r9
   13126:	9502      	str	r5, [sp, #8]
   13128:	4645      	mov	r5, r8
   1312a:	0c2d      	lsrs	r5, r5, #16
   1312c:	46aa      	mov	sl, r5
   1312e:	9d02      	ldr	r5, [sp, #8]
   13130:	4455      	add	r5, sl
   13132:	45a9      	cmp	r9, r5
   13134:	d906      	bls.n	13144 <__aeabi_dmul+0x238>
   13136:	468a      	mov	sl, r1
   13138:	2180      	movs	r1, #128	; 0x80
   1313a:	0249      	lsls	r1, r1, #9
   1313c:	4689      	mov	r9, r1
   1313e:	44ca      	add	sl, r9
   13140:	4651      	mov	r1, sl
   13142:	9103      	str	r1, [sp, #12]
   13144:	0c29      	lsrs	r1, r5, #16
   13146:	9104      	str	r1, [sp, #16]
   13148:	4641      	mov	r1, r8
   1314a:	0409      	lsls	r1, r1, #16
   1314c:	042d      	lsls	r5, r5, #16
   1314e:	0c09      	lsrs	r1, r1, #16
   13150:	4688      	mov	r8, r1
   13152:	0029      	movs	r1, r5
   13154:	0c25      	lsrs	r5, r4, #16
   13156:	0424      	lsls	r4, r4, #16
   13158:	4441      	add	r1, r8
   1315a:	0c24      	lsrs	r4, r4, #16
   1315c:	9105      	str	r1, [sp, #20]
   1315e:	0021      	movs	r1, r4
   13160:	4341      	muls	r1, r0
   13162:	4688      	mov	r8, r1
   13164:	0021      	movs	r1, r4
   13166:	4379      	muls	r1, r7
   13168:	468a      	mov	sl, r1
   1316a:	4368      	muls	r0, r5
   1316c:	4641      	mov	r1, r8
   1316e:	4450      	add	r0, sl
   13170:	4681      	mov	r9, r0
   13172:	0c08      	lsrs	r0, r1, #16
   13174:	4448      	add	r0, r9
   13176:	436f      	muls	r7, r5
   13178:	4582      	cmp	sl, r0
   1317a:	d903      	bls.n	13184 <__aeabi_dmul+0x278>
   1317c:	2180      	movs	r1, #128	; 0x80
   1317e:	0249      	lsls	r1, r1, #9
   13180:	4689      	mov	r9, r1
   13182:	444f      	add	r7, r9
   13184:	0c01      	lsrs	r1, r0, #16
   13186:	4689      	mov	r9, r1
   13188:	0039      	movs	r1, r7
   1318a:	4449      	add	r1, r9
   1318c:	9102      	str	r1, [sp, #8]
   1318e:	4641      	mov	r1, r8
   13190:	040f      	lsls	r7, r1, #16
   13192:	9904      	ldr	r1, [sp, #16]
   13194:	0c3f      	lsrs	r7, r7, #16
   13196:	4688      	mov	r8, r1
   13198:	0400      	lsls	r0, r0, #16
   1319a:	19c0      	adds	r0, r0, r7
   1319c:	4480      	add	r8, r0
   1319e:	4641      	mov	r1, r8
   131a0:	9104      	str	r1, [sp, #16]
   131a2:	4659      	mov	r1, fp
   131a4:	0c0f      	lsrs	r7, r1, #16
   131a6:	0409      	lsls	r1, r1, #16
   131a8:	0c09      	lsrs	r1, r1, #16
   131aa:	4688      	mov	r8, r1
   131ac:	4359      	muls	r1, r3
   131ae:	468a      	mov	sl, r1
   131b0:	0039      	movs	r1, r7
   131b2:	4351      	muls	r1, r2
   131b4:	4689      	mov	r9, r1
   131b6:	4641      	mov	r1, r8
   131b8:	434a      	muls	r2, r1
   131ba:	4651      	mov	r1, sl
   131bc:	0c09      	lsrs	r1, r1, #16
   131be:	468b      	mov	fp, r1
   131c0:	437b      	muls	r3, r7
   131c2:	18d2      	adds	r2, r2, r3
   131c4:	445a      	add	r2, fp
   131c6:	4293      	cmp	r3, r2
   131c8:	d903      	bls.n	131d2 <__aeabi_dmul+0x2c6>
   131ca:	2380      	movs	r3, #128	; 0x80
   131cc:	025b      	lsls	r3, r3, #9
   131ce:	469b      	mov	fp, r3
   131d0:	44d9      	add	r9, fp
   131d2:	4651      	mov	r1, sl
   131d4:	0409      	lsls	r1, r1, #16
   131d6:	0c09      	lsrs	r1, r1, #16
   131d8:	468a      	mov	sl, r1
   131da:	4641      	mov	r1, r8
   131dc:	4361      	muls	r1, r4
   131de:	437c      	muls	r4, r7
   131e0:	0c13      	lsrs	r3, r2, #16
   131e2:	0412      	lsls	r2, r2, #16
   131e4:	444b      	add	r3, r9
   131e6:	4452      	add	r2, sl
   131e8:	46a1      	mov	r9, r4
   131ea:	468a      	mov	sl, r1
   131ec:	003c      	movs	r4, r7
   131ee:	4641      	mov	r1, r8
   131f0:	436c      	muls	r4, r5
   131f2:	434d      	muls	r5, r1
   131f4:	4651      	mov	r1, sl
   131f6:	444d      	add	r5, r9
   131f8:	0c0f      	lsrs	r7, r1, #16
   131fa:	197d      	adds	r5, r7, r5
   131fc:	45a9      	cmp	r9, r5
   131fe:	d903      	bls.n	13208 <__aeabi_dmul+0x2fc>
   13200:	2180      	movs	r1, #128	; 0x80
   13202:	0249      	lsls	r1, r1, #9
   13204:	4688      	mov	r8, r1
   13206:	4444      	add	r4, r8
   13208:	9f04      	ldr	r7, [sp, #16]
   1320a:	9903      	ldr	r1, [sp, #12]
   1320c:	46b8      	mov	r8, r7
   1320e:	4441      	add	r1, r8
   13210:	468b      	mov	fp, r1
   13212:	4583      	cmp	fp, r0
   13214:	4180      	sbcs	r0, r0
   13216:	4241      	negs	r1, r0
   13218:	4688      	mov	r8, r1
   1321a:	4651      	mov	r1, sl
   1321c:	0408      	lsls	r0, r1, #16
   1321e:	042f      	lsls	r7, r5, #16
   13220:	0c00      	lsrs	r0, r0, #16
   13222:	183f      	adds	r7, r7, r0
   13224:	4658      	mov	r0, fp
   13226:	9902      	ldr	r1, [sp, #8]
   13228:	1810      	adds	r0, r2, r0
   1322a:	4689      	mov	r9, r1
   1322c:	4290      	cmp	r0, r2
   1322e:	4192      	sbcs	r2, r2
   13230:	444f      	add	r7, r9
   13232:	46ba      	mov	sl, r7
   13234:	4252      	negs	r2, r2
   13236:	4699      	mov	r9, r3
   13238:	4693      	mov	fp, r2
   1323a:	44c2      	add	sl, r8
   1323c:	44d1      	add	r9, sl
   1323e:	44cb      	add	fp, r9
   13240:	428f      	cmp	r7, r1
   13242:	41bf      	sbcs	r7, r7
   13244:	45c2      	cmp	sl, r8
   13246:	4189      	sbcs	r1, r1
   13248:	4599      	cmp	r9, r3
   1324a:	419b      	sbcs	r3, r3
   1324c:	4593      	cmp	fp, r2
   1324e:	4192      	sbcs	r2, r2
   13250:	427f      	negs	r7, r7
   13252:	4249      	negs	r1, r1
   13254:	0c2d      	lsrs	r5, r5, #16
   13256:	4252      	negs	r2, r2
   13258:	430f      	orrs	r7, r1
   1325a:	425b      	negs	r3, r3
   1325c:	4313      	orrs	r3, r2
   1325e:	197f      	adds	r7, r7, r5
   13260:	18ff      	adds	r7, r7, r3
   13262:	465b      	mov	r3, fp
   13264:	193c      	adds	r4, r7, r4
   13266:	0ddb      	lsrs	r3, r3, #23
   13268:	9a05      	ldr	r2, [sp, #20]
   1326a:	0264      	lsls	r4, r4, #9
   1326c:	431c      	orrs	r4, r3
   1326e:	0243      	lsls	r3, r0, #9
   13270:	4313      	orrs	r3, r2
   13272:	1e5d      	subs	r5, r3, #1
   13274:	41ab      	sbcs	r3, r5
   13276:	465a      	mov	r2, fp
   13278:	0dc0      	lsrs	r0, r0, #23
   1327a:	4303      	orrs	r3, r0
   1327c:	0252      	lsls	r2, r2, #9
   1327e:	4313      	orrs	r3, r2
   13280:	01e2      	lsls	r2, r4, #7
   13282:	d556      	bpl.n	13332 <__aeabi_dmul+0x426>
   13284:	2001      	movs	r0, #1
   13286:	085a      	lsrs	r2, r3, #1
   13288:	4003      	ands	r3, r0
   1328a:	4313      	orrs	r3, r2
   1328c:	07e2      	lsls	r2, r4, #31
   1328e:	4313      	orrs	r3, r2
   13290:	0864      	lsrs	r4, r4, #1
   13292:	485a      	ldr	r0, [pc, #360]	; (133fc <__aeabi_dmul+0x4f0>)
   13294:	4460      	add	r0, ip
   13296:	2800      	cmp	r0, #0
   13298:	dd4d      	ble.n	13336 <__aeabi_dmul+0x42a>
   1329a:	075a      	lsls	r2, r3, #29
   1329c:	d009      	beq.n	132b2 <__aeabi_dmul+0x3a6>
   1329e:	220f      	movs	r2, #15
   132a0:	401a      	ands	r2, r3
   132a2:	2a04      	cmp	r2, #4
   132a4:	d005      	beq.n	132b2 <__aeabi_dmul+0x3a6>
   132a6:	1d1a      	adds	r2, r3, #4
   132a8:	429a      	cmp	r2, r3
   132aa:	419b      	sbcs	r3, r3
   132ac:	425b      	negs	r3, r3
   132ae:	18e4      	adds	r4, r4, r3
   132b0:	0013      	movs	r3, r2
   132b2:	01e2      	lsls	r2, r4, #7
   132b4:	d504      	bpl.n	132c0 <__aeabi_dmul+0x3b4>
   132b6:	2080      	movs	r0, #128	; 0x80
   132b8:	4a51      	ldr	r2, [pc, #324]	; (13400 <__aeabi_dmul+0x4f4>)
   132ba:	00c0      	lsls	r0, r0, #3
   132bc:	4014      	ands	r4, r2
   132be:	4460      	add	r0, ip
   132c0:	4a50      	ldr	r2, [pc, #320]	; (13404 <__aeabi_dmul+0x4f8>)
   132c2:	4290      	cmp	r0, r2
   132c4:	dd00      	ble.n	132c8 <__aeabi_dmul+0x3bc>
   132c6:	e6e3      	b.n	13090 <__aeabi_dmul+0x184>
   132c8:	2501      	movs	r5, #1
   132ca:	08db      	lsrs	r3, r3, #3
   132cc:	0762      	lsls	r2, r4, #29
   132ce:	431a      	orrs	r2, r3
   132d0:	0264      	lsls	r4, r4, #9
   132d2:	9b01      	ldr	r3, [sp, #4]
   132d4:	4691      	mov	r9, r2
   132d6:	0b22      	lsrs	r2, r4, #12
   132d8:	0544      	lsls	r4, r0, #21
   132da:	0d64      	lsrs	r4, r4, #21
   132dc:	401d      	ands	r5, r3
   132de:	e67c      	b.n	12fda <__aeabi_dmul+0xce>
   132e0:	2280      	movs	r2, #128	; 0x80
   132e2:	4659      	mov	r1, fp
   132e4:	0312      	lsls	r2, r2, #12
   132e6:	4211      	tst	r1, r2
   132e8:	d008      	beq.n	132fc <__aeabi_dmul+0x3f0>
   132ea:	4214      	tst	r4, r2
   132ec:	d106      	bne.n	132fc <__aeabi_dmul+0x3f0>
   132ee:	4322      	orrs	r2, r4
   132f0:	0312      	lsls	r2, r2, #12
   132f2:	0b12      	lsrs	r2, r2, #12
   132f4:	4645      	mov	r5, r8
   132f6:	4699      	mov	r9, r3
   132f8:	4c43      	ldr	r4, [pc, #268]	; (13408 <__aeabi_dmul+0x4fc>)
   132fa:	e66e      	b.n	12fda <__aeabi_dmul+0xce>
   132fc:	465b      	mov	r3, fp
   132fe:	431a      	orrs	r2, r3
   13300:	0312      	lsls	r2, r2, #12
   13302:	0b12      	lsrs	r2, r2, #12
   13304:	4c40      	ldr	r4, [pc, #256]	; (13408 <__aeabi_dmul+0x4fc>)
   13306:	e668      	b.n	12fda <__aeabi_dmul+0xce>
   13308:	0003      	movs	r3, r0
   1330a:	4654      	mov	r4, sl
   1330c:	3b28      	subs	r3, #40	; 0x28
   1330e:	409c      	lsls	r4, r3
   13310:	2300      	movs	r3, #0
   13312:	e6b9      	b.n	13088 <__aeabi_dmul+0x17c>
   13314:	f000 fbfc 	bl	13b10 <__clzsi2>
   13318:	3020      	adds	r0, #32
   1331a:	e6a6      	b.n	1306a <__aeabi_dmul+0x15e>
   1331c:	0003      	movs	r3, r0
   1331e:	3b28      	subs	r3, #40	; 0x28
   13320:	409f      	lsls	r7, r3
   13322:	2300      	movs	r3, #0
   13324:	46bb      	mov	fp, r7
   13326:	4699      	mov	r9, r3
   13328:	e68a      	b.n	13040 <__aeabi_dmul+0x134>
   1332a:	f000 fbf1 	bl	13b10 <__clzsi2>
   1332e:	3020      	adds	r0, #32
   13330:	e674      	b.n	1301c <__aeabi_dmul+0x110>
   13332:	46b4      	mov	ip, r6
   13334:	e7ad      	b.n	13292 <__aeabi_dmul+0x386>
   13336:	2501      	movs	r5, #1
   13338:	1a2a      	subs	r2, r5, r0
   1333a:	2a38      	cmp	r2, #56	; 0x38
   1333c:	dd06      	ble.n	1334c <__aeabi_dmul+0x440>
   1333e:	9b01      	ldr	r3, [sp, #4]
   13340:	2400      	movs	r4, #0
   13342:	401d      	ands	r5, r3
   13344:	2300      	movs	r3, #0
   13346:	2200      	movs	r2, #0
   13348:	4699      	mov	r9, r3
   1334a:	e646      	b.n	12fda <__aeabi_dmul+0xce>
   1334c:	2a1f      	cmp	r2, #31
   1334e:	dc21      	bgt.n	13394 <__aeabi_dmul+0x488>
   13350:	2520      	movs	r5, #32
   13352:	0020      	movs	r0, r4
   13354:	1aad      	subs	r5, r5, r2
   13356:	001e      	movs	r6, r3
   13358:	40ab      	lsls	r3, r5
   1335a:	40a8      	lsls	r0, r5
   1335c:	40d6      	lsrs	r6, r2
   1335e:	1e5d      	subs	r5, r3, #1
   13360:	41ab      	sbcs	r3, r5
   13362:	4330      	orrs	r0, r6
   13364:	4318      	orrs	r0, r3
   13366:	40d4      	lsrs	r4, r2
   13368:	0743      	lsls	r3, r0, #29
   1336a:	d009      	beq.n	13380 <__aeabi_dmul+0x474>
   1336c:	230f      	movs	r3, #15
   1336e:	4003      	ands	r3, r0
   13370:	2b04      	cmp	r3, #4
   13372:	d005      	beq.n	13380 <__aeabi_dmul+0x474>
   13374:	0003      	movs	r3, r0
   13376:	1d18      	adds	r0, r3, #4
   13378:	4298      	cmp	r0, r3
   1337a:	419b      	sbcs	r3, r3
   1337c:	425b      	negs	r3, r3
   1337e:	18e4      	adds	r4, r4, r3
   13380:	0223      	lsls	r3, r4, #8
   13382:	d521      	bpl.n	133c8 <__aeabi_dmul+0x4bc>
   13384:	2501      	movs	r5, #1
   13386:	9b01      	ldr	r3, [sp, #4]
   13388:	2401      	movs	r4, #1
   1338a:	401d      	ands	r5, r3
   1338c:	2300      	movs	r3, #0
   1338e:	2200      	movs	r2, #0
   13390:	4699      	mov	r9, r3
   13392:	e622      	b.n	12fda <__aeabi_dmul+0xce>
   13394:	251f      	movs	r5, #31
   13396:	0021      	movs	r1, r4
   13398:	426d      	negs	r5, r5
   1339a:	1a28      	subs	r0, r5, r0
   1339c:	40c1      	lsrs	r1, r0
   1339e:	0008      	movs	r0, r1
   133a0:	2a20      	cmp	r2, #32
   133a2:	d01d      	beq.n	133e0 <__aeabi_dmul+0x4d4>
   133a4:	355f      	adds	r5, #95	; 0x5f
   133a6:	1aaa      	subs	r2, r5, r2
   133a8:	4094      	lsls	r4, r2
   133aa:	4323      	orrs	r3, r4
   133ac:	1e5c      	subs	r4, r3, #1
   133ae:	41a3      	sbcs	r3, r4
   133b0:	2507      	movs	r5, #7
   133b2:	4303      	orrs	r3, r0
   133b4:	401d      	ands	r5, r3
   133b6:	2200      	movs	r2, #0
   133b8:	2d00      	cmp	r5, #0
   133ba:	d009      	beq.n	133d0 <__aeabi_dmul+0x4c4>
   133bc:	220f      	movs	r2, #15
   133be:	2400      	movs	r4, #0
   133c0:	401a      	ands	r2, r3
   133c2:	0018      	movs	r0, r3
   133c4:	2a04      	cmp	r2, #4
   133c6:	d1d6      	bne.n	13376 <__aeabi_dmul+0x46a>
   133c8:	0003      	movs	r3, r0
   133ca:	0765      	lsls	r5, r4, #29
   133cc:	0264      	lsls	r4, r4, #9
   133ce:	0b22      	lsrs	r2, r4, #12
   133d0:	08db      	lsrs	r3, r3, #3
   133d2:	432b      	orrs	r3, r5
   133d4:	2501      	movs	r5, #1
   133d6:	4699      	mov	r9, r3
   133d8:	9b01      	ldr	r3, [sp, #4]
   133da:	2400      	movs	r4, #0
   133dc:	401d      	ands	r5, r3
   133de:	e5fc      	b.n	12fda <__aeabi_dmul+0xce>
   133e0:	2400      	movs	r4, #0
   133e2:	e7e2      	b.n	133aa <__aeabi_dmul+0x49e>
   133e4:	2280      	movs	r2, #128	; 0x80
   133e6:	2501      	movs	r5, #1
   133e8:	0312      	lsls	r2, r2, #12
   133ea:	4322      	orrs	r2, r4
   133ec:	9901      	ldr	r1, [sp, #4]
   133ee:	0312      	lsls	r2, r2, #12
   133f0:	0b12      	lsrs	r2, r2, #12
   133f2:	400d      	ands	r5, r1
   133f4:	4699      	mov	r9, r3
   133f6:	4c04      	ldr	r4, [pc, #16]	; (13408 <__aeabi_dmul+0x4fc>)
   133f8:	e5ef      	b.n	12fda <__aeabi_dmul+0xce>
   133fa:	46c0      	nop			; (mov r8, r8)
   133fc:	000003ff 	.word	0x000003ff
   13400:	feffffff 	.word	0xfeffffff
   13404:	000007fe 	.word	0x000007fe
   13408:	000007ff 	.word	0x000007ff

0001340c <__aeabi_dsub>:
   1340c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1340e:	4646      	mov	r6, r8
   13410:	46d6      	mov	lr, sl
   13412:	464f      	mov	r7, r9
   13414:	030c      	lsls	r4, r1, #12
   13416:	b5c0      	push	{r6, r7, lr}
   13418:	0fcd      	lsrs	r5, r1, #31
   1341a:	004e      	lsls	r6, r1, #1
   1341c:	0a61      	lsrs	r1, r4, #9
   1341e:	0f44      	lsrs	r4, r0, #29
   13420:	430c      	orrs	r4, r1
   13422:	00c1      	lsls	r1, r0, #3
   13424:	0058      	lsls	r0, r3, #1
   13426:	0d40      	lsrs	r0, r0, #21
   13428:	4684      	mov	ip, r0
   1342a:	468a      	mov	sl, r1
   1342c:	000f      	movs	r7, r1
   1342e:	0319      	lsls	r1, r3, #12
   13430:	0f50      	lsrs	r0, r2, #29
   13432:	0a49      	lsrs	r1, r1, #9
   13434:	4301      	orrs	r1, r0
   13436:	48c6      	ldr	r0, [pc, #792]	; (13750 <__aeabi_dsub+0x344>)
   13438:	0d76      	lsrs	r6, r6, #21
   1343a:	46a8      	mov	r8, r5
   1343c:	0fdb      	lsrs	r3, r3, #31
   1343e:	00d2      	lsls	r2, r2, #3
   13440:	4584      	cmp	ip, r0
   13442:	d100      	bne.n	13446 <__aeabi_dsub+0x3a>
   13444:	e0d8      	b.n	135f8 <__aeabi_dsub+0x1ec>
   13446:	2001      	movs	r0, #1
   13448:	4043      	eors	r3, r0
   1344a:	42ab      	cmp	r3, r5
   1344c:	d100      	bne.n	13450 <__aeabi_dsub+0x44>
   1344e:	e0a6      	b.n	1359e <__aeabi_dsub+0x192>
   13450:	4660      	mov	r0, ip
   13452:	1a35      	subs	r5, r6, r0
   13454:	2d00      	cmp	r5, #0
   13456:	dc00      	bgt.n	1345a <__aeabi_dsub+0x4e>
   13458:	e105      	b.n	13666 <__aeabi_dsub+0x25a>
   1345a:	2800      	cmp	r0, #0
   1345c:	d110      	bne.n	13480 <__aeabi_dsub+0x74>
   1345e:	000b      	movs	r3, r1
   13460:	4313      	orrs	r3, r2
   13462:	d100      	bne.n	13466 <__aeabi_dsub+0x5a>
   13464:	e0d7      	b.n	13616 <__aeabi_dsub+0x20a>
   13466:	1e6b      	subs	r3, r5, #1
   13468:	2b00      	cmp	r3, #0
   1346a:	d000      	beq.n	1346e <__aeabi_dsub+0x62>
   1346c:	e14b      	b.n	13706 <__aeabi_dsub+0x2fa>
   1346e:	4653      	mov	r3, sl
   13470:	1a9f      	subs	r7, r3, r2
   13472:	45ba      	cmp	sl, r7
   13474:	4180      	sbcs	r0, r0
   13476:	1a64      	subs	r4, r4, r1
   13478:	4240      	negs	r0, r0
   1347a:	1a24      	subs	r4, r4, r0
   1347c:	2601      	movs	r6, #1
   1347e:	e01e      	b.n	134be <__aeabi_dsub+0xb2>
   13480:	4bb3      	ldr	r3, [pc, #716]	; (13750 <__aeabi_dsub+0x344>)
   13482:	429e      	cmp	r6, r3
   13484:	d048      	beq.n	13518 <__aeabi_dsub+0x10c>
   13486:	2380      	movs	r3, #128	; 0x80
   13488:	041b      	lsls	r3, r3, #16
   1348a:	4319      	orrs	r1, r3
   1348c:	2d38      	cmp	r5, #56	; 0x38
   1348e:	dd00      	ble.n	13492 <__aeabi_dsub+0x86>
   13490:	e119      	b.n	136c6 <__aeabi_dsub+0x2ba>
   13492:	2d1f      	cmp	r5, #31
   13494:	dd00      	ble.n	13498 <__aeabi_dsub+0x8c>
   13496:	e14c      	b.n	13732 <__aeabi_dsub+0x326>
   13498:	2320      	movs	r3, #32
   1349a:	000f      	movs	r7, r1
   1349c:	1b5b      	subs	r3, r3, r5
   1349e:	0010      	movs	r0, r2
   134a0:	409a      	lsls	r2, r3
   134a2:	409f      	lsls	r7, r3
   134a4:	40e8      	lsrs	r0, r5
   134a6:	1e53      	subs	r3, r2, #1
   134a8:	419a      	sbcs	r2, r3
   134aa:	40e9      	lsrs	r1, r5
   134ac:	4307      	orrs	r7, r0
   134ae:	4317      	orrs	r7, r2
   134b0:	4653      	mov	r3, sl
   134b2:	1bdf      	subs	r7, r3, r7
   134b4:	1a61      	subs	r1, r4, r1
   134b6:	45ba      	cmp	sl, r7
   134b8:	41a4      	sbcs	r4, r4
   134ba:	4264      	negs	r4, r4
   134bc:	1b0c      	subs	r4, r1, r4
   134be:	0223      	lsls	r3, r4, #8
   134c0:	d400      	bmi.n	134c4 <__aeabi_dsub+0xb8>
   134c2:	e0c5      	b.n	13650 <__aeabi_dsub+0x244>
   134c4:	0264      	lsls	r4, r4, #9
   134c6:	0a65      	lsrs	r5, r4, #9
   134c8:	2d00      	cmp	r5, #0
   134ca:	d100      	bne.n	134ce <__aeabi_dsub+0xc2>
   134cc:	e0f6      	b.n	136bc <__aeabi_dsub+0x2b0>
   134ce:	0028      	movs	r0, r5
   134d0:	f000 fb1e 	bl	13b10 <__clzsi2>
   134d4:	0003      	movs	r3, r0
   134d6:	3b08      	subs	r3, #8
   134d8:	2b1f      	cmp	r3, #31
   134da:	dd00      	ble.n	134de <__aeabi_dsub+0xd2>
   134dc:	e0e9      	b.n	136b2 <__aeabi_dsub+0x2a6>
   134de:	2220      	movs	r2, #32
   134e0:	003c      	movs	r4, r7
   134e2:	1ad2      	subs	r2, r2, r3
   134e4:	409d      	lsls	r5, r3
   134e6:	40d4      	lsrs	r4, r2
   134e8:	409f      	lsls	r7, r3
   134ea:	4325      	orrs	r5, r4
   134ec:	429e      	cmp	r6, r3
   134ee:	dd00      	ble.n	134f2 <__aeabi_dsub+0xe6>
   134f0:	e0db      	b.n	136aa <__aeabi_dsub+0x29e>
   134f2:	1b9e      	subs	r6, r3, r6
   134f4:	1c73      	adds	r3, r6, #1
   134f6:	2b1f      	cmp	r3, #31
   134f8:	dd00      	ble.n	134fc <__aeabi_dsub+0xf0>
   134fa:	e10a      	b.n	13712 <__aeabi_dsub+0x306>
   134fc:	2220      	movs	r2, #32
   134fe:	0038      	movs	r0, r7
   13500:	1ad2      	subs	r2, r2, r3
   13502:	0029      	movs	r1, r5
   13504:	4097      	lsls	r7, r2
   13506:	002c      	movs	r4, r5
   13508:	4091      	lsls	r1, r2
   1350a:	40d8      	lsrs	r0, r3
   1350c:	1e7a      	subs	r2, r7, #1
   1350e:	4197      	sbcs	r7, r2
   13510:	40dc      	lsrs	r4, r3
   13512:	2600      	movs	r6, #0
   13514:	4301      	orrs	r1, r0
   13516:	430f      	orrs	r7, r1
   13518:	077b      	lsls	r3, r7, #29
   1351a:	d009      	beq.n	13530 <__aeabi_dsub+0x124>
   1351c:	230f      	movs	r3, #15
   1351e:	403b      	ands	r3, r7
   13520:	2b04      	cmp	r3, #4
   13522:	d005      	beq.n	13530 <__aeabi_dsub+0x124>
   13524:	1d3b      	adds	r3, r7, #4
   13526:	42bb      	cmp	r3, r7
   13528:	41bf      	sbcs	r7, r7
   1352a:	427f      	negs	r7, r7
   1352c:	19e4      	adds	r4, r4, r7
   1352e:	001f      	movs	r7, r3
   13530:	0223      	lsls	r3, r4, #8
   13532:	d525      	bpl.n	13580 <__aeabi_dsub+0x174>
   13534:	4b86      	ldr	r3, [pc, #536]	; (13750 <__aeabi_dsub+0x344>)
   13536:	3601      	adds	r6, #1
   13538:	429e      	cmp	r6, r3
   1353a:	d100      	bne.n	1353e <__aeabi_dsub+0x132>
   1353c:	e0af      	b.n	1369e <__aeabi_dsub+0x292>
   1353e:	4b85      	ldr	r3, [pc, #532]	; (13754 <__aeabi_dsub+0x348>)
   13540:	2501      	movs	r5, #1
   13542:	401c      	ands	r4, r3
   13544:	4643      	mov	r3, r8
   13546:	0762      	lsls	r2, r4, #29
   13548:	08ff      	lsrs	r7, r7, #3
   1354a:	0264      	lsls	r4, r4, #9
   1354c:	0576      	lsls	r6, r6, #21
   1354e:	4317      	orrs	r7, r2
   13550:	0b24      	lsrs	r4, r4, #12
   13552:	0d76      	lsrs	r6, r6, #21
   13554:	401d      	ands	r5, r3
   13556:	2100      	movs	r1, #0
   13558:	0324      	lsls	r4, r4, #12
   1355a:	0b23      	lsrs	r3, r4, #12
   1355c:	0d0c      	lsrs	r4, r1, #20
   1355e:	4a7e      	ldr	r2, [pc, #504]	; (13758 <__aeabi_dsub+0x34c>)
   13560:	0524      	lsls	r4, r4, #20
   13562:	431c      	orrs	r4, r3
   13564:	4014      	ands	r4, r2
   13566:	0533      	lsls	r3, r6, #20
   13568:	4323      	orrs	r3, r4
   1356a:	005b      	lsls	r3, r3, #1
   1356c:	07ed      	lsls	r5, r5, #31
   1356e:	085b      	lsrs	r3, r3, #1
   13570:	432b      	orrs	r3, r5
   13572:	0038      	movs	r0, r7
   13574:	0019      	movs	r1, r3
   13576:	bc1c      	pop	{r2, r3, r4}
   13578:	4690      	mov	r8, r2
   1357a:	4699      	mov	r9, r3
   1357c:	46a2      	mov	sl, r4
   1357e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13580:	2501      	movs	r5, #1
   13582:	4643      	mov	r3, r8
   13584:	0762      	lsls	r2, r4, #29
   13586:	08ff      	lsrs	r7, r7, #3
   13588:	4317      	orrs	r7, r2
   1358a:	08e4      	lsrs	r4, r4, #3
   1358c:	401d      	ands	r5, r3
   1358e:	4b70      	ldr	r3, [pc, #448]	; (13750 <__aeabi_dsub+0x344>)
   13590:	429e      	cmp	r6, r3
   13592:	d036      	beq.n	13602 <__aeabi_dsub+0x1f6>
   13594:	0324      	lsls	r4, r4, #12
   13596:	0576      	lsls	r6, r6, #21
   13598:	0b24      	lsrs	r4, r4, #12
   1359a:	0d76      	lsrs	r6, r6, #21
   1359c:	e7db      	b.n	13556 <__aeabi_dsub+0x14a>
   1359e:	4663      	mov	r3, ip
   135a0:	1af3      	subs	r3, r6, r3
   135a2:	2b00      	cmp	r3, #0
   135a4:	dc00      	bgt.n	135a8 <__aeabi_dsub+0x19c>
   135a6:	e094      	b.n	136d2 <__aeabi_dsub+0x2c6>
   135a8:	4660      	mov	r0, ip
   135aa:	2800      	cmp	r0, #0
   135ac:	d035      	beq.n	1361a <__aeabi_dsub+0x20e>
   135ae:	4868      	ldr	r0, [pc, #416]	; (13750 <__aeabi_dsub+0x344>)
   135b0:	4286      	cmp	r6, r0
   135b2:	d0b1      	beq.n	13518 <__aeabi_dsub+0x10c>
   135b4:	2780      	movs	r7, #128	; 0x80
   135b6:	043f      	lsls	r7, r7, #16
   135b8:	4339      	orrs	r1, r7
   135ba:	2b38      	cmp	r3, #56	; 0x38
   135bc:	dc00      	bgt.n	135c0 <__aeabi_dsub+0x1b4>
   135be:	e0fd      	b.n	137bc <__aeabi_dsub+0x3b0>
   135c0:	430a      	orrs	r2, r1
   135c2:	0017      	movs	r7, r2
   135c4:	2100      	movs	r1, #0
   135c6:	1e7a      	subs	r2, r7, #1
   135c8:	4197      	sbcs	r7, r2
   135ca:	4457      	add	r7, sl
   135cc:	4557      	cmp	r7, sl
   135ce:	4180      	sbcs	r0, r0
   135d0:	1909      	adds	r1, r1, r4
   135d2:	4244      	negs	r4, r0
   135d4:	190c      	adds	r4, r1, r4
   135d6:	0223      	lsls	r3, r4, #8
   135d8:	d53a      	bpl.n	13650 <__aeabi_dsub+0x244>
   135da:	4b5d      	ldr	r3, [pc, #372]	; (13750 <__aeabi_dsub+0x344>)
   135dc:	3601      	adds	r6, #1
   135de:	429e      	cmp	r6, r3
   135e0:	d100      	bne.n	135e4 <__aeabi_dsub+0x1d8>
   135e2:	e14b      	b.n	1387c <__aeabi_dsub+0x470>
   135e4:	2201      	movs	r2, #1
   135e6:	4b5b      	ldr	r3, [pc, #364]	; (13754 <__aeabi_dsub+0x348>)
   135e8:	401c      	ands	r4, r3
   135ea:	087b      	lsrs	r3, r7, #1
   135ec:	4017      	ands	r7, r2
   135ee:	431f      	orrs	r7, r3
   135f0:	07e2      	lsls	r2, r4, #31
   135f2:	4317      	orrs	r7, r2
   135f4:	0864      	lsrs	r4, r4, #1
   135f6:	e78f      	b.n	13518 <__aeabi_dsub+0x10c>
   135f8:	0008      	movs	r0, r1
   135fa:	4310      	orrs	r0, r2
   135fc:	d000      	beq.n	13600 <__aeabi_dsub+0x1f4>
   135fe:	e724      	b.n	1344a <__aeabi_dsub+0x3e>
   13600:	e721      	b.n	13446 <__aeabi_dsub+0x3a>
   13602:	0023      	movs	r3, r4
   13604:	433b      	orrs	r3, r7
   13606:	d100      	bne.n	1360a <__aeabi_dsub+0x1fe>
   13608:	e1b9      	b.n	1397e <__aeabi_dsub+0x572>
   1360a:	2280      	movs	r2, #128	; 0x80
   1360c:	0312      	lsls	r2, r2, #12
   1360e:	4314      	orrs	r4, r2
   13610:	0324      	lsls	r4, r4, #12
   13612:	0b24      	lsrs	r4, r4, #12
   13614:	e79f      	b.n	13556 <__aeabi_dsub+0x14a>
   13616:	002e      	movs	r6, r5
   13618:	e77e      	b.n	13518 <__aeabi_dsub+0x10c>
   1361a:	0008      	movs	r0, r1
   1361c:	4310      	orrs	r0, r2
   1361e:	d100      	bne.n	13622 <__aeabi_dsub+0x216>
   13620:	e0ca      	b.n	137b8 <__aeabi_dsub+0x3ac>
   13622:	1e58      	subs	r0, r3, #1
   13624:	4684      	mov	ip, r0
   13626:	2800      	cmp	r0, #0
   13628:	d000      	beq.n	1362c <__aeabi_dsub+0x220>
   1362a:	e0e7      	b.n	137fc <__aeabi_dsub+0x3f0>
   1362c:	4452      	add	r2, sl
   1362e:	4552      	cmp	r2, sl
   13630:	4180      	sbcs	r0, r0
   13632:	1864      	adds	r4, r4, r1
   13634:	4240      	negs	r0, r0
   13636:	1824      	adds	r4, r4, r0
   13638:	0017      	movs	r7, r2
   1363a:	2601      	movs	r6, #1
   1363c:	0223      	lsls	r3, r4, #8
   1363e:	d507      	bpl.n	13650 <__aeabi_dsub+0x244>
   13640:	2602      	movs	r6, #2
   13642:	e7cf      	b.n	135e4 <__aeabi_dsub+0x1d8>
   13644:	4664      	mov	r4, ip
   13646:	432c      	orrs	r4, r5
   13648:	d100      	bne.n	1364c <__aeabi_dsub+0x240>
   1364a:	e1b3      	b.n	139b4 <__aeabi_dsub+0x5a8>
   1364c:	002c      	movs	r4, r5
   1364e:	4667      	mov	r7, ip
   13650:	077b      	lsls	r3, r7, #29
   13652:	d000      	beq.n	13656 <__aeabi_dsub+0x24a>
   13654:	e762      	b.n	1351c <__aeabi_dsub+0x110>
   13656:	0763      	lsls	r3, r4, #29
   13658:	08ff      	lsrs	r7, r7, #3
   1365a:	431f      	orrs	r7, r3
   1365c:	2501      	movs	r5, #1
   1365e:	4643      	mov	r3, r8
   13660:	08e4      	lsrs	r4, r4, #3
   13662:	401d      	ands	r5, r3
   13664:	e793      	b.n	1358e <__aeabi_dsub+0x182>
   13666:	2d00      	cmp	r5, #0
   13668:	d178      	bne.n	1375c <__aeabi_dsub+0x350>
   1366a:	1c75      	adds	r5, r6, #1
   1366c:	056d      	lsls	r5, r5, #21
   1366e:	0d6d      	lsrs	r5, r5, #21
   13670:	2d01      	cmp	r5, #1
   13672:	dc00      	bgt.n	13676 <__aeabi_dsub+0x26a>
   13674:	e0f2      	b.n	1385c <__aeabi_dsub+0x450>
   13676:	4650      	mov	r0, sl
   13678:	1a80      	subs	r0, r0, r2
   1367a:	4582      	cmp	sl, r0
   1367c:	41bf      	sbcs	r7, r7
   1367e:	1a65      	subs	r5, r4, r1
   13680:	427f      	negs	r7, r7
   13682:	1bed      	subs	r5, r5, r7
   13684:	4684      	mov	ip, r0
   13686:	0228      	lsls	r0, r5, #8
   13688:	d400      	bmi.n	1368c <__aeabi_dsub+0x280>
   1368a:	e08c      	b.n	137a6 <__aeabi_dsub+0x39a>
   1368c:	4650      	mov	r0, sl
   1368e:	1a17      	subs	r7, r2, r0
   13690:	42ba      	cmp	r2, r7
   13692:	4192      	sbcs	r2, r2
   13694:	1b0c      	subs	r4, r1, r4
   13696:	4255      	negs	r5, r2
   13698:	1b65      	subs	r5, r4, r5
   1369a:	4698      	mov	r8, r3
   1369c:	e714      	b.n	134c8 <__aeabi_dsub+0xbc>
   1369e:	2501      	movs	r5, #1
   136a0:	4643      	mov	r3, r8
   136a2:	2400      	movs	r4, #0
   136a4:	401d      	ands	r5, r3
   136a6:	2700      	movs	r7, #0
   136a8:	e755      	b.n	13556 <__aeabi_dsub+0x14a>
   136aa:	4c2a      	ldr	r4, [pc, #168]	; (13754 <__aeabi_dsub+0x348>)
   136ac:	1af6      	subs	r6, r6, r3
   136ae:	402c      	ands	r4, r5
   136b0:	e732      	b.n	13518 <__aeabi_dsub+0x10c>
   136b2:	003d      	movs	r5, r7
   136b4:	3828      	subs	r0, #40	; 0x28
   136b6:	4085      	lsls	r5, r0
   136b8:	2700      	movs	r7, #0
   136ba:	e717      	b.n	134ec <__aeabi_dsub+0xe0>
   136bc:	0038      	movs	r0, r7
   136be:	f000 fa27 	bl	13b10 <__clzsi2>
   136c2:	3020      	adds	r0, #32
   136c4:	e706      	b.n	134d4 <__aeabi_dsub+0xc8>
   136c6:	430a      	orrs	r2, r1
   136c8:	0017      	movs	r7, r2
   136ca:	2100      	movs	r1, #0
   136cc:	1e7a      	subs	r2, r7, #1
   136ce:	4197      	sbcs	r7, r2
   136d0:	e6ee      	b.n	134b0 <__aeabi_dsub+0xa4>
   136d2:	2b00      	cmp	r3, #0
   136d4:	d000      	beq.n	136d8 <__aeabi_dsub+0x2cc>
   136d6:	e0e5      	b.n	138a4 <__aeabi_dsub+0x498>
   136d8:	1c73      	adds	r3, r6, #1
   136da:	469c      	mov	ip, r3
   136dc:	055b      	lsls	r3, r3, #21
   136de:	0d5b      	lsrs	r3, r3, #21
   136e0:	2b01      	cmp	r3, #1
   136e2:	dc00      	bgt.n	136e6 <__aeabi_dsub+0x2da>
   136e4:	e09f      	b.n	13826 <__aeabi_dsub+0x41a>
   136e6:	4b1a      	ldr	r3, [pc, #104]	; (13750 <__aeabi_dsub+0x344>)
   136e8:	459c      	cmp	ip, r3
   136ea:	d100      	bne.n	136ee <__aeabi_dsub+0x2e2>
   136ec:	e0c5      	b.n	1387a <__aeabi_dsub+0x46e>
   136ee:	4452      	add	r2, sl
   136f0:	4552      	cmp	r2, sl
   136f2:	4180      	sbcs	r0, r0
   136f4:	1864      	adds	r4, r4, r1
   136f6:	4240      	negs	r0, r0
   136f8:	1824      	adds	r4, r4, r0
   136fa:	07e7      	lsls	r7, r4, #31
   136fc:	0852      	lsrs	r2, r2, #1
   136fe:	4317      	orrs	r7, r2
   13700:	0864      	lsrs	r4, r4, #1
   13702:	4666      	mov	r6, ip
   13704:	e708      	b.n	13518 <__aeabi_dsub+0x10c>
   13706:	4812      	ldr	r0, [pc, #72]	; (13750 <__aeabi_dsub+0x344>)
   13708:	4285      	cmp	r5, r0
   1370a:	d100      	bne.n	1370e <__aeabi_dsub+0x302>
   1370c:	e085      	b.n	1381a <__aeabi_dsub+0x40e>
   1370e:	001d      	movs	r5, r3
   13710:	e6bc      	b.n	1348c <__aeabi_dsub+0x80>
   13712:	0029      	movs	r1, r5
   13714:	3e1f      	subs	r6, #31
   13716:	40f1      	lsrs	r1, r6
   13718:	2b20      	cmp	r3, #32
   1371a:	d100      	bne.n	1371e <__aeabi_dsub+0x312>
   1371c:	e07f      	b.n	1381e <__aeabi_dsub+0x412>
   1371e:	2240      	movs	r2, #64	; 0x40
   13720:	1ad3      	subs	r3, r2, r3
   13722:	409d      	lsls	r5, r3
   13724:	432f      	orrs	r7, r5
   13726:	1e7d      	subs	r5, r7, #1
   13728:	41af      	sbcs	r7, r5
   1372a:	2400      	movs	r4, #0
   1372c:	430f      	orrs	r7, r1
   1372e:	2600      	movs	r6, #0
   13730:	e78e      	b.n	13650 <__aeabi_dsub+0x244>
   13732:	002b      	movs	r3, r5
   13734:	000f      	movs	r7, r1
   13736:	3b20      	subs	r3, #32
   13738:	40df      	lsrs	r7, r3
   1373a:	2d20      	cmp	r5, #32
   1373c:	d071      	beq.n	13822 <__aeabi_dsub+0x416>
   1373e:	2340      	movs	r3, #64	; 0x40
   13740:	1b5d      	subs	r5, r3, r5
   13742:	40a9      	lsls	r1, r5
   13744:	430a      	orrs	r2, r1
   13746:	1e51      	subs	r1, r2, #1
   13748:	418a      	sbcs	r2, r1
   1374a:	2100      	movs	r1, #0
   1374c:	4317      	orrs	r7, r2
   1374e:	e6af      	b.n	134b0 <__aeabi_dsub+0xa4>
   13750:	000007ff 	.word	0x000007ff
   13754:	ff7fffff 	.word	0xff7fffff
   13758:	800fffff 	.word	0x800fffff
   1375c:	2e00      	cmp	r6, #0
   1375e:	d03e      	beq.n	137de <__aeabi_dsub+0x3d2>
   13760:	4eb3      	ldr	r6, [pc, #716]	; (13a30 <__aeabi_dsub+0x624>)
   13762:	45b4      	cmp	ip, r6
   13764:	d045      	beq.n	137f2 <__aeabi_dsub+0x3e6>
   13766:	2680      	movs	r6, #128	; 0x80
   13768:	0436      	lsls	r6, r6, #16
   1376a:	426d      	negs	r5, r5
   1376c:	4334      	orrs	r4, r6
   1376e:	2d38      	cmp	r5, #56	; 0x38
   13770:	dd00      	ble.n	13774 <__aeabi_dsub+0x368>
   13772:	e0a8      	b.n	138c6 <__aeabi_dsub+0x4ba>
   13774:	2d1f      	cmp	r5, #31
   13776:	dd00      	ble.n	1377a <__aeabi_dsub+0x36e>
   13778:	e11f      	b.n	139ba <__aeabi_dsub+0x5ae>
   1377a:	2620      	movs	r6, #32
   1377c:	0027      	movs	r7, r4
   1377e:	4650      	mov	r0, sl
   13780:	1b76      	subs	r6, r6, r5
   13782:	40b7      	lsls	r7, r6
   13784:	40e8      	lsrs	r0, r5
   13786:	4307      	orrs	r7, r0
   13788:	4650      	mov	r0, sl
   1378a:	40b0      	lsls	r0, r6
   1378c:	1e46      	subs	r6, r0, #1
   1378e:	41b0      	sbcs	r0, r6
   13790:	40ec      	lsrs	r4, r5
   13792:	4338      	orrs	r0, r7
   13794:	1a17      	subs	r7, r2, r0
   13796:	42ba      	cmp	r2, r7
   13798:	4192      	sbcs	r2, r2
   1379a:	1b0c      	subs	r4, r1, r4
   1379c:	4252      	negs	r2, r2
   1379e:	1aa4      	subs	r4, r4, r2
   137a0:	4666      	mov	r6, ip
   137a2:	4698      	mov	r8, r3
   137a4:	e68b      	b.n	134be <__aeabi_dsub+0xb2>
   137a6:	4664      	mov	r4, ip
   137a8:	4667      	mov	r7, ip
   137aa:	432c      	orrs	r4, r5
   137ac:	d000      	beq.n	137b0 <__aeabi_dsub+0x3a4>
   137ae:	e68b      	b.n	134c8 <__aeabi_dsub+0xbc>
   137b0:	2500      	movs	r5, #0
   137b2:	2600      	movs	r6, #0
   137b4:	2700      	movs	r7, #0
   137b6:	e6ea      	b.n	1358e <__aeabi_dsub+0x182>
   137b8:	001e      	movs	r6, r3
   137ba:	e6ad      	b.n	13518 <__aeabi_dsub+0x10c>
   137bc:	2b1f      	cmp	r3, #31
   137be:	dc60      	bgt.n	13882 <__aeabi_dsub+0x476>
   137c0:	2720      	movs	r7, #32
   137c2:	1af8      	subs	r0, r7, r3
   137c4:	000f      	movs	r7, r1
   137c6:	4684      	mov	ip, r0
   137c8:	4087      	lsls	r7, r0
   137ca:	0010      	movs	r0, r2
   137cc:	40d8      	lsrs	r0, r3
   137ce:	4307      	orrs	r7, r0
   137d0:	4660      	mov	r0, ip
   137d2:	4082      	lsls	r2, r0
   137d4:	1e50      	subs	r0, r2, #1
   137d6:	4182      	sbcs	r2, r0
   137d8:	40d9      	lsrs	r1, r3
   137da:	4317      	orrs	r7, r2
   137dc:	e6f5      	b.n	135ca <__aeabi_dsub+0x1be>
   137de:	0026      	movs	r6, r4
   137e0:	4650      	mov	r0, sl
   137e2:	4306      	orrs	r6, r0
   137e4:	d005      	beq.n	137f2 <__aeabi_dsub+0x3e6>
   137e6:	43ed      	mvns	r5, r5
   137e8:	2d00      	cmp	r5, #0
   137ea:	d0d3      	beq.n	13794 <__aeabi_dsub+0x388>
   137ec:	4e90      	ldr	r6, [pc, #576]	; (13a30 <__aeabi_dsub+0x624>)
   137ee:	45b4      	cmp	ip, r6
   137f0:	d1bd      	bne.n	1376e <__aeabi_dsub+0x362>
   137f2:	000c      	movs	r4, r1
   137f4:	0017      	movs	r7, r2
   137f6:	4666      	mov	r6, ip
   137f8:	4698      	mov	r8, r3
   137fa:	e68d      	b.n	13518 <__aeabi_dsub+0x10c>
   137fc:	488c      	ldr	r0, [pc, #560]	; (13a30 <__aeabi_dsub+0x624>)
   137fe:	4283      	cmp	r3, r0
   13800:	d00b      	beq.n	1381a <__aeabi_dsub+0x40e>
   13802:	4663      	mov	r3, ip
   13804:	e6d9      	b.n	135ba <__aeabi_dsub+0x1ae>
   13806:	2d00      	cmp	r5, #0
   13808:	d000      	beq.n	1380c <__aeabi_dsub+0x400>
   1380a:	e096      	b.n	1393a <__aeabi_dsub+0x52e>
   1380c:	0008      	movs	r0, r1
   1380e:	4310      	orrs	r0, r2
   13810:	d100      	bne.n	13814 <__aeabi_dsub+0x408>
   13812:	e0e2      	b.n	139da <__aeabi_dsub+0x5ce>
   13814:	000c      	movs	r4, r1
   13816:	0017      	movs	r7, r2
   13818:	4698      	mov	r8, r3
   1381a:	4e85      	ldr	r6, [pc, #532]	; (13a30 <__aeabi_dsub+0x624>)
   1381c:	e67c      	b.n	13518 <__aeabi_dsub+0x10c>
   1381e:	2500      	movs	r5, #0
   13820:	e780      	b.n	13724 <__aeabi_dsub+0x318>
   13822:	2100      	movs	r1, #0
   13824:	e78e      	b.n	13744 <__aeabi_dsub+0x338>
   13826:	0023      	movs	r3, r4
   13828:	4650      	mov	r0, sl
   1382a:	4303      	orrs	r3, r0
   1382c:	2e00      	cmp	r6, #0
   1382e:	d000      	beq.n	13832 <__aeabi_dsub+0x426>
   13830:	e0a8      	b.n	13984 <__aeabi_dsub+0x578>
   13832:	2b00      	cmp	r3, #0
   13834:	d100      	bne.n	13838 <__aeabi_dsub+0x42c>
   13836:	e0de      	b.n	139f6 <__aeabi_dsub+0x5ea>
   13838:	000b      	movs	r3, r1
   1383a:	4313      	orrs	r3, r2
   1383c:	d100      	bne.n	13840 <__aeabi_dsub+0x434>
   1383e:	e66b      	b.n	13518 <__aeabi_dsub+0x10c>
   13840:	4452      	add	r2, sl
   13842:	4552      	cmp	r2, sl
   13844:	4180      	sbcs	r0, r0
   13846:	1864      	adds	r4, r4, r1
   13848:	4240      	negs	r0, r0
   1384a:	1824      	adds	r4, r4, r0
   1384c:	0017      	movs	r7, r2
   1384e:	0223      	lsls	r3, r4, #8
   13850:	d400      	bmi.n	13854 <__aeabi_dsub+0x448>
   13852:	e6fd      	b.n	13650 <__aeabi_dsub+0x244>
   13854:	4b77      	ldr	r3, [pc, #476]	; (13a34 <__aeabi_dsub+0x628>)
   13856:	4666      	mov	r6, ip
   13858:	401c      	ands	r4, r3
   1385a:	e65d      	b.n	13518 <__aeabi_dsub+0x10c>
   1385c:	0025      	movs	r5, r4
   1385e:	4650      	mov	r0, sl
   13860:	4305      	orrs	r5, r0
   13862:	2e00      	cmp	r6, #0
   13864:	d1cf      	bne.n	13806 <__aeabi_dsub+0x3fa>
   13866:	2d00      	cmp	r5, #0
   13868:	d14f      	bne.n	1390a <__aeabi_dsub+0x4fe>
   1386a:	000c      	movs	r4, r1
   1386c:	4314      	orrs	r4, r2
   1386e:	d100      	bne.n	13872 <__aeabi_dsub+0x466>
   13870:	e0a0      	b.n	139b4 <__aeabi_dsub+0x5a8>
   13872:	000c      	movs	r4, r1
   13874:	0017      	movs	r7, r2
   13876:	4698      	mov	r8, r3
   13878:	e64e      	b.n	13518 <__aeabi_dsub+0x10c>
   1387a:	4666      	mov	r6, ip
   1387c:	2400      	movs	r4, #0
   1387e:	2700      	movs	r7, #0
   13880:	e685      	b.n	1358e <__aeabi_dsub+0x182>
   13882:	001f      	movs	r7, r3
   13884:	0008      	movs	r0, r1
   13886:	3f20      	subs	r7, #32
   13888:	40f8      	lsrs	r0, r7
   1388a:	0007      	movs	r7, r0
   1388c:	2b20      	cmp	r3, #32
   1388e:	d100      	bne.n	13892 <__aeabi_dsub+0x486>
   13890:	e08e      	b.n	139b0 <__aeabi_dsub+0x5a4>
   13892:	2040      	movs	r0, #64	; 0x40
   13894:	1ac3      	subs	r3, r0, r3
   13896:	4099      	lsls	r1, r3
   13898:	430a      	orrs	r2, r1
   1389a:	1e51      	subs	r1, r2, #1
   1389c:	418a      	sbcs	r2, r1
   1389e:	2100      	movs	r1, #0
   138a0:	4317      	orrs	r7, r2
   138a2:	e692      	b.n	135ca <__aeabi_dsub+0x1be>
   138a4:	2e00      	cmp	r6, #0
   138a6:	d114      	bne.n	138d2 <__aeabi_dsub+0x4c6>
   138a8:	0026      	movs	r6, r4
   138aa:	4650      	mov	r0, sl
   138ac:	4306      	orrs	r6, r0
   138ae:	d062      	beq.n	13976 <__aeabi_dsub+0x56a>
   138b0:	43db      	mvns	r3, r3
   138b2:	2b00      	cmp	r3, #0
   138b4:	d15c      	bne.n	13970 <__aeabi_dsub+0x564>
   138b6:	1887      	adds	r7, r0, r2
   138b8:	4297      	cmp	r7, r2
   138ba:	4192      	sbcs	r2, r2
   138bc:	1864      	adds	r4, r4, r1
   138be:	4252      	negs	r2, r2
   138c0:	18a4      	adds	r4, r4, r2
   138c2:	4666      	mov	r6, ip
   138c4:	e687      	b.n	135d6 <__aeabi_dsub+0x1ca>
   138c6:	4650      	mov	r0, sl
   138c8:	4320      	orrs	r0, r4
   138ca:	1e44      	subs	r4, r0, #1
   138cc:	41a0      	sbcs	r0, r4
   138ce:	2400      	movs	r4, #0
   138d0:	e760      	b.n	13794 <__aeabi_dsub+0x388>
   138d2:	4e57      	ldr	r6, [pc, #348]	; (13a30 <__aeabi_dsub+0x624>)
   138d4:	45b4      	cmp	ip, r6
   138d6:	d04e      	beq.n	13976 <__aeabi_dsub+0x56a>
   138d8:	2680      	movs	r6, #128	; 0x80
   138da:	0436      	lsls	r6, r6, #16
   138dc:	425b      	negs	r3, r3
   138de:	4334      	orrs	r4, r6
   138e0:	2b38      	cmp	r3, #56	; 0x38
   138e2:	dd00      	ble.n	138e6 <__aeabi_dsub+0x4da>
   138e4:	e07f      	b.n	139e6 <__aeabi_dsub+0x5da>
   138e6:	2b1f      	cmp	r3, #31
   138e8:	dd00      	ble.n	138ec <__aeabi_dsub+0x4e0>
   138ea:	e08b      	b.n	13a04 <__aeabi_dsub+0x5f8>
   138ec:	2620      	movs	r6, #32
   138ee:	0027      	movs	r7, r4
   138f0:	4650      	mov	r0, sl
   138f2:	1af6      	subs	r6, r6, r3
   138f4:	40b7      	lsls	r7, r6
   138f6:	40d8      	lsrs	r0, r3
   138f8:	4307      	orrs	r7, r0
   138fa:	4650      	mov	r0, sl
   138fc:	40b0      	lsls	r0, r6
   138fe:	1e46      	subs	r6, r0, #1
   13900:	41b0      	sbcs	r0, r6
   13902:	4307      	orrs	r7, r0
   13904:	40dc      	lsrs	r4, r3
   13906:	18bf      	adds	r7, r7, r2
   13908:	e7d6      	b.n	138b8 <__aeabi_dsub+0x4ac>
   1390a:	000d      	movs	r5, r1
   1390c:	4315      	orrs	r5, r2
   1390e:	d100      	bne.n	13912 <__aeabi_dsub+0x506>
   13910:	e602      	b.n	13518 <__aeabi_dsub+0x10c>
   13912:	4650      	mov	r0, sl
   13914:	1a80      	subs	r0, r0, r2
   13916:	4582      	cmp	sl, r0
   13918:	41bf      	sbcs	r7, r7
   1391a:	1a65      	subs	r5, r4, r1
   1391c:	427f      	negs	r7, r7
   1391e:	1bed      	subs	r5, r5, r7
   13920:	4684      	mov	ip, r0
   13922:	0228      	lsls	r0, r5, #8
   13924:	d400      	bmi.n	13928 <__aeabi_dsub+0x51c>
   13926:	e68d      	b.n	13644 <__aeabi_dsub+0x238>
   13928:	4650      	mov	r0, sl
   1392a:	1a17      	subs	r7, r2, r0
   1392c:	42ba      	cmp	r2, r7
   1392e:	4192      	sbcs	r2, r2
   13930:	1b0c      	subs	r4, r1, r4
   13932:	4252      	negs	r2, r2
   13934:	1aa4      	subs	r4, r4, r2
   13936:	4698      	mov	r8, r3
   13938:	e5ee      	b.n	13518 <__aeabi_dsub+0x10c>
   1393a:	000d      	movs	r5, r1
   1393c:	4315      	orrs	r5, r2
   1393e:	d100      	bne.n	13942 <__aeabi_dsub+0x536>
   13940:	e76b      	b.n	1381a <__aeabi_dsub+0x40e>
   13942:	4650      	mov	r0, sl
   13944:	0767      	lsls	r7, r4, #29
   13946:	08c0      	lsrs	r0, r0, #3
   13948:	4307      	orrs	r7, r0
   1394a:	2080      	movs	r0, #128	; 0x80
   1394c:	08e4      	lsrs	r4, r4, #3
   1394e:	0300      	lsls	r0, r0, #12
   13950:	4204      	tst	r4, r0
   13952:	d007      	beq.n	13964 <__aeabi_dsub+0x558>
   13954:	08cd      	lsrs	r5, r1, #3
   13956:	4205      	tst	r5, r0
   13958:	d104      	bne.n	13964 <__aeabi_dsub+0x558>
   1395a:	002c      	movs	r4, r5
   1395c:	4698      	mov	r8, r3
   1395e:	08d7      	lsrs	r7, r2, #3
   13960:	0749      	lsls	r1, r1, #29
   13962:	430f      	orrs	r7, r1
   13964:	0f7b      	lsrs	r3, r7, #29
   13966:	00e4      	lsls	r4, r4, #3
   13968:	431c      	orrs	r4, r3
   1396a:	00ff      	lsls	r7, r7, #3
   1396c:	4e30      	ldr	r6, [pc, #192]	; (13a30 <__aeabi_dsub+0x624>)
   1396e:	e5d3      	b.n	13518 <__aeabi_dsub+0x10c>
   13970:	4e2f      	ldr	r6, [pc, #188]	; (13a30 <__aeabi_dsub+0x624>)
   13972:	45b4      	cmp	ip, r6
   13974:	d1b4      	bne.n	138e0 <__aeabi_dsub+0x4d4>
   13976:	000c      	movs	r4, r1
   13978:	0017      	movs	r7, r2
   1397a:	4666      	mov	r6, ip
   1397c:	e5cc      	b.n	13518 <__aeabi_dsub+0x10c>
   1397e:	2700      	movs	r7, #0
   13980:	2400      	movs	r4, #0
   13982:	e5e8      	b.n	13556 <__aeabi_dsub+0x14a>
   13984:	2b00      	cmp	r3, #0
   13986:	d039      	beq.n	139fc <__aeabi_dsub+0x5f0>
   13988:	000b      	movs	r3, r1
   1398a:	4313      	orrs	r3, r2
   1398c:	d100      	bne.n	13990 <__aeabi_dsub+0x584>
   1398e:	e744      	b.n	1381a <__aeabi_dsub+0x40e>
   13990:	08c0      	lsrs	r0, r0, #3
   13992:	0767      	lsls	r7, r4, #29
   13994:	4307      	orrs	r7, r0
   13996:	2080      	movs	r0, #128	; 0x80
   13998:	08e4      	lsrs	r4, r4, #3
   1399a:	0300      	lsls	r0, r0, #12
   1399c:	4204      	tst	r4, r0
   1399e:	d0e1      	beq.n	13964 <__aeabi_dsub+0x558>
   139a0:	08cb      	lsrs	r3, r1, #3
   139a2:	4203      	tst	r3, r0
   139a4:	d1de      	bne.n	13964 <__aeabi_dsub+0x558>
   139a6:	08d7      	lsrs	r7, r2, #3
   139a8:	0749      	lsls	r1, r1, #29
   139aa:	430f      	orrs	r7, r1
   139ac:	001c      	movs	r4, r3
   139ae:	e7d9      	b.n	13964 <__aeabi_dsub+0x558>
   139b0:	2100      	movs	r1, #0
   139b2:	e771      	b.n	13898 <__aeabi_dsub+0x48c>
   139b4:	2500      	movs	r5, #0
   139b6:	2700      	movs	r7, #0
   139b8:	e5e9      	b.n	1358e <__aeabi_dsub+0x182>
   139ba:	002e      	movs	r6, r5
   139bc:	0027      	movs	r7, r4
   139be:	3e20      	subs	r6, #32
   139c0:	40f7      	lsrs	r7, r6
   139c2:	2d20      	cmp	r5, #32
   139c4:	d02f      	beq.n	13a26 <__aeabi_dsub+0x61a>
   139c6:	2640      	movs	r6, #64	; 0x40
   139c8:	1b75      	subs	r5, r6, r5
   139ca:	40ac      	lsls	r4, r5
   139cc:	4650      	mov	r0, sl
   139ce:	4320      	orrs	r0, r4
   139d0:	1e44      	subs	r4, r0, #1
   139d2:	41a0      	sbcs	r0, r4
   139d4:	2400      	movs	r4, #0
   139d6:	4338      	orrs	r0, r7
   139d8:	e6dc      	b.n	13794 <__aeabi_dsub+0x388>
   139da:	2480      	movs	r4, #128	; 0x80
   139dc:	2500      	movs	r5, #0
   139de:	0324      	lsls	r4, r4, #12
   139e0:	4e13      	ldr	r6, [pc, #76]	; (13a30 <__aeabi_dsub+0x624>)
   139e2:	2700      	movs	r7, #0
   139e4:	e5d3      	b.n	1358e <__aeabi_dsub+0x182>
   139e6:	4650      	mov	r0, sl
   139e8:	4320      	orrs	r0, r4
   139ea:	0007      	movs	r7, r0
   139ec:	1e78      	subs	r0, r7, #1
   139ee:	4187      	sbcs	r7, r0
   139f0:	2400      	movs	r4, #0
   139f2:	18bf      	adds	r7, r7, r2
   139f4:	e760      	b.n	138b8 <__aeabi_dsub+0x4ac>
   139f6:	000c      	movs	r4, r1
   139f8:	0017      	movs	r7, r2
   139fa:	e58d      	b.n	13518 <__aeabi_dsub+0x10c>
   139fc:	000c      	movs	r4, r1
   139fe:	0017      	movs	r7, r2
   13a00:	4e0b      	ldr	r6, [pc, #44]	; (13a30 <__aeabi_dsub+0x624>)
   13a02:	e589      	b.n	13518 <__aeabi_dsub+0x10c>
   13a04:	001e      	movs	r6, r3
   13a06:	0027      	movs	r7, r4
   13a08:	3e20      	subs	r6, #32
   13a0a:	40f7      	lsrs	r7, r6
   13a0c:	2b20      	cmp	r3, #32
   13a0e:	d00c      	beq.n	13a2a <__aeabi_dsub+0x61e>
   13a10:	2640      	movs	r6, #64	; 0x40
   13a12:	1af3      	subs	r3, r6, r3
   13a14:	409c      	lsls	r4, r3
   13a16:	4650      	mov	r0, sl
   13a18:	4320      	orrs	r0, r4
   13a1a:	1e44      	subs	r4, r0, #1
   13a1c:	41a0      	sbcs	r0, r4
   13a1e:	4307      	orrs	r7, r0
   13a20:	2400      	movs	r4, #0
   13a22:	18bf      	adds	r7, r7, r2
   13a24:	e748      	b.n	138b8 <__aeabi_dsub+0x4ac>
   13a26:	2400      	movs	r4, #0
   13a28:	e7d0      	b.n	139cc <__aeabi_dsub+0x5c0>
   13a2a:	2400      	movs	r4, #0
   13a2c:	e7f3      	b.n	13a16 <__aeabi_dsub+0x60a>
   13a2e:	46c0      	nop			; (mov r8, r8)
   13a30:	000007ff 	.word	0x000007ff
   13a34:	ff7fffff 	.word	0xff7fffff

00013a38 <__aeabi_d2iz>:
   13a38:	b530      	push	{r4, r5, lr}
   13a3a:	4d13      	ldr	r5, [pc, #76]	; (13a88 <__aeabi_d2iz+0x50>)
   13a3c:	030a      	lsls	r2, r1, #12
   13a3e:	004b      	lsls	r3, r1, #1
   13a40:	0b12      	lsrs	r2, r2, #12
   13a42:	0d5b      	lsrs	r3, r3, #21
   13a44:	0fc9      	lsrs	r1, r1, #31
   13a46:	2400      	movs	r4, #0
   13a48:	42ab      	cmp	r3, r5
   13a4a:	dd10      	ble.n	13a6e <__aeabi_d2iz+0x36>
   13a4c:	4c0f      	ldr	r4, [pc, #60]	; (13a8c <__aeabi_d2iz+0x54>)
   13a4e:	42a3      	cmp	r3, r4
   13a50:	dc0f      	bgt.n	13a72 <__aeabi_d2iz+0x3a>
   13a52:	2480      	movs	r4, #128	; 0x80
   13a54:	4d0e      	ldr	r5, [pc, #56]	; (13a90 <__aeabi_d2iz+0x58>)
   13a56:	0364      	lsls	r4, r4, #13
   13a58:	4322      	orrs	r2, r4
   13a5a:	1aed      	subs	r5, r5, r3
   13a5c:	2d1f      	cmp	r5, #31
   13a5e:	dd0b      	ble.n	13a78 <__aeabi_d2iz+0x40>
   13a60:	480c      	ldr	r0, [pc, #48]	; (13a94 <__aeabi_d2iz+0x5c>)
   13a62:	1ac3      	subs	r3, r0, r3
   13a64:	40da      	lsrs	r2, r3
   13a66:	4254      	negs	r4, r2
   13a68:	2900      	cmp	r1, #0
   13a6a:	d100      	bne.n	13a6e <__aeabi_d2iz+0x36>
   13a6c:	0014      	movs	r4, r2
   13a6e:	0020      	movs	r0, r4
   13a70:	bd30      	pop	{r4, r5, pc}
   13a72:	4b09      	ldr	r3, [pc, #36]	; (13a98 <__aeabi_d2iz+0x60>)
   13a74:	18cc      	adds	r4, r1, r3
   13a76:	e7fa      	b.n	13a6e <__aeabi_d2iz+0x36>
   13a78:	4c08      	ldr	r4, [pc, #32]	; (13a9c <__aeabi_d2iz+0x64>)
   13a7a:	40e8      	lsrs	r0, r5
   13a7c:	46a4      	mov	ip, r4
   13a7e:	4463      	add	r3, ip
   13a80:	409a      	lsls	r2, r3
   13a82:	4302      	orrs	r2, r0
   13a84:	e7ef      	b.n	13a66 <__aeabi_d2iz+0x2e>
   13a86:	46c0      	nop			; (mov r8, r8)
   13a88:	000003fe 	.word	0x000003fe
   13a8c:	0000041d 	.word	0x0000041d
   13a90:	00000433 	.word	0x00000433
   13a94:	00000413 	.word	0x00000413
   13a98:	7fffffff 	.word	0x7fffffff
   13a9c:	fffffbed 	.word	0xfffffbed

00013aa0 <__aeabi_ui2d>:
   13aa0:	b510      	push	{r4, lr}
   13aa2:	1e04      	subs	r4, r0, #0
   13aa4:	d028      	beq.n	13af8 <__aeabi_ui2d+0x58>
   13aa6:	f000 f833 	bl	13b10 <__clzsi2>
   13aaa:	4b15      	ldr	r3, [pc, #84]	; (13b00 <__aeabi_ui2d+0x60>)
   13aac:	4a15      	ldr	r2, [pc, #84]	; (13b04 <__aeabi_ui2d+0x64>)
   13aae:	1a1b      	subs	r3, r3, r0
   13ab0:	1ad2      	subs	r2, r2, r3
   13ab2:	2a1f      	cmp	r2, #31
   13ab4:	dd15      	ble.n	13ae2 <__aeabi_ui2d+0x42>
   13ab6:	4a14      	ldr	r2, [pc, #80]	; (13b08 <__aeabi_ui2d+0x68>)
   13ab8:	1ad2      	subs	r2, r2, r3
   13aba:	4094      	lsls	r4, r2
   13abc:	2200      	movs	r2, #0
   13abe:	0324      	lsls	r4, r4, #12
   13ac0:	055b      	lsls	r3, r3, #21
   13ac2:	0b24      	lsrs	r4, r4, #12
   13ac4:	0d5b      	lsrs	r3, r3, #21
   13ac6:	2100      	movs	r1, #0
   13ac8:	0010      	movs	r0, r2
   13aca:	0324      	lsls	r4, r4, #12
   13acc:	0d0a      	lsrs	r2, r1, #20
   13ace:	0b24      	lsrs	r4, r4, #12
   13ad0:	0512      	lsls	r2, r2, #20
   13ad2:	4322      	orrs	r2, r4
   13ad4:	4c0d      	ldr	r4, [pc, #52]	; (13b0c <__aeabi_ui2d+0x6c>)
   13ad6:	051b      	lsls	r3, r3, #20
   13ad8:	4022      	ands	r2, r4
   13ada:	4313      	orrs	r3, r2
   13adc:	005b      	lsls	r3, r3, #1
   13ade:	0859      	lsrs	r1, r3, #1
   13ae0:	bd10      	pop	{r4, pc}
   13ae2:	0021      	movs	r1, r4
   13ae4:	4091      	lsls	r1, r2
   13ae6:	000a      	movs	r2, r1
   13ae8:	210b      	movs	r1, #11
   13aea:	1a08      	subs	r0, r1, r0
   13aec:	40c4      	lsrs	r4, r0
   13aee:	055b      	lsls	r3, r3, #21
   13af0:	0324      	lsls	r4, r4, #12
   13af2:	0b24      	lsrs	r4, r4, #12
   13af4:	0d5b      	lsrs	r3, r3, #21
   13af6:	e7e6      	b.n	13ac6 <__aeabi_ui2d+0x26>
   13af8:	2300      	movs	r3, #0
   13afa:	2400      	movs	r4, #0
   13afc:	2200      	movs	r2, #0
   13afe:	e7e2      	b.n	13ac6 <__aeabi_ui2d+0x26>
   13b00:	0000041e 	.word	0x0000041e
   13b04:	00000433 	.word	0x00000433
   13b08:	00000413 	.word	0x00000413
   13b0c:	800fffff 	.word	0x800fffff

00013b10 <__clzsi2>:
   13b10:	211c      	movs	r1, #28
   13b12:	2301      	movs	r3, #1
   13b14:	041b      	lsls	r3, r3, #16
   13b16:	4298      	cmp	r0, r3
   13b18:	d301      	bcc.n	13b1e <__clzsi2+0xe>
   13b1a:	0c00      	lsrs	r0, r0, #16
   13b1c:	3910      	subs	r1, #16
   13b1e:	0a1b      	lsrs	r3, r3, #8
   13b20:	4298      	cmp	r0, r3
   13b22:	d301      	bcc.n	13b28 <__clzsi2+0x18>
   13b24:	0a00      	lsrs	r0, r0, #8
   13b26:	3908      	subs	r1, #8
   13b28:	091b      	lsrs	r3, r3, #4
   13b2a:	4298      	cmp	r0, r3
   13b2c:	d301      	bcc.n	13b32 <__clzsi2+0x22>
   13b2e:	0900      	lsrs	r0, r0, #4
   13b30:	3904      	subs	r1, #4
   13b32:	a202      	add	r2, pc, #8	; (adr r2, 13b3c <__clzsi2+0x2c>)
   13b34:	5c10      	ldrb	r0, [r2, r0]
   13b36:	1840      	adds	r0, r0, r1
   13b38:	4770      	bx	lr
   13b3a:	46c0      	nop			; (mov r8, r8)
   13b3c:	02020304 	.word	0x02020304
   13b40:	01010101 	.word	0x01010101
	...

00013b4c <atoi>:
   13b4c:	b510      	push	{r4, lr}
   13b4e:	220a      	movs	r2, #10
   13b50:	2100      	movs	r1, #0
   13b52:	f000 fb6d 	bl	14230 <strtol>
   13b56:	bd10      	pop	{r4, pc}

00013b58 <__libc_init_array>:
   13b58:	b570      	push	{r4, r5, r6, lr}
   13b5a:	2600      	movs	r6, #0
   13b5c:	4d0c      	ldr	r5, [pc, #48]	; (13b90 <__libc_init_array+0x38>)
   13b5e:	4c0d      	ldr	r4, [pc, #52]	; (13b94 <__libc_init_array+0x3c>)
   13b60:	1b64      	subs	r4, r4, r5
   13b62:	10a4      	asrs	r4, r4, #2
   13b64:	42a6      	cmp	r6, r4
   13b66:	d109      	bne.n	13b7c <__libc_init_array+0x24>
   13b68:	2600      	movs	r6, #0
   13b6a:	f003 f9cb 	bl	16f04 <_init>
   13b6e:	4d0a      	ldr	r5, [pc, #40]	; (13b98 <__libc_init_array+0x40>)
   13b70:	4c0a      	ldr	r4, [pc, #40]	; (13b9c <__libc_init_array+0x44>)
   13b72:	1b64      	subs	r4, r4, r5
   13b74:	10a4      	asrs	r4, r4, #2
   13b76:	42a6      	cmp	r6, r4
   13b78:	d105      	bne.n	13b86 <__libc_init_array+0x2e>
   13b7a:	bd70      	pop	{r4, r5, r6, pc}
   13b7c:	00b3      	lsls	r3, r6, #2
   13b7e:	58eb      	ldr	r3, [r5, r3]
   13b80:	4798      	blx	r3
   13b82:	3601      	adds	r6, #1
   13b84:	e7ee      	b.n	13b64 <__libc_init_array+0xc>
   13b86:	00b3      	lsls	r3, r6, #2
   13b88:	58eb      	ldr	r3, [r5, r3]
   13b8a:	4798      	blx	r3
   13b8c:	3601      	adds	r6, #1
   13b8e:	e7f2      	b.n	13b76 <__libc_init_array+0x1e>
   13b90:	00016f10 	.word	0x00016f10
   13b94:	00016f10 	.word	0x00016f10
   13b98:	00016f10 	.word	0x00016f10
   13b9c:	00016f14 	.word	0x00016f14

00013ba0 <malloc>:
   13ba0:	b510      	push	{r4, lr}
   13ba2:	4b03      	ldr	r3, [pc, #12]	; (13bb0 <malloc+0x10>)
   13ba4:	0001      	movs	r1, r0
   13ba6:	6818      	ldr	r0, [r3, #0]
   13ba8:	f000 f87c 	bl	13ca4 <_malloc_r>
   13bac:	bd10      	pop	{r4, pc}
   13bae:	46c0      	nop			; (mov r8, r8)
   13bb0:	20000024 	.word	0x20000024

00013bb4 <free>:
   13bb4:	b510      	push	{r4, lr}
   13bb6:	4b03      	ldr	r3, [pc, #12]	; (13bc4 <free+0x10>)
   13bb8:	0001      	movs	r1, r0
   13bba:	6818      	ldr	r0, [r3, #0]
   13bbc:	f000 f828 	bl	13c10 <_free_r>
   13bc0:	bd10      	pop	{r4, pc}
   13bc2:	46c0      	nop			; (mov r8, r8)
   13bc4:	20000024 	.word	0x20000024

00013bc8 <memcpy>:
   13bc8:	2300      	movs	r3, #0
   13bca:	b510      	push	{r4, lr}
   13bcc:	429a      	cmp	r2, r3
   13bce:	d100      	bne.n	13bd2 <memcpy+0xa>
   13bd0:	bd10      	pop	{r4, pc}
   13bd2:	5ccc      	ldrb	r4, [r1, r3]
   13bd4:	54c4      	strb	r4, [r0, r3]
   13bd6:	3301      	adds	r3, #1
   13bd8:	e7f8      	b.n	13bcc <memcpy+0x4>

00013bda <memmove>:
   13bda:	b510      	push	{r4, lr}
   13bdc:	4288      	cmp	r0, r1
   13bde:	d902      	bls.n	13be6 <memmove+0xc>
   13be0:	188b      	adds	r3, r1, r2
   13be2:	4298      	cmp	r0, r3
   13be4:	d308      	bcc.n	13bf8 <memmove+0x1e>
   13be6:	2300      	movs	r3, #0
   13be8:	429a      	cmp	r2, r3
   13bea:	d007      	beq.n	13bfc <memmove+0x22>
   13bec:	5ccc      	ldrb	r4, [r1, r3]
   13bee:	54c4      	strb	r4, [r0, r3]
   13bf0:	3301      	adds	r3, #1
   13bf2:	e7f9      	b.n	13be8 <memmove+0xe>
   13bf4:	5c8b      	ldrb	r3, [r1, r2]
   13bf6:	5483      	strb	r3, [r0, r2]
   13bf8:	3a01      	subs	r2, #1
   13bfa:	d2fb      	bcs.n	13bf4 <memmove+0x1a>
   13bfc:	bd10      	pop	{r4, pc}

00013bfe <memset>:
   13bfe:	0003      	movs	r3, r0
   13c00:	1882      	adds	r2, r0, r2
   13c02:	4293      	cmp	r3, r2
   13c04:	d100      	bne.n	13c08 <memset+0xa>
   13c06:	4770      	bx	lr
   13c08:	7019      	strb	r1, [r3, #0]
   13c0a:	3301      	adds	r3, #1
   13c0c:	e7f9      	b.n	13c02 <memset+0x4>
	...

00013c10 <_free_r>:
   13c10:	b570      	push	{r4, r5, r6, lr}
   13c12:	0005      	movs	r5, r0
   13c14:	2900      	cmp	r1, #0
   13c16:	d010      	beq.n	13c3a <_free_r+0x2a>
   13c18:	1f0c      	subs	r4, r1, #4
   13c1a:	6823      	ldr	r3, [r4, #0]
   13c1c:	2b00      	cmp	r3, #0
   13c1e:	da00      	bge.n	13c22 <_free_r+0x12>
   13c20:	18e4      	adds	r4, r4, r3
   13c22:	0028      	movs	r0, r5
   13c24:	f000 fdec 	bl	14800 <__malloc_lock>
   13c28:	4a1d      	ldr	r2, [pc, #116]	; (13ca0 <_free_r+0x90>)
   13c2a:	6813      	ldr	r3, [r2, #0]
   13c2c:	2b00      	cmp	r3, #0
   13c2e:	d105      	bne.n	13c3c <_free_r+0x2c>
   13c30:	6063      	str	r3, [r4, #4]
   13c32:	6014      	str	r4, [r2, #0]
   13c34:	0028      	movs	r0, r5
   13c36:	f000 fde4 	bl	14802 <__malloc_unlock>
   13c3a:	bd70      	pop	{r4, r5, r6, pc}
   13c3c:	42a3      	cmp	r3, r4
   13c3e:	d909      	bls.n	13c54 <_free_r+0x44>
   13c40:	6821      	ldr	r1, [r4, #0]
   13c42:	1860      	adds	r0, r4, r1
   13c44:	4283      	cmp	r3, r0
   13c46:	d1f3      	bne.n	13c30 <_free_r+0x20>
   13c48:	6818      	ldr	r0, [r3, #0]
   13c4a:	685b      	ldr	r3, [r3, #4]
   13c4c:	1841      	adds	r1, r0, r1
   13c4e:	6021      	str	r1, [r4, #0]
   13c50:	e7ee      	b.n	13c30 <_free_r+0x20>
   13c52:	0013      	movs	r3, r2
   13c54:	685a      	ldr	r2, [r3, #4]
   13c56:	2a00      	cmp	r2, #0
   13c58:	d001      	beq.n	13c5e <_free_r+0x4e>
   13c5a:	42a2      	cmp	r2, r4
   13c5c:	d9f9      	bls.n	13c52 <_free_r+0x42>
   13c5e:	6819      	ldr	r1, [r3, #0]
   13c60:	1858      	adds	r0, r3, r1
   13c62:	42a0      	cmp	r0, r4
   13c64:	d10b      	bne.n	13c7e <_free_r+0x6e>
   13c66:	6820      	ldr	r0, [r4, #0]
   13c68:	1809      	adds	r1, r1, r0
   13c6a:	1858      	adds	r0, r3, r1
   13c6c:	6019      	str	r1, [r3, #0]
   13c6e:	4282      	cmp	r2, r0
   13c70:	d1e0      	bne.n	13c34 <_free_r+0x24>
   13c72:	6810      	ldr	r0, [r2, #0]
   13c74:	6852      	ldr	r2, [r2, #4]
   13c76:	1841      	adds	r1, r0, r1
   13c78:	6019      	str	r1, [r3, #0]
   13c7a:	605a      	str	r2, [r3, #4]
   13c7c:	e7da      	b.n	13c34 <_free_r+0x24>
   13c7e:	42a0      	cmp	r0, r4
   13c80:	d902      	bls.n	13c88 <_free_r+0x78>
   13c82:	230c      	movs	r3, #12
   13c84:	602b      	str	r3, [r5, #0]
   13c86:	e7d5      	b.n	13c34 <_free_r+0x24>
   13c88:	6821      	ldr	r1, [r4, #0]
   13c8a:	1860      	adds	r0, r4, r1
   13c8c:	4282      	cmp	r2, r0
   13c8e:	d103      	bne.n	13c98 <_free_r+0x88>
   13c90:	6810      	ldr	r0, [r2, #0]
   13c92:	6852      	ldr	r2, [r2, #4]
   13c94:	1841      	adds	r1, r0, r1
   13c96:	6021      	str	r1, [r4, #0]
   13c98:	6062      	str	r2, [r4, #4]
   13c9a:	605c      	str	r4, [r3, #4]
   13c9c:	e7ca      	b.n	13c34 <_free_r+0x24>
   13c9e:	46c0      	nop			; (mov r8, r8)
   13ca0:	20000458 	.word	0x20000458

00013ca4 <_malloc_r>:
   13ca4:	2303      	movs	r3, #3
   13ca6:	b570      	push	{r4, r5, r6, lr}
   13ca8:	1ccd      	adds	r5, r1, #3
   13caa:	439d      	bics	r5, r3
   13cac:	3508      	adds	r5, #8
   13cae:	0006      	movs	r6, r0
   13cb0:	2d0c      	cmp	r5, #12
   13cb2:	d21e      	bcs.n	13cf2 <_malloc_r+0x4e>
   13cb4:	250c      	movs	r5, #12
   13cb6:	42a9      	cmp	r1, r5
   13cb8:	d81d      	bhi.n	13cf6 <_malloc_r+0x52>
   13cba:	0030      	movs	r0, r6
   13cbc:	f000 fda0 	bl	14800 <__malloc_lock>
   13cc0:	4a25      	ldr	r2, [pc, #148]	; (13d58 <_malloc_r+0xb4>)
   13cc2:	6814      	ldr	r4, [r2, #0]
   13cc4:	0021      	movs	r1, r4
   13cc6:	2900      	cmp	r1, #0
   13cc8:	d119      	bne.n	13cfe <_malloc_r+0x5a>
   13cca:	4c24      	ldr	r4, [pc, #144]	; (13d5c <_malloc_r+0xb8>)
   13ccc:	6823      	ldr	r3, [r4, #0]
   13cce:	2b00      	cmp	r3, #0
   13cd0:	d103      	bne.n	13cda <_malloc_r+0x36>
   13cd2:	0030      	movs	r0, r6
   13cd4:	f000 f8dc 	bl	13e90 <_sbrk_r>
   13cd8:	6020      	str	r0, [r4, #0]
   13cda:	0029      	movs	r1, r5
   13cdc:	0030      	movs	r0, r6
   13cde:	f000 f8d7 	bl	13e90 <_sbrk_r>
   13ce2:	1c43      	adds	r3, r0, #1
   13ce4:	d12c      	bne.n	13d40 <_malloc_r+0x9c>
   13ce6:	230c      	movs	r3, #12
   13ce8:	0030      	movs	r0, r6
   13cea:	6033      	str	r3, [r6, #0]
   13cec:	f000 fd89 	bl	14802 <__malloc_unlock>
   13cf0:	e003      	b.n	13cfa <_malloc_r+0x56>
   13cf2:	2d00      	cmp	r5, #0
   13cf4:	dadf      	bge.n	13cb6 <_malloc_r+0x12>
   13cf6:	230c      	movs	r3, #12
   13cf8:	6033      	str	r3, [r6, #0]
   13cfa:	2000      	movs	r0, #0
   13cfc:	bd70      	pop	{r4, r5, r6, pc}
   13cfe:	680b      	ldr	r3, [r1, #0]
   13d00:	1b5b      	subs	r3, r3, r5
   13d02:	d41a      	bmi.n	13d3a <_malloc_r+0x96>
   13d04:	2b0b      	cmp	r3, #11
   13d06:	d903      	bls.n	13d10 <_malloc_r+0x6c>
   13d08:	600b      	str	r3, [r1, #0]
   13d0a:	18cc      	adds	r4, r1, r3
   13d0c:	6025      	str	r5, [r4, #0]
   13d0e:	e003      	b.n	13d18 <_malloc_r+0x74>
   13d10:	428c      	cmp	r4, r1
   13d12:	d10e      	bne.n	13d32 <_malloc_r+0x8e>
   13d14:	6863      	ldr	r3, [r4, #4]
   13d16:	6013      	str	r3, [r2, #0]
   13d18:	0030      	movs	r0, r6
   13d1a:	f000 fd72 	bl	14802 <__malloc_unlock>
   13d1e:	0020      	movs	r0, r4
   13d20:	2207      	movs	r2, #7
   13d22:	300b      	adds	r0, #11
   13d24:	1d23      	adds	r3, r4, #4
   13d26:	4390      	bics	r0, r2
   13d28:	1ac3      	subs	r3, r0, r3
   13d2a:	d0e7      	beq.n	13cfc <_malloc_r+0x58>
   13d2c:	425a      	negs	r2, r3
   13d2e:	50e2      	str	r2, [r4, r3]
   13d30:	e7e4      	b.n	13cfc <_malloc_r+0x58>
   13d32:	684b      	ldr	r3, [r1, #4]
   13d34:	6063      	str	r3, [r4, #4]
   13d36:	000c      	movs	r4, r1
   13d38:	e7ee      	b.n	13d18 <_malloc_r+0x74>
   13d3a:	000c      	movs	r4, r1
   13d3c:	6849      	ldr	r1, [r1, #4]
   13d3e:	e7c2      	b.n	13cc6 <_malloc_r+0x22>
   13d40:	2303      	movs	r3, #3
   13d42:	1cc4      	adds	r4, r0, #3
   13d44:	439c      	bics	r4, r3
   13d46:	42a0      	cmp	r0, r4
   13d48:	d0e0      	beq.n	13d0c <_malloc_r+0x68>
   13d4a:	1a21      	subs	r1, r4, r0
   13d4c:	0030      	movs	r0, r6
   13d4e:	f000 f89f 	bl	13e90 <_sbrk_r>
   13d52:	1c43      	adds	r3, r0, #1
   13d54:	d1da      	bne.n	13d0c <_malloc_r+0x68>
   13d56:	e7c6      	b.n	13ce6 <_malloc_r+0x42>
   13d58:	20000458 	.word	0x20000458
   13d5c:	2000045c 	.word	0x2000045c

00013d60 <iprintf>:
   13d60:	b40f      	push	{r0, r1, r2, r3}
   13d62:	4b0b      	ldr	r3, [pc, #44]	; (13d90 <iprintf+0x30>)
   13d64:	b513      	push	{r0, r1, r4, lr}
   13d66:	681c      	ldr	r4, [r3, #0]
   13d68:	2c00      	cmp	r4, #0
   13d6a:	d005      	beq.n	13d78 <iprintf+0x18>
   13d6c:	69a3      	ldr	r3, [r4, #24]
   13d6e:	2b00      	cmp	r3, #0
   13d70:	d102      	bne.n	13d78 <iprintf+0x18>
   13d72:	0020      	movs	r0, r4
   13d74:	f000 fc34 	bl	145e0 <__sinit>
   13d78:	ab05      	add	r3, sp, #20
   13d7a:	9a04      	ldr	r2, [sp, #16]
   13d7c:	68a1      	ldr	r1, [r4, #8]
   13d7e:	0020      	movs	r0, r4
   13d80:	9301      	str	r3, [sp, #4]
   13d82:	f000 fecd 	bl	14b20 <_vfiprintf_r>
   13d86:	bc16      	pop	{r1, r2, r4}
   13d88:	bc08      	pop	{r3}
   13d8a:	b004      	add	sp, #16
   13d8c:	4718      	bx	r3
   13d8e:	46c0      	nop			; (mov r8, r8)
   13d90:	20000024 	.word	0x20000024

00013d94 <putchar>:
   13d94:	4b08      	ldr	r3, [pc, #32]	; (13db8 <putchar+0x24>)
   13d96:	b570      	push	{r4, r5, r6, lr}
   13d98:	681c      	ldr	r4, [r3, #0]
   13d9a:	0005      	movs	r5, r0
   13d9c:	2c00      	cmp	r4, #0
   13d9e:	d005      	beq.n	13dac <putchar+0x18>
   13da0:	69a3      	ldr	r3, [r4, #24]
   13da2:	2b00      	cmp	r3, #0
   13da4:	d102      	bne.n	13dac <putchar+0x18>
   13da6:	0020      	movs	r0, r4
   13da8:	f000 fc1a 	bl	145e0 <__sinit>
   13dac:	0029      	movs	r1, r5
   13dae:	68a2      	ldr	r2, [r4, #8]
   13db0:	0020      	movs	r0, r4
   13db2:	f001 f959 	bl	15068 <_putc_r>
   13db6:	bd70      	pop	{r4, r5, r6, pc}
   13db8:	20000024 	.word	0x20000024

00013dbc <_puts_r>:
   13dbc:	b570      	push	{r4, r5, r6, lr}
   13dbe:	0005      	movs	r5, r0
   13dc0:	000e      	movs	r6, r1
   13dc2:	2800      	cmp	r0, #0
   13dc4:	d004      	beq.n	13dd0 <_puts_r+0x14>
   13dc6:	6983      	ldr	r3, [r0, #24]
   13dc8:	2b00      	cmp	r3, #0
   13dca:	d101      	bne.n	13dd0 <_puts_r+0x14>
   13dcc:	f000 fc08 	bl	145e0 <__sinit>
   13dd0:	69ab      	ldr	r3, [r5, #24]
   13dd2:	68ac      	ldr	r4, [r5, #8]
   13dd4:	2b00      	cmp	r3, #0
   13dd6:	d102      	bne.n	13dde <_puts_r+0x22>
   13dd8:	0028      	movs	r0, r5
   13dda:	f000 fc01 	bl	145e0 <__sinit>
   13dde:	4b24      	ldr	r3, [pc, #144]	; (13e70 <_puts_r+0xb4>)
   13de0:	429c      	cmp	r4, r3
   13de2:	d10f      	bne.n	13e04 <_puts_r+0x48>
   13de4:	686c      	ldr	r4, [r5, #4]
   13de6:	89a3      	ldrh	r3, [r4, #12]
   13de8:	071b      	lsls	r3, r3, #28
   13dea:	d502      	bpl.n	13df2 <_puts_r+0x36>
   13dec:	6923      	ldr	r3, [r4, #16]
   13dee:	2b00      	cmp	r3, #0
   13df0:	d120      	bne.n	13e34 <_puts_r+0x78>
   13df2:	0021      	movs	r1, r4
   13df4:	0028      	movs	r0, r5
   13df6:	f000 fa85 	bl	14304 <__swsetup_r>
   13dfa:	2800      	cmp	r0, #0
   13dfc:	d01a      	beq.n	13e34 <_puts_r+0x78>
   13dfe:	2001      	movs	r0, #1
   13e00:	4240      	negs	r0, r0
   13e02:	bd70      	pop	{r4, r5, r6, pc}
   13e04:	4b1b      	ldr	r3, [pc, #108]	; (13e74 <_puts_r+0xb8>)
   13e06:	429c      	cmp	r4, r3
   13e08:	d101      	bne.n	13e0e <_puts_r+0x52>
   13e0a:	68ac      	ldr	r4, [r5, #8]
   13e0c:	e7eb      	b.n	13de6 <_puts_r+0x2a>
   13e0e:	4b1a      	ldr	r3, [pc, #104]	; (13e78 <_puts_r+0xbc>)
   13e10:	429c      	cmp	r4, r3
   13e12:	d1e8      	bne.n	13de6 <_puts_r+0x2a>
   13e14:	68ec      	ldr	r4, [r5, #12]
   13e16:	e7e6      	b.n	13de6 <_puts_r+0x2a>
   13e18:	3b01      	subs	r3, #1
   13e1a:	3601      	adds	r6, #1
   13e1c:	60a3      	str	r3, [r4, #8]
   13e1e:	2b00      	cmp	r3, #0
   13e20:	da04      	bge.n	13e2c <_puts_r+0x70>
   13e22:	69a2      	ldr	r2, [r4, #24]
   13e24:	4293      	cmp	r3, r2
   13e26:	db16      	blt.n	13e56 <_puts_r+0x9a>
   13e28:	290a      	cmp	r1, #10
   13e2a:	d014      	beq.n	13e56 <_puts_r+0x9a>
   13e2c:	6823      	ldr	r3, [r4, #0]
   13e2e:	1c5a      	adds	r2, r3, #1
   13e30:	6022      	str	r2, [r4, #0]
   13e32:	7019      	strb	r1, [r3, #0]
   13e34:	7831      	ldrb	r1, [r6, #0]
   13e36:	68a3      	ldr	r3, [r4, #8]
   13e38:	2900      	cmp	r1, #0
   13e3a:	d1ed      	bne.n	13e18 <_puts_r+0x5c>
   13e3c:	3b01      	subs	r3, #1
   13e3e:	60a3      	str	r3, [r4, #8]
   13e40:	2b00      	cmp	r3, #0
   13e42:	da0f      	bge.n	13e64 <_puts_r+0xa8>
   13e44:	0022      	movs	r2, r4
   13e46:	310a      	adds	r1, #10
   13e48:	0028      	movs	r0, r5
   13e4a:	f000 fa05 	bl	14258 <__swbuf_r>
   13e4e:	1c43      	adds	r3, r0, #1
   13e50:	d0d5      	beq.n	13dfe <_puts_r+0x42>
   13e52:	200a      	movs	r0, #10
   13e54:	e7d5      	b.n	13e02 <_puts_r+0x46>
   13e56:	0022      	movs	r2, r4
   13e58:	0028      	movs	r0, r5
   13e5a:	f000 f9fd 	bl	14258 <__swbuf_r>
   13e5e:	1c43      	adds	r3, r0, #1
   13e60:	d1e8      	bne.n	13e34 <_puts_r+0x78>
   13e62:	e7cc      	b.n	13dfe <_puts_r+0x42>
   13e64:	200a      	movs	r0, #10
   13e66:	6823      	ldr	r3, [r4, #0]
   13e68:	1c5a      	adds	r2, r3, #1
   13e6a:	6022      	str	r2, [r4, #0]
   13e6c:	7018      	strb	r0, [r3, #0]
   13e6e:	e7c8      	b.n	13e02 <_puts_r+0x46>
   13e70:	00016d84 	.word	0x00016d84
   13e74:	00016da4 	.word	0x00016da4
   13e78:	00016d64 	.word	0x00016d64

00013e7c <puts>:
   13e7c:	b510      	push	{r4, lr}
   13e7e:	4b03      	ldr	r3, [pc, #12]	; (13e8c <puts+0x10>)
   13e80:	0001      	movs	r1, r0
   13e82:	6818      	ldr	r0, [r3, #0]
   13e84:	f7ff ff9a 	bl	13dbc <_puts_r>
   13e88:	bd10      	pop	{r4, pc}
   13e8a:	46c0      	nop			; (mov r8, r8)
   13e8c:	20000024 	.word	0x20000024

00013e90 <_sbrk_r>:
   13e90:	2300      	movs	r3, #0
   13e92:	b570      	push	{r4, r5, r6, lr}
   13e94:	4c06      	ldr	r4, [pc, #24]	; (13eb0 <_sbrk_r+0x20>)
   13e96:	0005      	movs	r5, r0
   13e98:	0008      	movs	r0, r1
   13e9a:	6023      	str	r3, [r4, #0]
   13e9c:	f7f9 fc6a 	bl	d774 <_sbrk>
   13ea0:	1c43      	adds	r3, r0, #1
   13ea2:	d103      	bne.n	13eac <_sbrk_r+0x1c>
   13ea4:	6823      	ldr	r3, [r4, #0]
   13ea6:	2b00      	cmp	r3, #0
   13ea8:	d000      	beq.n	13eac <_sbrk_r+0x1c>
   13eaa:	602b      	str	r3, [r5, #0]
   13eac:	bd70      	pop	{r4, r5, r6, pc}
   13eae:	46c0      	nop			; (mov r8, r8)
   13eb0:	20001064 	.word	0x20001064

00013eb4 <setbuf>:
   13eb4:	424a      	negs	r2, r1
   13eb6:	414a      	adcs	r2, r1
   13eb8:	2380      	movs	r3, #128	; 0x80
   13eba:	b510      	push	{r4, lr}
   13ebc:	0052      	lsls	r2, r2, #1
   13ebe:	00db      	lsls	r3, r3, #3
   13ec0:	f000 f802 	bl	13ec8 <setvbuf>
   13ec4:	bd10      	pop	{r4, pc}
	...

00013ec8 <setvbuf>:
   13ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
   13eca:	001d      	movs	r5, r3
   13ecc:	4b4f      	ldr	r3, [pc, #316]	; (1400c <setvbuf+0x144>)
   13ece:	b085      	sub	sp, #20
   13ed0:	681e      	ldr	r6, [r3, #0]
   13ed2:	0004      	movs	r4, r0
   13ed4:	000f      	movs	r7, r1
   13ed6:	9200      	str	r2, [sp, #0]
   13ed8:	2e00      	cmp	r6, #0
   13eda:	d005      	beq.n	13ee8 <setvbuf+0x20>
   13edc:	69b3      	ldr	r3, [r6, #24]
   13ede:	2b00      	cmp	r3, #0
   13ee0:	d102      	bne.n	13ee8 <setvbuf+0x20>
   13ee2:	0030      	movs	r0, r6
   13ee4:	f000 fb7c 	bl	145e0 <__sinit>
   13ee8:	4b49      	ldr	r3, [pc, #292]	; (14010 <setvbuf+0x148>)
   13eea:	429c      	cmp	r4, r3
   13eec:	d150      	bne.n	13f90 <setvbuf+0xc8>
   13eee:	6874      	ldr	r4, [r6, #4]
   13ef0:	9b00      	ldr	r3, [sp, #0]
   13ef2:	2b02      	cmp	r3, #2
   13ef4:	d005      	beq.n	13f02 <setvbuf+0x3a>
   13ef6:	2b01      	cmp	r3, #1
   13ef8:	d900      	bls.n	13efc <setvbuf+0x34>
   13efa:	e084      	b.n	14006 <setvbuf+0x13e>
   13efc:	2d00      	cmp	r5, #0
   13efe:	da00      	bge.n	13f02 <setvbuf+0x3a>
   13f00:	e081      	b.n	14006 <setvbuf+0x13e>
   13f02:	0021      	movs	r1, r4
   13f04:	0030      	movs	r0, r6
   13f06:	f000 fafd 	bl	14504 <_fflush_r>
   13f0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
   13f0c:	2900      	cmp	r1, #0
   13f0e:	d008      	beq.n	13f22 <setvbuf+0x5a>
   13f10:	0023      	movs	r3, r4
   13f12:	3344      	adds	r3, #68	; 0x44
   13f14:	4299      	cmp	r1, r3
   13f16:	d002      	beq.n	13f1e <setvbuf+0x56>
   13f18:	0030      	movs	r0, r6
   13f1a:	f7ff fe79 	bl	13c10 <_free_r>
   13f1e:	2300      	movs	r3, #0
   13f20:	6363      	str	r3, [r4, #52]	; 0x34
   13f22:	2300      	movs	r3, #0
   13f24:	61a3      	str	r3, [r4, #24]
   13f26:	6063      	str	r3, [r4, #4]
   13f28:	89a3      	ldrh	r3, [r4, #12]
   13f2a:	061b      	lsls	r3, r3, #24
   13f2c:	d503      	bpl.n	13f36 <setvbuf+0x6e>
   13f2e:	6921      	ldr	r1, [r4, #16]
   13f30:	0030      	movs	r0, r6
   13f32:	f7ff fe6d 	bl	13c10 <_free_r>
   13f36:	89a3      	ldrh	r3, [r4, #12]
   13f38:	4a36      	ldr	r2, [pc, #216]	; (14014 <setvbuf+0x14c>)
   13f3a:	4013      	ands	r3, r2
   13f3c:	81a3      	strh	r3, [r4, #12]
   13f3e:	9b00      	ldr	r3, [sp, #0]
   13f40:	2b02      	cmp	r3, #2
   13f42:	d05a      	beq.n	13ffa <setvbuf+0x132>
   13f44:	ab03      	add	r3, sp, #12
   13f46:	aa02      	add	r2, sp, #8
   13f48:	0021      	movs	r1, r4
   13f4a:	0030      	movs	r0, r6
   13f4c:	f000 fbe0 	bl	14710 <__swhatbuf_r>
   13f50:	89a3      	ldrh	r3, [r4, #12]
   13f52:	4318      	orrs	r0, r3
   13f54:	81a0      	strh	r0, [r4, #12]
   13f56:	2d00      	cmp	r5, #0
   13f58:	d124      	bne.n	13fa4 <setvbuf+0xdc>
   13f5a:	9d02      	ldr	r5, [sp, #8]
   13f5c:	0028      	movs	r0, r5
   13f5e:	f7ff fe1f 	bl	13ba0 <malloc>
   13f62:	9501      	str	r5, [sp, #4]
   13f64:	1e07      	subs	r7, r0, #0
   13f66:	d142      	bne.n	13fee <setvbuf+0x126>
   13f68:	9b02      	ldr	r3, [sp, #8]
   13f6a:	9301      	str	r3, [sp, #4]
   13f6c:	42ab      	cmp	r3, r5
   13f6e:	d139      	bne.n	13fe4 <setvbuf+0x11c>
   13f70:	2001      	movs	r0, #1
   13f72:	4240      	negs	r0, r0
   13f74:	2302      	movs	r3, #2
   13f76:	89a2      	ldrh	r2, [r4, #12]
   13f78:	4313      	orrs	r3, r2
   13f7a:	81a3      	strh	r3, [r4, #12]
   13f7c:	2300      	movs	r3, #0
   13f7e:	60a3      	str	r3, [r4, #8]
   13f80:	0023      	movs	r3, r4
   13f82:	3347      	adds	r3, #71	; 0x47
   13f84:	6023      	str	r3, [r4, #0]
   13f86:	6123      	str	r3, [r4, #16]
   13f88:	2301      	movs	r3, #1
   13f8a:	6163      	str	r3, [r4, #20]
   13f8c:	b005      	add	sp, #20
   13f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13f90:	4b21      	ldr	r3, [pc, #132]	; (14018 <setvbuf+0x150>)
   13f92:	429c      	cmp	r4, r3
   13f94:	d101      	bne.n	13f9a <setvbuf+0xd2>
   13f96:	68b4      	ldr	r4, [r6, #8]
   13f98:	e7aa      	b.n	13ef0 <setvbuf+0x28>
   13f9a:	4b20      	ldr	r3, [pc, #128]	; (1401c <setvbuf+0x154>)
   13f9c:	429c      	cmp	r4, r3
   13f9e:	d1a7      	bne.n	13ef0 <setvbuf+0x28>
   13fa0:	68f4      	ldr	r4, [r6, #12]
   13fa2:	e7a5      	b.n	13ef0 <setvbuf+0x28>
   13fa4:	2f00      	cmp	r7, #0
   13fa6:	d0d9      	beq.n	13f5c <setvbuf+0x94>
   13fa8:	69b3      	ldr	r3, [r6, #24]
   13faa:	2b00      	cmp	r3, #0
   13fac:	d102      	bne.n	13fb4 <setvbuf+0xec>
   13fae:	0030      	movs	r0, r6
   13fb0:	f000 fb16 	bl	145e0 <__sinit>
   13fb4:	9b00      	ldr	r3, [sp, #0]
   13fb6:	2b01      	cmp	r3, #1
   13fb8:	d103      	bne.n	13fc2 <setvbuf+0xfa>
   13fba:	89a3      	ldrh	r3, [r4, #12]
   13fbc:	9a00      	ldr	r2, [sp, #0]
   13fbe:	431a      	orrs	r2, r3
   13fc0:	81a2      	strh	r2, [r4, #12]
   13fc2:	2008      	movs	r0, #8
   13fc4:	89a3      	ldrh	r3, [r4, #12]
   13fc6:	6027      	str	r7, [r4, #0]
   13fc8:	6127      	str	r7, [r4, #16]
   13fca:	6165      	str	r5, [r4, #20]
   13fcc:	4018      	ands	r0, r3
   13fce:	d018      	beq.n	14002 <setvbuf+0x13a>
   13fd0:	2001      	movs	r0, #1
   13fd2:	4018      	ands	r0, r3
   13fd4:	2300      	movs	r3, #0
   13fd6:	4298      	cmp	r0, r3
   13fd8:	d011      	beq.n	13ffe <setvbuf+0x136>
   13fda:	426d      	negs	r5, r5
   13fdc:	60a3      	str	r3, [r4, #8]
   13fde:	61a5      	str	r5, [r4, #24]
   13fe0:	0018      	movs	r0, r3
   13fe2:	e7d3      	b.n	13f8c <setvbuf+0xc4>
   13fe4:	9801      	ldr	r0, [sp, #4]
   13fe6:	f7ff fddb 	bl	13ba0 <malloc>
   13fea:	1e07      	subs	r7, r0, #0
   13fec:	d0c0      	beq.n	13f70 <setvbuf+0xa8>
   13fee:	2380      	movs	r3, #128	; 0x80
   13ff0:	89a2      	ldrh	r2, [r4, #12]
   13ff2:	9d01      	ldr	r5, [sp, #4]
   13ff4:	4313      	orrs	r3, r2
   13ff6:	81a3      	strh	r3, [r4, #12]
   13ff8:	e7d6      	b.n	13fa8 <setvbuf+0xe0>
   13ffa:	2000      	movs	r0, #0
   13ffc:	e7ba      	b.n	13f74 <setvbuf+0xac>
   13ffe:	60a5      	str	r5, [r4, #8]
   14000:	e7c4      	b.n	13f8c <setvbuf+0xc4>
   14002:	60a0      	str	r0, [r4, #8]
   14004:	e7c2      	b.n	13f8c <setvbuf+0xc4>
   14006:	2001      	movs	r0, #1
   14008:	4240      	negs	r0, r0
   1400a:	e7bf      	b.n	13f8c <setvbuf+0xc4>
   1400c:	20000024 	.word	0x20000024
   14010:	00016d84 	.word	0x00016d84
   14014:	fffff35c 	.word	0xfffff35c
   14018:	00016da4 	.word	0x00016da4
   1401c:	00016d64 	.word	0x00016d64

00014020 <siprintf>:
   14020:	b40e      	push	{r1, r2, r3}
   14022:	b510      	push	{r4, lr}
   14024:	b09d      	sub	sp, #116	; 0x74
   14026:	a902      	add	r1, sp, #8
   14028:	9002      	str	r0, [sp, #8]
   1402a:	6108      	str	r0, [r1, #16]
   1402c:	480b      	ldr	r0, [pc, #44]	; (1405c <siprintf+0x3c>)
   1402e:	2482      	movs	r4, #130	; 0x82
   14030:	6088      	str	r0, [r1, #8]
   14032:	6148      	str	r0, [r1, #20]
   14034:	2001      	movs	r0, #1
   14036:	4240      	negs	r0, r0
   14038:	ab1f      	add	r3, sp, #124	; 0x7c
   1403a:	81c8      	strh	r0, [r1, #14]
   1403c:	4808      	ldr	r0, [pc, #32]	; (14060 <siprintf+0x40>)
   1403e:	cb04      	ldmia	r3!, {r2}
   14040:	00a4      	lsls	r4, r4, #2
   14042:	6800      	ldr	r0, [r0, #0]
   14044:	9301      	str	r3, [sp, #4]
   14046:	818c      	strh	r4, [r1, #12]
   14048:	f000 fc3e 	bl	148c8 <_svfiprintf_r>
   1404c:	2300      	movs	r3, #0
   1404e:	9a02      	ldr	r2, [sp, #8]
   14050:	7013      	strb	r3, [r2, #0]
   14052:	b01d      	add	sp, #116	; 0x74
   14054:	bc10      	pop	{r4}
   14056:	bc08      	pop	{r3}
   14058:	b003      	add	sp, #12
   1405a:	4718      	bx	r3
   1405c:	7fffffff 	.word	0x7fffffff
   14060:	20000024 	.word	0x20000024

00014064 <strcmp>:
   14064:	7802      	ldrb	r2, [r0, #0]
   14066:	780b      	ldrb	r3, [r1, #0]
   14068:	2a00      	cmp	r2, #0
   1406a:	d003      	beq.n	14074 <strcmp+0x10>
   1406c:	3001      	adds	r0, #1
   1406e:	3101      	adds	r1, #1
   14070:	429a      	cmp	r2, r3
   14072:	d0f7      	beq.n	14064 <strcmp>
   14074:	1ad0      	subs	r0, r2, r3
   14076:	4770      	bx	lr

00014078 <strcpy>:
   14078:	1c03      	adds	r3, r0, #0
   1407a:	780a      	ldrb	r2, [r1, #0]
   1407c:	3101      	adds	r1, #1
   1407e:	701a      	strb	r2, [r3, #0]
   14080:	3301      	adds	r3, #1
   14082:	2a00      	cmp	r2, #0
   14084:	d1f9      	bne.n	1407a <strcpy+0x2>
   14086:	4770      	bx	lr

00014088 <strdup>:
   14088:	b510      	push	{r4, lr}
   1408a:	4b03      	ldr	r3, [pc, #12]	; (14098 <strdup+0x10>)
   1408c:	0001      	movs	r1, r0
   1408e:	6818      	ldr	r0, [r3, #0]
   14090:	f000 f804 	bl	1409c <_strdup_r>
   14094:	bd10      	pop	{r4, pc}
   14096:	46c0      	nop			; (mov r8, r8)
   14098:	20000024 	.word	0x20000024

0001409c <_strdup_r>:
   1409c:	b570      	push	{r4, r5, r6, lr}
   1409e:	0005      	movs	r5, r0
   140a0:	0008      	movs	r0, r1
   140a2:	000e      	movs	r6, r1
   140a4:	f000 f80d 	bl	140c2 <strlen>
   140a8:	1c44      	adds	r4, r0, #1
   140aa:	0021      	movs	r1, r4
   140ac:	0028      	movs	r0, r5
   140ae:	f7ff fdf9 	bl	13ca4 <_malloc_r>
   140b2:	1e05      	subs	r5, r0, #0
   140b4:	d003      	beq.n	140be <_strdup_r+0x22>
   140b6:	0022      	movs	r2, r4
   140b8:	0031      	movs	r1, r6
   140ba:	f7ff fd85 	bl	13bc8 <memcpy>
   140be:	0028      	movs	r0, r5
   140c0:	bd70      	pop	{r4, r5, r6, pc}

000140c2 <strlen>:
   140c2:	2300      	movs	r3, #0
   140c4:	5cc2      	ldrb	r2, [r0, r3]
   140c6:	3301      	adds	r3, #1
   140c8:	2a00      	cmp	r2, #0
   140ca:	d1fb      	bne.n	140c4 <strlen+0x2>
   140cc:	1e58      	subs	r0, r3, #1
   140ce:	4770      	bx	lr

000140d0 <strncmp>:
   140d0:	2300      	movs	r3, #0
   140d2:	b530      	push	{r4, r5, lr}
   140d4:	429a      	cmp	r2, r3
   140d6:	d00a      	beq.n	140ee <strncmp+0x1e>
   140d8:	3a01      	subs	r2, #1
   140da:	5cc4      	ldrb	r4, [r0, r3]
   140dc:	5ccd      	ldrb	r5, [r1, r3]
   140de:	42ac      	cmp	r4, r5
   140e0:	d104      	bne.n	140ec <strncmp+0x1c>
   140e2:	429a      	cmp	r2, r3
   140e4:	d002      	beq.n	140ec <strncmp+0x1c>
   140e6:	3301      	adds	r3, #1
   140e8:	2c00      	cmp	r4, #0
   140ea:	d1f6      	bne.n	140da <strncmp+0xa>
   140ec:	1b63      	subs	r3, r4, r5
   140ee:	0018      	movs	r0, r3
   140f0:	bd30      	pop	{r4, r5, pc}

000140f2 <strstr>:
   140f2:	b510      	push	{r4, lr}
   140f4:	0002      	movs	r2, r0
   140f6:	7800      	ldrb	r0, [r0, #0]
   140f8:	2800      	cmp	r0, #0
   140fa:	d104      	bne.n	14106 <strstr+0x14>
   140fc:	7809      	ldrb	r1, [r1, #0]
   140fe:	2900      	cmp	r1, #0
   14100:	d00d      	beq.n	1411e <strstr+0x2c>
   14102:	bd10      	pop	{r4, pc}
   14104:	3201      	adds	r2, #1
   14106:	7810      	ldrb	r0, [r2, #0]
   14108:	2800      	cmp	r0, #0
   1410a:	d0fa      	beq.n	14102 <strstr+0x10>
   1410c:	2300      	movs	r3, #0
   1410e:	5cc8      	ldrb	r0, [r1, r3]
   14110:	2800      	cmp	r0, #0
   14112:	d004      	beq.n	1411e <strstr+0x2c>
   14114:	5cd4      	ldrb	r4, [r2, r3]
   14116:	4284      	cmp	r4, r0
   14118:	d1f4      	bne.n	14104 <strstr+0x12>
   1411a:	3301      	adds	r3, #1
   1411c:	e7f7      	b.n	1410e <strstr+0x1c>
   1411e:	0010      	movs	r0, r2
   14120:	e7ef      	b.n	14102 <strstr+0x10>
	...

00014124 <_strtol_l.isra.0>:
   14124:	b5f0      	push	{r4, r5, r6, r7, lr}
   14126:	001f      	movs	r7, r3
   14128:	000e      	movs	r6, r1
   1412a:	b087      	sub	sp, #28
   1412c:	9005      	str	r0, [sp, #20]
   1412e:	9103      	str	r1, [sp, #12]
   14130:	9202      	str	r2, [sp, #8]
   14132:	980c      	ldr	r0, [sp, #48]	; 0x30
   14134:	7834      	ldrb	r4, [r6, #0]
   14136:	f000 fae8 	bl	1470a <__locale_ctype_ptr_l>
   1413a:	2208      	movs	r2, #8
   1413c:	1900      	adds	r0, r0, r4
   1413e:	7843      	ldrb	r3, [r0, #1]
   14140:	1c75      	adds	r5, r6, #1
   14142:	4013      	ands	r3, r2
   14144:	d10c      	bne.n	14160 <_strtol_l.isra.0+0x3c>
   14146:	2c2d      	cmp	r4, #45	; 0x2d
   14148:	d10c      	bne.n	14164 <_strtol_l.isra.0+0x40>
   1414a:	3301      	adds	r3, #1
   1414c:	782c      	ldrb	r4, [r5, #0]
   1414e:	9301      	str	r3, [sp, #4]
   14150:	1cb5      	adds	r5, r6, #2
   14152:	2f00      	cmp	r7, #0
   14154:	d00c      	beq.n	14170 <_strtol_l.isra.0+0x4c>
   14156:	2f10      	cmp	r7, #16
   14158:	d114      	bne.n	14184 <_strtol_l.isra.0+0x60>
   1415a:	2c30      	cmp	r4, #48	; 0x30
   1415c:	d00a      	beq.n	14174 <_strtol_l.isra.0+0x50>
   1415e:	e011      	b.n	14184 <_strtol_l.isra.0+0x60>
   14160:	002e      	movs	r6, r5
   14162:	e7e6      	b.n	14132 <_strtol_l.isra.0+0xe>
   14164:	9301      	str	r3, [sp, #4]
   14166:	2c2b      	cmp	r4, #43	; 0x2b
   14168:	d1f3      	bne.n	14152 <_strtol_l.isra.0+0x2e>
   1416a:	782c      	ldrb	r4, [r5, #0]
   1416c:	1cb5      	adds	r5, r6, #2
   1416e:	e7f0      	b.n	14152 <_strtol_l.isra.0+0x2e>
   14170:	2c30      	cmp	r4, #48	; 0x30
   14172:	d12f      	bne.n	141d4 <_strtol_l.isra.0+0xb0>
   14174:	2220      	movs	r2, #32
   14176:	782b      	ldrb	r3, [r5, #0]
   14178:	4393      	bics	r3, r2
   1417a:	2b58      	cmp	r3, #88	; 0x58
   1417c:	d151      	bne.n	14222 <_strtol_l.isra.0+0xfe>
   1417e:	2710      	movs	r7, #16
   14180:	786c      	ldrb	r4, [r5, #1]
   14182:	3502      	adds	r5, #2
   14184:	9b01      	ldr	r3, [sp, #4]
   14186:	4a29      	ldr	r2, [pc, #164]	; (1422c <_strtol_l.isra.0+0x108>)
   14188:	0039      	movs	r1, r7
   1418a:	189e      	adds	r6, r3, r2
   1418c:	0030      	movs	r0, r6
   1418e:	f7fd ff5f 	bl	12050 <__aeabi_uidivmod>
   14192:	0030      	movs	r0, r6
   14194:	9104      	str	r1, [sp, #16]
   14196:	0039      	movs	r1, r7
   14198:	f7fd fed4 	bl	11f44 <__udivsi3>
   1419c:	2101      	movs	r1, #1
   1419e:	2300      	movs	r3, #0
   141a0:	4249      	negs	r1, r1
   141a2:	0002      	movs	r2, r0
   141a4:	468c      	mov	ip, r1
   141a6:	0018      	movs	r0, r3
   141a8:	0021      	movs	r1, r4
   141aa:	3930      	subs	r1, #48	; 0x30
   141ac:	2909      	cmp	r1, #9
   141ae:	d813      	bhi.n	141d8 <_strtol_l.isra.0+0xb4>
   141b0:	000c      	movs	r4, r1
   141b2:	42a7      	cmp	r7, r4
   141b4:	dd1c      	ble.n	141f0 <_strtol_l.isra.0+0xcc>
   141b6:	1c59      	adds	r1, r3, #1
   141b8:	d009      	beq.n	141ce <_strtol_l.isra.0+0xaa>
   141ba:	4663      	mov	r3, ip
   141bc:	4282      	cmp	r2, r0
   141be:	d306      	bcc.n	141ce <_strtol_l.isra.0+0xaa>
   141c0:	d102      	bne.n	141c8 <_strtol_l.isra.0+0xa4>
   141c2:	9904      	ldr	r1, [sp, #16]
   141c4:	42a1      	cmp	r1, r4
   141c6:	db02      	blt.n	141ce <_strtol_l.isra.0+0xaa>
   141c8:	2301      	movs	r3, #1
   141ca:	4378      	muls	r0, r7
   141cc:	1820      	adds	r0, r4, r0
   141ce:	782c      	ldrb	r4, [r5, #0]
   141d0:	3501      	adds	r5, #1
   141d2:	e7e9      	b.n	141a8 <_strtol_l.isra.0+0x84>
   141d4:	270a      	movs	r7, #10
   141d6:	e7d5      	b.n	14184 <_strtol_l.isra.0+0x60>
   141d8:	0021      	movs	r1, r4
   141da:	3941      	subs	r1, #65	; 0x41
   141dc:	2919      	cmp	r1, #25
   141de:	d801      	bhi.n	141e4 <_strtol_l.isra.0+0xc0>
   141e0:	3c37      	subs	r4, #55	; 0x37
   141e2:	e7e6      	b.n	141b2 <_strtol_l.isra.0+0x8e>
   141e4:	0021      	movs	r1, r4
   141e6:	3961      	subs	r1, #97	; 0x61
   141e8:	2919      	cmp	r1, #25
   141ea:	d801      	bhi.n	141f0 <_strtol_l.isra.0+0xcc>
   141ec:	3c57      	subs	r4, #87	; 0x57
   141ee:	e7e0      	b.n	141b2 <_strtol_l.isra.0+0x8e>
   141f0:	1c5a      	adds	r2, r3, #1
   141f2:	d108      	bne.n	14206 <_strtol_l.isra.0+0xe2>
   141f4:	9a05      	ldr	r2, [sp, #20]
   141f6:	3323      	adds	r3, #35	; 0x23
   141f8:	6013      	str	r3, [r2, #0]
   141fa:	9b02      	ldr	r3, [sp, #8]
   141fc:	0030      	movs	r0, r6
   141fe:	2b00      	cmp	r3, #0
   14200:	d10b      	bne.n	1421a <_strtol_l.isra.0+0xf6>
   14202:	b007      	add	sp, #28
   14204:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14206:	9a01      	ldr	r2, [sp, #4]
   14208:	2a00      	cmp	r2, #0
   1420a:	d000      	beq.n	1420e <_strtol_l.isra.0+0xea>
   1420c:	4240      	negs	r0, r0
   1420e:	9a02      	ldr	r2, [sp, #8]
   14210:	2a00      	cmp	r2, #0
   14212:	d0f6      	beq.n	14202 <_strtol_l.isra.0+0xde>
   14214:	9a03      	ldr	r2, [sp, #12]
   14216:	2b00      	cmp	r3, #0
   14218:	d000      	beq.n	1421c <_strtol_l.isra.0+0xf8>
   1421a:	1e6a      	subs	r2, r5, #1
   1421c:	9b02      	ldr	r3, [sp, #8]
   1421e:	601a      	str	r2, [r3, #0]
   14220:	e7ef      	b.n	14202 <_strtol_l.isra.0+0xde>
   14222:	2430      	movs	r4, #48	; 0x30
   14224:	2f00      	cmp	r7, #0
   14226:	d1ad      	bne.n	14184 <_strtol_l.isra.0+0x60>
   14228:	3708      	adds	r7, #8
   1422a:	e7ab      	b.n	14184 <_strtol_l.isra.0+0x60>
   1422c:	7fffffff 	.word	0x7fffffff

00014230 <strtol>:
   14230:	b537      	push	{r0, r1, r2, r4, r5, lr}
   14232:	0013      	movs	r3, r2
   14234:	4a06      	ldr	r2, [pc, #24]	; (14250 <strtol+0x20>)
   14236:	0005      	movs	r5, r0
   14238:	6810      	ldr	r0, [r2, #0]
   1423a:	6a04      	ldr	r4, [r0, #32]
   1423c:	2c00      	cmp	r4, #0
   1423e:	d100      	bne.n	14242 <strtol+0x12>
   14240:	4c04      	ldr	r4, [pc, #16]	; (14254 <strtol+0x24>)
   14242:	000a      	movs	r2, r1
   14244:	9400      	str	r4, [sp, #0]
   14246:	0029      	movs	r1, r5
   14248:	f7ff ff6c 	bl	14124 <_strtol_l.isra.0>
   1424c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
   1424e:	46c0      	nop			; (mov r8, r8)
   14250:	20000024 	.word	0x20000024
   14254:	20000088 	.word	0x20000088

00014258 <__swbuf_r>:
   14258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1425a:	0005      	movs	r5, r0
   1425c:	000e      	movs	r6, r1
   1425e:	0014      	movs	r4, r2
   14260:	2800      	cmp	r0, #0
   14262:	d004      	beq.n	1426e <__swbuf_r+0x16>
   14264:	6983      	ldr	r3, [r0, #24]
   14266:	2b00      	cmp	r3, #0
   14268:	d101      	bne.n	1426e <__swbuf_r+0x16>
   1426a:	f000 f9b9 	bl	145e0 <__sinit>
   1426e:	4b22      	ldr	r3, [pc, #136]	; (142f8 <__swbuf_r+0xa0>)
   14270:	429c      	cmp	r4, r3
   14272:	d12d      	bne.n	142d0 <__swbuf_r+0x78>
   14274:	686c      	ldr	r4, [r5, #4]
   14276:	69a3      	ldr	r3, [r4, #24]
   14278:	60a3      	str	r3, [r4, #8]
   1427a:	89a3      	ldrh	r3, [r4, #12]
   1427c:	071b      	lsls	r3, r3, #28
   1427e:	d531      	bpl.n	142e4 <__swbuf_r+0x8c>
   14280:	6923      	ldr	r3, [r4, #16]
   14282:	2b00      	cmp	r3, #0
   14284:	d02e      	beq.n	142e4 <__swbuf_r+0x8c>
   14286:	6823      	ldr	r3, [r4, #0]
   14288:	6922      	ldr	r2, [r4, #16]
   1428a:	b2f7      	uxtb	r7, r6
   1428c:	1a98      	subs	r0, r3, r2
   1428e:	6963      	ldr	r3, [r4, #20]
   14290:	b2f6      	uxtb	r6, r6
   14292:	4298      	cmp	r0, r3
   14294:	db05      	blt.n	142a2 <__swbuf_r+0x4a>
   14296:	0021      	movs	r1, r4
   14298:	0028      	movs	r0, r5
   1429a:	f000 f933 	bl	14504 <_fflush_r>
   1429e:	2800      	cmp	r0, #0
   142a0:	d126      	bne.n	142f0 <__swbuf_r+0x98>
   142a2:	68a3      	ldr	r3, [r4, #8]
   142a4:	3001      	adds	r0, #1
   142a6:	3b01      	subs	r3, #1
   142a8:	60a3      	str	r3, [r4, #8]
   142aa:	6823      	ldr	r3, [r4, #0]
   142ac:	1c5a      	adds	r2, r3, #1
   142ae:	6022      	str	r2, [r4, #0]
   142b0:	701f      	strb	r7, [r3, #0]
   142b2:	6963      	ldr	r3, [r4, #20]
   142b4:	4298      	cmp	r0, r3
   142b6:	d004      	beq.n	142c2 <__swbuf_r+0x6a>
   142b8:	89a3      	ldrh	r3, [r4, #12]
   142ba:	07db      	lsls	r3, r3, #31
   142bc:	d51a      	bpl.n	142f4 <__swbuf_r+0x9c>
   142be:	2e0a      	cmp	r6, #10
   142c0:	d118      	bne.n	142f4 <__swbuf_r+0x9c>
   142c2:	0021      	movs	r1, r4
   142c4:	0028      	movs	r0, r5
   142c6:	f000 f91d 	bl	14504 <_fflush_r>
   142ca:	2800      	cmp	r0, #0
   142cc:	d012      	beq.n	142f4 <__swbuf_r+0x9c>
   142ce:	e00f      	b.n	142f0 <__swbuf_r+0x98>
   142d0:	4b0a      	ldr	r3, [pc, #40]	; (142fc <__swbuf_r+0xa4>)
   142d2:	429c      	cmp	r4, r3
   142d4:	d101      	bne.n	142da <__swbuf_r+0x82>
   142d6:	68ac      	ldr	r4, [r5, #8]
   142d8:	e7cd      	b.n	14276 <__swbuf_r+0x1e>
   142da:	4b09      	ldr	r3, [pc, #36]	; (14300 <__swbuf_r+0xa8>)
   142dc:	429c      	cmp	r4, r3
   142de:	d1ca      	bne.n	14276 <__swbuf_r+0x1e>
   142e0:	68ec      	ldr	r4, [r5, #12]
   142e2:	e7c8      	b.n	14276 <__swbuf_r+0x1e>
   142e4:	0021      	movs	r1, r4
   142e6:	0028      	movs	r0, r5
   142e8:	f000 f80c 	bl	14304 <__swsetup_r>
   142ec:	2800      	cmp	r0, #0
   142ee:	d0ca      	beq.n	14286 <__swbuf_r+0x2e>
   142f0:	2601      	movs	r6, #1
   142f2:	4276      	negs	r6, r6
   142f4:	0030      	movs	r0, r6
   142f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   142f8:	00016d84 	.word	0x00016d84
   142fc:	00016da4 	.word	0x00016da4
   14300:	00016d64 	.word	0x00016d64

00014304 <__swsetup_r>:
   14304:	4b36      	ldr	r3, [pc, #216]	; (143e0 <__swsetup_r+0xdc>)
   14306:	b570      	push	{r4, r5, r6, lr}
   14308:	681d      	ldr	r5, [r3, #0]
   1430a:	0006      	movs	r6, r0
   1430c:	000c      	movs	r4, r1
   1430e:	2d00      	cmp	r5, #0
   14310:	d005      	beq.n	1431e <__swsetup_r+0x1a>
   14312:	69ab      	ldr	r3, [r5, #24]
   14314:	2b00      	cmp	r3, #0
   14316:	d102      	bne.n	1431e <__swsetup_r+0x1a>
   14318:	0028      	movs	r0, r5
   1431a:	f000 f961 	bl	145e0 <__sinit>
   1431e:	4b31      	ldr	r3, [pc, #196]	; (143e4 <__swsetup_r+0xe0>)
   14320:	429c      	cmp	r4, r3
   14322:	d10f      	bne.n	14344 <__swsetup_r+0x40>
   14324:	686c      	ldr	r4, [r5, #4]
   14326:	230c      	movs	r3, #12
   14328:	5ee2      	ldrsh	r2, [r4, r3]
   1432a:	b293      	uxth	r3, r2
   1432c:	0719      	lsls	r1, r3, #28
   1432e:	d42d      	bmi.n	1438c <__swsetup_r+0x88>
   14330:	06d9      	lsls	r1, r3, #27
   14332:	d411      	bmi.n	14358 <__swsetup_r+0x54>
   14334:	2309      	movs	r3, #9
   14336:	2001      	movs	r0, #1
   14338:	6033      	str	r3, [r6, #0]
   1433a:	3337      	adds	r3, #55	; 0x37
   1433c:	4313      	orrs	r3, r2
   1433e:	81a3      	strh	r3, [r4, #12]
   14340:	4240      	negs	r0, r0
   14342:	bd70      	pop	{r4, r5, r6, pc}
   14344:	4b28      	ldr	r3, [pc, #160]	; (143e8 <__swsetup_r+0xe4>)
   14346:	429c      	cmp	r4, r3
   14348:	d101      	bne.n	1434e <__swsetup_r+0x4a>
   1434a:	68ac      	ldr	r4, [r5, #8]
   1434c:	e7eb      	b.n	14326 <__swsetup_r+0x22>
   1434e:	4b27      	ldr	r3, [pc, #156]	; (143ec <__swsetup_r+0xe8>)
   14350:	429c      	cmp	r4, r3
   14352:	d1e8      	bne.n	14326 <__swsetup_r+0x22>
   14354:	68ec      	ldr	r4, [r5, #12]
   14356:	e7e6      	b.n	14326 <__swsetup_r+0x22>
   14358:	075b      	lsls	r3, r3, #29
   1435a:	d513      	bpl.n	14384 <__swsetup_r+0x80>
   1435c:	6b61      	ldr	r1, [r4, #52]	; 0x34
   1435e:	2900      	cmp	r1, #0
   14360:	d008      	beq.n	14374 <__swsetup_r+0x70>
   14362:	0023      	movs	r3, r4
   14364:	3344      	adds	r3, #68	; 0x44
   14366:	4299      	cmp	r1, r3
   14368:	d002      	beq.n	14370 <__swsetup_r+0x6c>
   1436a:	0030      	movs	r0, r6
   1436c:	f7ff fc50 	bl	13c10 <_free_r>
   14370:	2300      	movs	r3, #0
   14372:	6363      	str	r3, [r4, #52]	; 0x34
   14374:	2224      	movs	r2, #36	; 0x24
   14376:	89a3      	ldrh	r3, [r4, #12]
   14378:	4393      	bics	r3, r2
   1437a:	81a3      	strh	r3, [r4, #12]
   1437c:	2300      	movs	r3, #0
   1437e:	6063      	str	r3, [r4, #4]
   14380:	6923      	ldr	r3, [r4, #16]
   14382:	6023      	str	r3, [r4, #0]
   14384:	2308      	movs	r3, #8
   14386:	89a2      	ldrh	r2, [r4, #12]
   14388:	4313      	orrs	r3, r2
   1438a:	81a3      	strh	r3, [r4, #12]
   1438c:	6923      	ldr	r3, [r4, #16]
   1438e:	2b00      	cmp	r3, #0
   14390:	d10b      	bne.n	143aa <__swsetup_r+0xa6>
   14392:	21a0      	movs	r1, #160	; 0xa0
   14394:	2280      	movs	r2, #128	; 0x80
   14396:	89a3      	ldrh	r3, [r4, #12]
   14398:	0089      	lsls	r1, r1, #2
   1439a:	0092      	lsls	r2, r2, #2
   1439c:	400b      	ands	r3, r1
   1439e:	4293      	cmp	r3, r2
   143a0:	d003      	beq.n	143aa <__swsetup_r+0xa6>
   143a2:	0021      	movs	r1, r4
   143a4:	0030      	movs	r0, r6
   143a6:	f000 f9db 	bl	14760 <__smakebuf_r>
   143aa:	2301      	movs	r3, #1
   143ac:	89a2      	ldrh	r2, [r4, #12]
   143ae:	4013      	ands	r3, r2
   143b0:	d011      	beq.n	143d6 <__swsetup_r+0xd2>
   143b2:	2300      	movs	r3, #0
   143b4:	60a3      	str	r3, [r4, #8]
   143b6:	6963      	ldr	r3, [r4, #20]
   143b8:	425b      	negs	r3, r3
   143ba:	61a3      	str	r3, [r4, #24]
   143bc:	2000      	movs	r0, #0
   143be:	6923      	ldr	r3, [r4, #16]
   143c0:	4283      	cmp	r3, r0
   143c2:	d1be      	bne.n	14342 <__swsetup_r+0x3e>
   143c4:	230c      	movs	r3, #12
   143c6:	5ee2      	ldrsh	r2, [r4, r3]
   143c8:	0613      	lsls	r3, r2, #24
   143ca:	d5ba      	bpl.n	14342 <__swsetup_r+0x3e>
   143cc:	2340      	movs	r3, #64	; 0x40
   143ce:	4313      	orrs	r3, r2
   143d0:	81a3      	strh	r3, [r4, #12]
   143d2:	3801      	subs	r0, #1
   143d4:	e7b5      	b.n	14342 <__swsetup_r+0x3e>
   143d6:	0792      	lsls	r2, r2, #30
   143d8:	d400      	bmi.n	143dc <__swsetup_r+0xd8>
   143da:	6963      	ldr	r3, [r4, #20]
   143dc:	60a3      	str	r3, [r4, #8]
   143de:	e7ed      	b.n	143bc <__swsetup_r+0xb8>
   143e0:	20000024 	.word	0x20000024
   143e4:	00016d84 	.word	0x00016d84
   143e8:	00016da4 	.word	0x00016da4
   143ec:	00016d64 	.word	0x00016d64

000143f0 <__sflush_r>:
   143f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   143f2:	898a      	ldrh	r2, [r1, #12]
   143f4:	0005      	movs	r5, r0
   143f6:	000c      	movs	r4, r1
   143f8:	0713      	lsls	r3, r2, #28
   143fa:	d460      	bmi.n	144be <__sflush_r+0xce>
   143fc:	684b      	ldr	r3, [r1, #4]
   143fe:	2b00      	cmp	r3, #0
   14400:	dc04      	bgt.n	1440c <__sflush_r+0x1c>
   14402:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   14404:	2b00      	cmp	r3, #0
   14406:	dc01      	bgt.n	1440c <__sflush_r+0x1c>
   14408:	2000      	movs	r0, #0
   1440a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   1440c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   1440e:	2f00      	cmp	r7, #0
   14410:	d0fa      	beq.n	14408 <__sflush_r+0x18>
   14412:	2300      	movs	r3, #0
   14414:	682e      	ldr	r6, [r5, #0]
   14416:	602b      	str	r3, [r5, #0]
   14418:	2380      	movs	r3, #128	; 0x80
   1441a:	015b      	lsls	r3, r3, #5
   1441c:	401a      	ands	r2, r3
   1441e:	d034      	beq.n	1448a <__sflush_r+0x9a>
   14420:	6d60      	ldr	r0, [r4, #84]	; 0x54
   14422:	89a3      	ldrh	r3, [r4, #12]
   14424:	075b      	lsls	r3, r3, #29
   14426:	d506      	bpl.n	14436 <__sflush_r+0x46>
   14428:	6863      	ldr	r3, [r4, #4]
   1442a:	1ac0      	subs	r0, r0, r3
   1442c:	6b63      	ldr	r3, [r4, #52]	; 0x34
   1442e:	2b00      	cmp	r3, #0
   14430:	d001      	beq.n	14436 <__sflush_r+0x46>
   14432:	6c23      	ldr	r3, [r4, #64]	; 0x40
   14434:	1ac0      	subs	r0, r0, r3
   14436:	0002      	movs	r2, r0
   14438:	6a21      	ldr	r1, [r4, #32]
   1443a:	2300      	movs	r3, #0
   1443c:	0028      	movs	r0, r5
   1443e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   14440:	47b8      	blx	r7
   14442:	89a1      	ldrh	r1, [r4, #12]
   14444:	1c43      	adds	r3, r0, #1
   14446:	d106      	bne.n	14456 <__sflush_r+0x66>
   14448:	682b      	ldr	r3, [r5, #0]
   1444a:	2b1d      	cmp	r3, #29
   1444c:	d831      	bhi.n	144b2 <__sflush_r+0xc2>
   1444e:	4a2c      	ldr	r2, [pc, #176]	; (14500 <__sflush_r+0x110>)
   14450:	40da      	lsrs	r2, r3
   14452:	07d3      	lsls	r3, r2, #31
   14454:	d52d      	bpl.n	144b2 <__sflush_r+0xc2>
   14456:	2300      	movs	r3, #0
   14458:	6063      	str	r3, [r4, #4]
   1445a:	6923      	ldr	r3, [r4, #16]
   1445c:	6023      	str	r3, [r4, #0]
   1445e:	04cb      	lsls	r3, r1, #19
   14460:	d505      	bpl.n	1446e <__sflush_r+0x7e>
   14462:	1c43      	adds	r3, r0, #1
   14464:	d102      	bne.n	1446c <__sflush_r+0x7c>
   14466:	682b      	ldr	r3, [r5, #0]
   14468:	2b00      	cmp	r3, #0
   1446a:	d100      	bne.n	1446e <__sflush_r+0x7e>
   1446c:	6560      	str	r0, [r4, #84]	; 0x54
   1446e:	6b61      	ldr	r1, [r4, #52]	; 0x34
   14470:	602e      	str	r6, [r5, #0]
   14472:	2900      	cmp	r1, #0
   14474:	d0c8      	beq.n	14408 <__sflush_r+0x18>
   14476:	0023      	movs	r3, r4
   14478:	3344      	adds	r3, #68	; 0x44
   1447a:	4299      	cmp	r1, r3
   1447c:	d002      	beq.n	14484 <__sflush_r+0x94>
   1447e:	0028      	movs	r0, r5
   14480:	f7ff fbc6 	bl	13c10 <_free_r>
   14484:	2000      	movs	r0, #0
   14486:	6360      	str	r0, [r4, #52]	; 0x34
   14488:	e7bf      	b.n	1440a <__sflush_r+0x1a>
   1448a:	2301      	movs	r3, #1
   1448c:	6a21      	ldr	r1, [r4, #32]
   1448e:	0028      	movs	r0, r5
   14490:	47b8      	blx	r7
   14492:	1c43      	adds	r3, r0, #1
   14494:	d1c5      	bne.n	14422 <__sflush_r+0x32>
   14496:	682b      	ldr	r3, [r5, #0]
   14498:	2b00      	cmp	r3, #0
   1449a:	d0c2      	beq.n	14422 <__sflush_r+0x32>
   1449c:	2b1d      	cmp	r3, #29
   1449e:	d001      	beq.n	144a4 <__sflush_r+0xb4>
   144a0:	2b16      	cmp	r3, #22
   144a2:	d101      	bne.n	144a8 <__sflush_r+0xb8>
   144a4:	602e      	str	r6, [r5, #0]
   144a6:	e7af      	b.n	14408 <__sflush_r+0x18>
   144a8:	2340      	movs	r3, #64	; 0x40
   144aa:	89a2      	ldrh	r2, [r4, #12]
   144ac:	4313      	orrs	r3, r2
   144ae:	81a3      	strh	r3, [r4, #12]
   144b0:	e7ab      	b.n	1440a <__sflush_r+0x1a>
   144b2:	2340      	movs	r3, #64	; 0x40
   144b4:	430b      	orrs	r3, r1
   144b6:	2001      	movs	r0, #1
   144b8:	81a3      	strh	r3, [r4, #12]
   144ba:	4240      	negs	r0, r0
   144bc:	e7a5      	b.n	1440a <__sflush_r+0x1a>
   144be:	690f      	ldr	r7, [r1, #16]
   144c0:	2f00      	cmp	r7, #0
   144c2:	d0a1      	beq.n	14408 <__sflush_r+0x18>
   144c4:	680b      	ldr	r3, [r1, #0]
   144c6:	600f      	str	r7, [r1, #0]
   144c8:	1bdb      	subs	r3, r3, r7
   144ca:	9301      	str	r3, [sp, #4]
   144cc:	2300      	movs	r3, #0
   144ce:	0792      	lsls	r2, r2, #30
   144d0:	d100      	bne.n	144d4 <__sflush_r+0xe4>
   144d2:	694b      	ldr	r3, [r1, #20]
   144d4:	60a3      	str	r3, [r4, #8]
   144d6:	9b01      	ldr	r3, [sp, #4]
   144d8:	2b00      	cmp	r3, #0
   144da:	dc00      	bgt.n	144de <__sflush_r+0xee>
   144dc:	e794      	b.n	14408 <__sflush_r+0x18>
   144de:	9b01      	ldr	r3, [sp, #4]
   144e0:	003a      	movs	r2, r7
   144e2:	6a21      	ldr	r1, [r4, #32]
   144e4:	0028      	movs	r0, r5
   144e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   144e8:	47b0      	blx	r6
   144ea:	2800      	cmp	r0, #0
   144ec:	dc03      	bgt.n	144f6 <__sflush_r+0x106>
   144ee:	2340      	movs	r3, #64	; 0x40
   144f0:	89a2      	ldrh	r2, [r4, #12]
   144f2:	4313      	orrs	r3, r2
   144f4:	e7df      	b.n	144b6 <__sflush_r+0xc6>
   144f6:	9b01      	ldr	r3, [sp, #4]
   144f8:	183f      	adds	r7, r7, r0
   144fa:	1a1b      	subs	r3, r3, r0
   144fc:	9301      	str	r3, [sp, #4]
   144fe:	e7ea      	b.n	144d6 <__sflush_r+0xe6>
   14500:	20400001 	.word	0x20400001

00014504 <_fflush_r>:
   14504:	690b      	ldr	r3, [r1, #16]
   14506:	b570      	push	{r4, r5, r6, lr}
   14508:	0005      	movs	r5, r0
   1450a:	000c      	movs	r4, r1
   1450c:	2b00      	cmp	r3, #0
   1450e:	d101      	bne.n	14514 <_fflush_r+0x10>
   14510:	2000      	movs	r0, #0
   14512:	bd70      	pop	{r4, r5, r6, pc}
   14514:	2800      	cmp	r0, #0
   14516:	d004      	beq.n	14522 <_fflush_r+0x1e>
   14518:	6983      	ldr	r3, [r0, #24]
   1451a:	2b00      	cmp	r3, #0
   1451c:	d101      	bne.n	14522 <_fflush_r+0x1e>
   1451e:	f000 f85f 	bl	145e0 <__sinit>
   14522:	4b0b      	ldr	r3, [pc, #44]	; (14550 <_fflush_r+0x4c>)
   14524:	429c      	cmp	r4, r3
   14526:	d109      	bne.n	1453c <_fflush_r+0x38>
   14528:	686c      	ldr	r4, [r5, #4]
   1452a:	220c      	movs	r2, #12
   1452c:	5ea3      	ldrsh	r3, [r4, r2]
   1452e:	2b00      	cmp	r3, #0
   14530:	d0ee      	beq.n	14510 <_fflush_r+0xc>
   14532:	0021      	movs	r1, r4
   14534:	0028      	movs	r0, r5
   14536:	f7ff ff5b 	bl	143f0 <__sflush_r>
   1453a:	e7ea      	b.n	14512 <_fflush_r+0xe>
   1453c:	4b05      	ldr	r3, [pc, #20]	; (14554 <_fflush_r+0x50>)
   1453e:	429c      	cmp	r4, r3
   14540:	d101      	bne.n	14546 <_fflush_r+0x42>
   14542:	68ac      	ldr	r4, [r5, #8]
   14544:	e7f1      	b.n	1452a <_fflush_r+0x26>
   14546:	4b04      	ldr	r3, [pc, #16]	; (14558 <_fflush_r+0x54>)
   14548:	429c      	cmp	r4, r3
   1454a:	d1ee      	bne.n	1452a <_fflush_r+0x26>
   1454c:	68ec      	ldr	r4, [r5, #12]
   1454e:	e7ec      	b.n	1452a <_fflush_r+0x26>
   14550:	00016d84 	.word	0x00016d84
   14554:	00016da4 	.word	0x00016da4
   14558:	00016d64 	.word	0x00016d64

0001455c <_cleanup_r>:
   1455c:	b510      	push	{r4, lr}
   1455e:	4902      	ldr	r1, [pc, #8]	; (14568 <_cleanup_r+0xc>)
   14560:	f000 f8b2 	bl	146c8 <_fwalk_reent>
   14564:	bd10      	pop	{r4, pc}
   14566:	46c0      	nop			; (mov r8, r8)
   14568:	00014505 	.word	0x00014505

0001456c <std.isra.0>:
   1456c:	2300      	movs	r3, #0
   1456e:	b510      	push	{r4, lr}
   14570:	0004      	movs	r4, r0
   14572:	6003      	str	r3, [r0, #0]
   14574:	6043      	str	r3, [r0, #4]
   14576:	6083      	str	r3, [r0, #8]
   14578:	8181      	strh	r1, [r0, #12]
   1457a:	6643      	str	r3, [r0, #100]	; 0x64
   1457c:	81c2      	strh	r2, [r0, #14]
   1457e:	6103      	str	r3, [r0, #16]
   14580:	6143      	str	r3, [r0, #20]
   14582:	6183      	str	r3, [r0, #24]
   14584:	0019      	movs	r1, r3
   14586:	2208      	movs	r2, #8
   14588:	305c      	adds	r0, #92	; 0x5c
   1458a:	f7ff fb38 	bl	13bfe <memset>
   1458e:	4b05      	ldr	r3, [pc, #20]	; (145a4 <std.isra.0+0x38>)
   14590:	6224      	str	r4, [r4, #32]
   14592:	6263      	str	r3, [r4, #36]	; 0x24
   14594:	4b04      	ldr	r3, [pc, #16]	; (145a8 <std.isra.0+0x3c>)
   14596:	62a3      	str	r3, [r4, #40]	; 0x28
   14598:	4b04      	ldr	r3, [pc, #16]	; (145ac <std.isra.0+0x40>)
   1459a:	62e3      	str	r3, [r4, #44]	; 0x2c
   1459c:	4b04      	ldr	r3, [pc, #16]	; (145b0 <std.isra.0+0x44>)
   1459e:	6323      	str	r3, [r4, #48]	; 0x30
   145a0:	bd10      	pop	{r4, pc}
   145a2:	46c0      	nop			; (mov r8, r8)
   145a4:	000150d5 	.word	0x000150d5
   145a8:	000150fd 	.word	0x000150fd
   145ac:	00015135 	.word	0x00015135
   145b0:	00015161 	.word	0x00015161

000145b4 <__sfmoreglue>:
   145b4:	b570      	push	{r4, r5, r6, lr}
   145b6:	2568      	movs	r5, #104	; 0x68
   145b8:	1e4a      	subs	r2, r1, #1
   145ba:	4355      	muls	r5, r2
   145bc:	000e      	movs	r6, r1
   145be:	0029      	movs	r1, r5
   145c0:	3174      	adds	r1, #116	; 0x74
   145c2:	f7ff fb6f 	bl	13ca4 <_malloc_r>
   145c6:	1e04      	subs	r4, r0, #0
   145c8:	d008      	beq.n	145dc <__sfmoreglue+0x28>
   145ca:	2100      	movs	r1, #0
   145cc:	002a      	movs	r2, r5
   145ce:	6001      	str	r1, [r0, #0]
   145d0:	6046      	str	r6, [r0, #4]
   145d2:	300c      	adds	r0, #12
   145d4:	60a0      	str	r0, [r4, #8]
   145d6:	3268      	adds	r2, #104	; 0x68
   145d8:	f7ff fb11 	bl	13bfe <memset>
   145dc:	0020      	movs	r0, r4
   145de:	bd70      	pop	{r4, r5, r6, pc}

000145e0 <__sinit>:
   145e0:	6983      	ldr	r3, [r0, #24]
   145e2:	b513      	push	{r0, r1, r4, lr}
   145e4:	0004      	movs	r4, r0
   145e6:	2b00      	cmp	r3, #0
   145e8:	d128      	bne.n	1463c <__sinit+0x5c>
   145ea:	6483      	str	r3, [r0, #72]	; 0x48
   145ec:	64c3      	str	r3, [r0, #76]	; 0x4c
   145ee:	6503      	str	r3, [r0, #80]	; 0x50
   145f0:	4b13      	ldr	r3, [pc, #76]	; (14640 <__sinit+0x60>)
   145f2:	4a14      	ldr	r2, [pc, #80]	; (14644 <__sinit+0x64>)
   145f4:	681b      	ldr	r3, [r3, #0]
   145f6:	6282      	str	r2, [r0, #40]	; 0x28
   145f8:	9301      	str	r3, [sp, #4]
   145fa:	4298      	cmp	r0, r3
   145fc:	d101      	bne.n	14602 <__sinit+0x22>
   145fe:	2301      	movs	r3, #1
   14600:	6183      	str	r3, [r0, #24]
   14602:	0020      	movs	r0, r4
   14604:	f000 f820 	bl	14648 <__sfp>
   14608:	6060      	str	r0, [r4, #4]
   1460a:	0020      	movs	r0, r4
   1460c:	f000 f81c 	bl	14648 <__sfp>
   14610:	60a0      	str	r0, [r4, #8]
   14612:	0020      	movs	r0, r4
   14614:	f000 f818 	bl	14648 <__sfp>
   14618:	2200      	movs	r2, #0
   1461a:	60e0      	str	r0, [r4, #12]
   1461c:	2104      	movs	r1, #4
   1461e:	6860      	ldr	r0, [r4, #4]
   14620:	f7ff ffa4 	bl	1456c <std.isra.0>
   14624:	2201      	movs	r2, #1
   14626:	2109      	movs	r1, #9
   14628:	68a0      	ldr	r0, [r4, #8]
   1462a:	f7ff ff9f 	bl	1456c <std.isra.0>
   1462e:	2202      	movs	r2, #2
   14630:	2112      	movs	r1, #18
   14632:	68e0      	ldr	r0, [r4, #12]
   14634:	f7ff ff9a 	bl	1456c <std.isra.0>
   14638:	2301      	movs	r3, #1
   1463a:	61a3      	str	r3, [r4, #24]
   1463c:	bd13      	pop	{r0, r1, r4, pc}
   1463e:	46c0      	nop			; (mov r8, r8)
   14640:	00016d60 	.word	0x00016d60
   14644:	0001455d 	.word	0x0001455d

00014648 <__sfp>:
   14648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1464a:	4b1e      	ldr	r3, [pc, #120]	; (146c4 <__sfp+0x7c>)
   1464c:	0007      	movs	r7, r0
   1464e:	681e      	ldr	r6, [r3, #0]
   14650:	69b3      	ldr	r3, [r6, #24]
   14652:	2b00      	cmp	r3, #0
   14654:	d102      	bne.n	1465c <__sfp+0x14>
   14656:	0030      	movs	r0, r6
   14658:	f7ff ffc2 	bl	145e0 <__sinit>
   1465c:	3648      	adds	r6, #72	; 0x48
   1465e:	68b4      	ldr	r4, [r6, #8]
   14660:	6873      	ldr	r3, [r6, #4]
   14662:	3b01      	subs	r3, #1
   14664:	d504      	bpl.n	14670 <__sfp+0x28>
   14666:	6833      	ldr	r3, [r6, #0]
   14668:	2b00      	cmp	r3, #0
   1466a:	d007      	beq.n	1467c <__sfp+0x34>
   1466c:	6836      	ldr	r6, [r6, #0]
   1466e:	e7f6      	b.n	1465e <__sfp+0x16>
   14670:	220c      	movs	r2, #12
   14672:	5ea5      	ldrsh	r5, [r4, r2]
   14674:	2d00      	cmp	r5, #0
   14676:	d00d      	beq.n	14694 <__sfp+0x4c>
   14678:	3468      	adds	r4, #104	; 0x68
   1467a:	e7f2      	b.n	14662 <__sfp+0x1a>
   1467c:	2104      	movs	r1, #4
   1467e:	0038      	movs	r0, r7
   14680:	f7ff ff98 	bl	145b4 <__sfmoreglue>
   14684:	6030      	str	r0, [r6, #0]
   14686:	2800      	cmp	r0, #0
   14688:	d1f0      	bne.n	1466c <__sfp+0x24>
   1468a:	230c      	movs	r3, #12
   1468c:	0004      	movs	r4, r0
   1468e:	603b      	str	r3, [r7, #0]
   14690:	0020      	movs	r0, r4
   14692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   14694:	2301      	movs	r3, #1
   14696:	0020      	movs	r0, r4
   14698:	425b      	negs	r3, r3
   1469a:	81e3      	strh	r3, [r4, #14]
   1469c:	3302      	adds	r3, #2
   1469e:	81a3      	strh	r3, [r4, #12]
   146a0:	6665      	str	r5, [r4, #100]	; 0x64
   146a2:	6025      	str	r5, [r4, #0]
   146a4:	60a5      	str	r5, [r4, #8]
   146a6:	6065      	str	r5, [r4, #4]
   146a8:	6125      	str	r5, [r4, #16]
   146aa:	6165      	str	r5, [r4, #20]
   146ac:	61a5      	str	r5, [r4, #24]
   146ae:	2208      	movs	r2, #8
   146b0:	0029      	movs	r1, r5
   146b2:	305c      	adds	r0, #92	; 0x5c
   146b4:	f7ff faa3 	bl	13bfe <memset>
   146b8:	6365      	str	r5, [r4, #52]	; 0x34
   146ba:	63a5      	str	r5, [r4, #56]	; 0x38
   146bc:	64a5      	str	r5, [r4, #72]	; 0x48
   146be:	64e5      	str	r5, [r4, #76]	; 0x4c
   146c0:	e7e6      	b.n	14690 <__sfp+0x48>
   146c2:	46c0      	nop			; (mov r8, r8)
   146c4:	00016d60 	.word	0x00016d60

000146c8 <_fwalk_reent>:
   146c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   146ca:	0004      	movs	r4, r0
   146cc:	0007      	movs	r7, r0
   146ce:	2600      	movs	r6, #0
   146d0:	9101      	str	r1, [sp, #4]
   146d2:	3448      	adds	r4, #72	; 0x48
   146d4:	2c00      	cmp	r4, #0
   146d6:	d101      	bne.n	146dc <_fwalk_reent+0x14>
   146d8:	0030      	movs	r0, r6
   146da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   146dc:	6863      	ldr	r3, [r4, #4]
   146de:	68a5      	ldr	r5, [r4, #8]
   146e0:	9300      	str	r3, [sp, #0]
   146e2:	9b00      	ldr	r3, [sp, #0]
   146e4:	3b01      	subs	r3, #1
   146e6:	9300      	str	r3, [sp, #0]
   146e8:	d501      	bpl.n	146ee <_fwalk_reent+0x26>
   146ea:	6824      	ldr	r4, [r4, #0]
   146ec:	e7f2      	b.n	146d4 <_fwalk_reent+0xc>
   146ee:	89ab      	ldrh	r3, [r5, #12]
   146f0:	2b01      	cmp	r3, #1
   146f2:	d908      	bls.n	14706 <_fwalk_reent+0x3e>
   146f4:	220e      	movs	r2, #14
   146f6:	5eab      	ldrsh	r3, [r5, r2]
   146f8:	3301      	adds	r3, #1
   146fa:	d004      	beq.n	14706 <_fwalk_reent+0x3e>
   146fc:	0029      	movs	r1, r5
   146fe:	0038      	movs	r0, r7
   14700:	9b01      	ldr	r3, [sp, #4]
   14702:	4798      	blx	r3
   14704:	4306      	orrs	r6, r0
   14706:	3568      	adds	r5, #104	; 0x68
   14708:	e7eb      	b.n	146e2 <_fwalk_reent+0x1a>

0001470a <__locale_ctype_ptr_l>:
   1470a:	30ec      	adds	r0, #236	; 0xec
   1470c:	6800      	ldr	r0, [r0, #0]
   1470e:	4770      	bx	lr

00014710 <__swhatbuf_r>:
   14710:	b570      	push	{r4, r5, r6, lr}
   14712:	000e      	movs	r6, r1
   14714:	001d      	movs	r5, r3
   14716:	230e      	movs	r3, #14
   14718:	5ec9      	ldrsh	r1, [r1, r3]
   1471a:	b090      	sub	sp, #64	; 0x40
   1471c:	0014      	movs	r4, r2
   1471e:	2900      	cmp	r1, #0
   14720:	da07      	bge.n	14732 <__swhatbuf_r+0x22>
   14722:	2300      	movs	r3, #0
   14724:	602b      	str	r3, [r5, #0]
   14726:	89b3      	ldrh	r3, [r6, #12]
   14728:	061b      	lsls	r3, r3, #24
   1472a:	d411      	bmi.n	14750 <__swhatbuf_r+0x40>
   1472c:	2380      	movs	r3, #128	; 0x80
   1472e:	00db      	lsls	r3, r3, #3
   14730:	e00f      	b.n	14752 <__swhatbuf_r+0x42>
   14732:	aa01      	add	r2, sp, #4
   14734:	f000 fd4c 	bl	151d0 <_fstat_r>
   14738:	2800      	cmp	r0, #0
   1473a:	dbf2      	blt.n	14722 <__swhatbuf_r+0x12>
   1473c:	22f0      	movs	r2, #240	; 0xf0
   1473e:	9b02      	ldr	r3, [sp, #8]
   14740:	0212      	lsls	r2, r2, #8
   14742:	4013      	ands	r3, r2
   14744:	4a05      	ldr	r2, [pc, #20]	; (1475c <__swhatbuf_r+0x4c>)
   14746:	189b      	adds	r3, r3, r2
   14748:	425a      	negs	r2, r3
   1474a:	4153      	adcs	r3, r2
   1474c:	602b      	str	r3, [r5, #0]
   1474e:	e7ed      	b.n	1472c <__swhatbuf_r+0x1c>
   14750:	2340      	movs	r3, #64	; 0x40
   14752:	2000      	movs	r0, #0
   14754:	6023      	str	r3, [r4, #0]
   14756:	b010      	add	sp, #64	; 0x40
   14758:	bd70      	pop	{r4, r5, r6, pc}
   1475a:	46c0      	nop			; (mov r8, r8)
   1475c:	ffffe000 	.word	0xffffe000

00014760 <__smakebuf_r>:
   14760:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   14762:	2602      	movs	r6, #2
   14764:	898b      	ldrh	r3, [r1, #12]
   14766:	0005      	movs	r5, r0
   14768:	000c      	movs	r4, r1
   1476a:	4233      	tst	r3, r6
   1476c:	d006      	beq.n	1477c <__smakebuf_r+0x1c>
   1476e:	0023      	movs	r3, r4
   14770:	3347      	adds	r3, #71	; 0x47
   14772:	6023      	str	r3, [r4, #0]
   14774:	6123      	str	r3, [r4, #16]
   14776:	2301      	movs	r3, #1
   14778:	6163      	str	r3, [r4, #20]
   1477a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   1477c:	ab01      	add	r3, sp, #4
   1477e:	466a      	mov	r2, sp
   14780:	f7ff ffc6 	bl	14710 <__swhatbuf_r>
   14784:	9900      	ldr	r1, [sp, #0]
   14786:	0007      	movs	r7, r0
   14788:	0028      	movs	r0, r5
   1478a:	f7ff fa8b 	bl	13ca4 <_malloc_r>
   1478e:	2800      	cmp	r0, #0
   14790:	d106      	bne.n	147a0 <__smakebuf_r+0x40>
   14792:	220c      	movs	r2, #12
   14794:	5ea3      	ldrsh	r3, [r4, r2]
   14796:	059a      	lsls	r2, r3, #22
   14798:	d4ef      	bmi.n	1477a <__smakebuf_r+0x1a>
   1479a:	431e      	orrs	r6, r3
   1479c:	81a6      	strh	r6, [r4, #12]
   1479e:	e7e6      	b.n	1476e <__smakebuf_r+0xe>
   147a0:	4b0d      	ldr	r3, [pc, #52]	; (147d8 <__smakebuf_r+0x78>)
   147a2:	62ab      	str	r3, [r5, #40]	; 0x28
   147a4:	2380      	movs	r3, #128	; 0x80
   147a6:	89a2      	ldrh	r2, [r4, #12]
   147a8:	6020      	str	r0, [r4, #0]
   147aa:	4313      	orrs	r3, r2
   147ac:	81a3      	strh	r3, [r4, #12]
   147ae:	9b00      	ldr	r3, [sp, #0]
   147b0:	6120      	str	r0, [r4, #16]
   147b2:	6163      	str	r3, [r4, #20]
   147b4:	9b01      	ldr	r3, [sp, #4]
   147b6:	2b00      	cmp	r3, #0
   147b8:	d00a      	beq.n	147d0 <__smakebuf_r+0x70>
   147ba:	230e      	movs	r3, #14
   147bc:	5ee1      	ldrsh	r1, [r4, r3]
   147be:	0028      	movs	r0, r5
   147c0:	f000 fd18 	bl	151f4 <_isatty_r>
   147c4:	2800      	cmp	r0, #0
   147c6:	d003      	beq.n	147d0 <__smakebuf_r+0x70>
   147c8:	2301      	movs	r3, #1
   147ca:	89a2      	ldrh	r2, [r4, #12]
   147cc:	4313      	orrs	r3, r2
   147ce:	81a3      	strh	r3, [r4, #12]
   147d0:	89a0      	ldrh	r0, [r4, #12]
   147d2:	4338      	orrs	r0, r7
   147d4:	81a0      	strh	r0, [r4, #12]
   147d6:	e7d0      	b.n	1477a <__smakebuf_r+0x1a>
   147d8:	0001455d 	.word	0x0001455d

000147dc <__ascii_mbtowc>:
   147dc:	b082      	sub	sp, #8
   147de:	2900      	cmp	r1, #0
   147e0:	d100      	bne.n	147e4 <__ascii_mbtowc+0x8>
   147e2:	a901      	add	r1, sp, #4
   147e4:	1e10      	subs	r0, r2, #0
   147e6:	d006      	beq.n	147f6 <__ascii_mbtowc+0x1a>
   147e8:	2b00      	cmp	r3, #0
   147ea:	d006      	beq.n	147fa <__ascii_mbtowc+0x1e>
   147ec:	7813      	ldrb	r3, [r2, #0]
   147ee:	600b      	str	r3, [r1, #0]
   147f0:	7810      	ldrb	r0, [r2, #0]
   147f2:	1e43      	subs	r3, r0, #1
   147f4:	4198      	sbcs	r0, r3
   147f6:	b002      	add	sp, #8
   147f8:	4770      	bx	lr
   147fa:	2002      	movs	r0, #2
   147fc:	4240      	negs	r0, r0
   147fe:	e7fa      	b.n	147f6 <__ascii_mbtowc+0x1a>

00014800 <__malloc_lock>:
   14800:	4770      	bx	lr

00014802 <__malloc_unlock>:
   14802:	4770      	bx	lr

00014804 <__ssputs_r>:
   14804:	b5f0      	push	{r4, r5, r6, r7, lr}
   14806:	688e      	ldr	r6, [r1, #8]
   14808:	b085      	sub	sp, #20
   1480a:	0007      	movs	r7, r0
   1480c:	000c      	movs	r4, r1
   1480e:	9203      	str	r2, [sp, #12]
   14810:	9301      	str	r3, [sp, #4]
   14812:	429e      	cmp	r6, r3
   14814:	d839      	bhi.n	1488a <__ssputs_r+0x86>
   14816:	2390      	movs	r3, #144	; 0x90
   14818:	898a      	ldrh	r2, [r1, #12]
   1481a:	00db      	lsls	r3, r3, #3
   1481c:	421a      	tst	r2, r3
   1481e:	d034      	beq.n	1488a <__ssputs_r+0x86>
   14820:	2503      	movs	r5, #3
   14822:	6909      	ldr	r1, [r1, #16]
   14824:	6823      	ldr	r3, [r4, #0]
   14826:	1a5b      	subs	r3, r3, r1
   14828:	9302      	str	r3, [sp, #8]
   1482a:	6963      	ldr	r3, [r4, #20]
   1482c:	9802      	ldr	r0, [sp, #8]
   1482e:	435d      	muls	r5, r3
   14830:	0feb      	lsrs	r3, r5, #31
   14832:	195d      	adds	r5, r3, r5
   14834:	9b01      	ldr	r3, [sp, #4]
   14836:	106d      	asrs	r5, r5, #1
   14838:	3301      	adds	r3, #1
   1483a:	181b      	adds	r3, r3, r0
   1483c:	42ab      	cmp	r3, r5
   1483e:	d900      	bls.n	14842 <__ssputs_r+0x3e>
   14840:	001d      	movs	r5, r3
   14842:	0553      	lsls	r3, r2, #21
   14844:	d532      	bpl.n	148ac <__ssputs_r+0xa8>
   14846:	0029      	movs	r1, r5
   14848:	0038      	movs	r0, r7
   1484a:	f7ff fa2b 	bl	13ca4 <_malloc_r>
   1484e:	1e06      	subs	r6, r0, #0
   14850:	d109      	bne.n	14866 <__ssputs_r+0x62>
   14852:	230c      	movs	r3, #12
   14854:	603b      	str	r3, [r7, #0]
   14856:	2340      	movs	r3, #64	; 0x40
   14858:	2001      	movs	r0, #1
   1485a:	89a2      	ldrh	r2, [r4, #12]
   1485c:	4240      	negs	r0, r0
   1485e:	4313      	orrs	r3, r2
   14860:	81a3      	strh	r3, [r4, #12]
   14862:	b005      	add	sp, #20
   14864:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14866:	9a02      	ldr	r2, [sp, #8]
   14868:	6921      	ldr	r1, [r4, #16]
   1486a:	f7ff f9ad 	bl	13bc8 <memcpy>
   1486e:	89a3      	ldrh	r3, [r4, #12]
   14870:	4a14      	ldr	r2, [pc, #80]	; (148c4 <__ssputs_r+0xc0>)
   14872:	401a      	ands	r2, r3
   14874:	2380      	movs	r3, #128	; 0x80
   14876:	4313      	orrs	r3, r2
   14878:	81a3      	strh	r3, [r4, #12]
   1487a:	9b02      	ldr	r3, [sp, #8]
   1487c:	6126      	str	r6, [r4, #16]
   1487e:	18f6      	adds	r6, r6, r3
   14880:	6026      	str	r6, [r4, #0]
   14882:	6165      	str	r5, [r4, #20]
   14884:	9e01      	ldr	r6, [sp, #4]
   14886:	1aed      	subs	r5, r5, r3
   14888:	60a5      	str	r5, [r4, #8]
   1488a:	9b01      	ldr	r3, [sp, #4]
   1488c:	42b3      	cmp	r3, r6
   1488e:	d200      	bcs.n	14892 <__ssputs_r+0x8e>
   14890:	001e      	movs	r6, r3
   14892:	0032      	movs	r2, r6
   14894:	9903      	ldr	r1, [sp, #12]
   14896:	6820      	ldr	r0, [r4, #0]
   14898:	f7ff f99f 	bl	13bda <memmove>
   1489c:	68a3      	ldr	r3, [r4, #8]
   1489e:	2000      	movs	r0, #0
   148a0:	1b9b      	subs	r3, r3, r6
   148a2:	60a3      	str	r3, [r4, #8]
   148a4:	6823      	ldr	r3, [r4, #0]
   148a6:	199e      	adds	r6, r3, r6
   148a8:	6026      	str	r6, [r4, #0]
   148aa:	e7da      	b.n	14862 <__ssputs_r+0x5e>
   148ac:	002a      	movs	r2, r5
   148ae:	0038      	movs	r0, r7
   148b0:	f000 fcd1 	bl	15256 <_realloc_r>
   148b4:	1e06      	subs	r6, r0, #0
   148b6:	d1e0      	bne.n	1487a <__ssputs_r+0x76>
   148b8:	6921      	ldr	r1, [r4, #16]
   148ba:	0038      	movs	r0, r7
   148bc:	f7ff f9a8 	bl	13c10 <_free_r>
   148c0:	e7c7      	b.n	14852 <__ssputs_r+0x4e>
   148c2:	46c0      	nop			; (mov r8, r8)
   148c4:	fffffb7f 	.word	0xfffffb7f

000148c8 <_svfiprintf_r>:
   148c8:	b5f0      	push	{r4, r5, r6, r7, lr}
   148ca:	b09f      	sub	sp, #124	; 0x7c
   148cc:	9002      	str	r0, [sp, #8]
   148ce:	9305      	str	r3, [sp, #20]
   148d0:	898b      	ldrh	r3, [r1, #12]
   148d2:	000f      	movs	r7, r1
   148d4:	0016      	movs	r6, r2
   148d6:	061b      	lsls	r3, r3, #24
   148d8:	d511      	bpl.n	148fe <_svfiprintf_r+0x36>
   148da:	690b      	ldr	r3, [r1, #16]
   148dc:	2b00      	cmp	r3, #0
   148de:	d10e      	bne.n	148fe <_svfiprintf_r+0x36>
   148e0:	2140      	movs	r1, #64	; 0x40
   148e2:	f7ff f9df 	bl	13ca4 <_malloc_r>
   148e6:	6038      	str	r0, [r7, #0]
   148e8:	6138      	str	r0, [r7, #16]
   148ea:	2800      	cmp	r0, #0
   148ec:	d105      	bne.n	148fa <_svfiprintf_r+0x32>
   148ee:	230c      	movs	r3, #12
   148f0:	9a02      	ldr	r2, [sp, #8]
   148f2:	3801      	subs	r0, #1
   148f4:	6013      	str	r3, [r2, #0]
   148f6:	b01f      	add	sp, #124	; 0x7c
   148f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   148fa:	2340      	movs	r3, #64	; 0x40
   148fc:	617b      	str	r3, [r7, #20]
   148fe:	2300      	movs	r3, #0
   14900:	ad06      	add	r5, sp, #24
   14902:	616b      	str	r3, [r5, #20]
   14904:	3320      	adds	r3, #32
   14906:	766b      	strb	r3, [r5, #25]
   14908:	3310      	adds	r3, #16
   1490a:	76ab      	strb	r3, [r5, #26]
   1490c:	0034      	movs	r4, r6
   1490e:	7823      	ldrb	r3, [r4, #0]
   14910:	2b00      	cmp	r3, #0
   14912:	d147      	bne.n	149a4 <_svfiprintf_r+0xdc>
   14914:	1ba3      	subs	r3, r4, r6
   14916:	9304      	str	r3, [sp, #16]
   14918:	d00d      	beq.n	14936 <_svfiprintf_r+0x6e>
   1491a:	1ba3      	subs	r3, r4, r6
   1491c:	0032      	movs	r2, r6
   1491e:	0039      	movs	r1, r7
   14920:	9802      	ldr	r0, [sp, #8]
   14922:	f7ff ff6f 	bl	14804 <__ssputs_r>
   14926:	1c43      	adds	r3, r0, #1
   14928:	d100      	bne.n	1492c <_svfiprintf_r+0x64>
   1492a:	e0b5      	b.n	14a98 <_svfiprintf_r+0x1d0>
   1492c:	696a      	ldr	r2, [r5, #20]
   1492e:	9b04      	ldr	r3, [sp, #16]
   14930:	4694      	mov	ip, r2
   14932:	4463      	add	r3, ip
   14934:	616b      	str	r3, [r5, #20]
   14936:	7823      	ldrb	r3, [r4, #0]
   14938:	2b00      	cmp	r3, #0
   1493a:	d100      	bne.n	1493e <_svfiprintf_r+0x76>
   1493c:	e0ac      	b.n	14a98 <_svfiprintf_r+0x1d0>
   1493e:	2201      	movs	r2, #1
   14940:	2300      	movs	r3, #0
   14942:	4252      	negs	r2, r2
   14944:	606a      	str	r2, [r5, #4]
   14946:	a902      	add	r1, sp, #8
   14948:	3254      	adds	r2, #84	; 0x54
   1494a:	1852      	adds	r2, r2, r1
   1494c:	3401      	adds	r4, #1
   1494e:	602b      	str	r3, [r5, #0]
   14950:	60eb      	str	r3, [r5, #12]
   14952:	60ab      	str	r3, [r5, #8]
   14954:	7013      	strb	r3, [r2, #0]
   14956:	65ab      	str	r3, [r5, #88]	; 0x58
   14958:	4e58      	ldr	r6, [pc, #352]	; (14abc <_svfiprintf_r+0x1f4>)
   1495a:	2205      	movs	r2, #5
   1495c:	7821      	ldrb	r1, [r4, #0]
   1495e:	0030      	movs	r0, r6
   14960:	f000 fc6e 	bl	15240 <memchr>
   14964:	1c62      	adds	r2, r4, #1
   14966:	2800      	cmp	r0, #0
   14968:	d120      	bne.n	149ac <_svfiprintf_r+0xe4>
   1496a:	6829      	ldr	r1, [r5, #0]
   1496c:	06cb      	lsls	r3, r1, #27
   1496e:	d504      	bpl.n	1497a <_svfiprintf_r+0xb2>
   14970:	2353      	movs	r3, #83	; 0x53
   14972:	ae02      	add	r6, sp, #8
   14974:	3020      	adds	r0, #32
   14976:	199b      	adds	r3, r3, r6
   14978:	7018      	strb	r0, [r3, #0]
   1497a:	070b      	lsls	r3, r1, #28
   1497c:	d504      	bpl.n	14988 <_svfiprintf_r+0xc0>
   1497e:	2353      	movs	r3, #83	; 0x53
   14980:	202b      	movs	r0, #43	; 0x2b
   14982:	ae02      	add	r6, sp, #8
   14984:	199b      	adds	r3, r3, r6
   14986:	7018      	strb	r0, [r3, #0]
   14988:	7823      	ldrb	r3, [r4, #0]
   1498a:	2b2a      	cmp	r3, #42	; 0x2a
   1498c:	d016      	beq.n	149bc <_svfiprintf_r+0xf4>
   1498e:	2000      	movs	r0, #0
   14990:	210a      	movs	r1, #10
   14992:	9b09      	ldr	r3, [sp, #36]	; 0x24
   14994:	7822      	ldrb	r2, [r4, #0]
   14996:	3a30      	subs	r2, #48	; 0x30
   14998:	2a09      	cmp	r2, #9
   1499a:	d955      	bls.n	14a48 <_svfiprintf_r+0x180>
   1499c:	2800      	cmp	r0, #0
   1499e:	d015      	beq.n	149cc <_svfiprintf_r+0x104>
   149a0:	9309      	str	r3, [sp, #36]	; 0x24
   149a2:	e013      	b.n	149cc <_svfiprintf_r+0x104>
   149a4:	2b25      	cmp	r3, #37	; 0x25
   149a6:	d0b5      	beq.n	14914 <_svfiprintf_r+0x4c>
   149a8:	3401      	adds	r4, #1
   149aa:	e7b0      	b.n	1490e <_svfiprintf_r+0x46>
   149ac:	2301      	movs	r3, #1
   149ae:	1b80      	subs	r0, r0, r6
   149b0:	4083      	lsls	r3, r0
   149b2:	6829      	ldr	r1, [r5, #0]
   149b4:	0014      	movs	r4, r2
   149b6:	430b      	orrs	r3, r1
   149b8:	602b      	str	r3, [r5, #0]
   149ba:	e7cd      	b.n	14958 <_svfiprintf_r+0x90>
   149bc:	9b05      	ldr	r3, [sp, #20]
   149be:	1d18      	adds	r0, r3, #4
   149c0:	681b      	ldr	r3, [r3, #0]
   149c2:	9005      	str	r0, [sp, #20]
   149c4:	2b00      	cmp	r3, #0
   149c6:	db39      	blt.n	14a3c <_svfiprintf_r+0x174>
   149c8:	9309      	str	r3, [sp, #36]	; 0x24
   149ca:	0014      	movs	r4, r2
   149cc:	7823      	ldrb	r3, [r4, #0]
   149ce:	2b2e      	cmp	r3, #46	; 0x2e
   149d0:	d10b      	bne.n	149ea <_svfiprintf_r+0x122>
   149d2:	7863      	ldrb	r3, [r4, #1]
   149d4:	1c62      	adds	r2, r4, #1
   149d6:	2b2a      	cmp	r3, #42	; 0x2a
   149d8:	d13e      	bne.n	14a58 <_svfiprintf_r+0x190>
   149da:	9b05      	ldr	r3, [sp, #20]
   149dc:	3402      	adds	r4, #2
   149de:	1d1a      	adds	r2, r3, #4
   149e0:	681b      	ldr	r3, [r3, #0]
   149e2:	9205      	str	r2, [sp, #20]
   149e4:	2b00      	cmp	r3, #0
   149e6:	db34      	blt.n	14a52 <_svfiprintf_r+0x18a>
   149e8:	9307      	str	r3, [sp, #28]
   149ea:	4e35      	ldr	r6, [pc, #212]	; (14ac0 <_svfiprintf_r+0x1f8>)
   149ec:	7821      	ldrb	r1, [r4, #0]
   149ee:	2203      	movs	r2, #3
   149f0:	0030      	movs	r0, r6
   149f2:	f000 fc25 	bl	15240 <memchr>
   149f6:	2800      	cmp	r0, #0
   149f8:	d006      	beq.n	14a08 <_svfiprintf_r+0x140>
   149fa:	2340      	movs	r3, #64	; 0x40
   149fc:	1b80      	subs	r0, r0, r6
   149fe:	4083      	lsls	r3, r0
   14a00:	682a      	ldr	r2, [r5, #0]
   14a02:	3401      	adds	r4, #1
   14a04:	4313      	orrs	r3, r2
   14a06:	602b      	str	r3, [r5, #0]
   14a08:	7821      	ldrb	r1, [r4, #0]
   14a0a:	2206      	movs	r2, #6
   14a0c:	482d      	ldr	r0, [pc, #180]	; (14ac4 <_svfiprintf_r+0x1fc>)
   14a0e:	1c66      	adds	r6, r4, #1
   14a10:	7629      	strb	r1, [r5, #24]
   14a12:	f000 fc15 	bl	15240 <memchr>
   14a16:	2800      	cmp	r0, #0
   14a18:	d046      	beq.n	14aa8 <_svfiprintf_r+0x1e0>
   14a1a:	4b2b      	ldr	r3, [pc, #172]	; (14ac8 <_svfiprintf_r+0x200>)
   14a1c:	2b00      	cmp	r3, #0
   14a1e:	d12f      	bne.n	14a80 <_svfiprintf_r+0x1b8>
   14a20:	6829      	ldr	r1, [r5, #0]
   14a22:	9b05      	ldr	r3, [sp, #20]
   14a24:	2207      	movs	r2, #7
   14a26:	05c9      	lsls	r1, r1, #23
   14a28:	d528      	bpl.n	14a7c <_svfiprintf_r+0x1b4>
   14a2a:	189b      	adds	r3, r3, r2
   14a2c:	4393      	bics	r3, r2
   14a2e:	3308      	adds	r3, #8
   14a30:	9305      	str	r3, [sp, #20]
   14a32:	696b      	ldr	r3, [r5, #20]
   14a34:	9a03      	ldr	r2, [sp, #12]
   14a36:	189b      	adds	r3, r3, r2
   14a38:	616b      	str	r3, [r5, #20]
   14a3a:	e767      	b.n	1490c <_svfiprintf_r+0x44>
   14a3c:	425b      	negs	r3, r3
   14a3e:	60eb      	str	r3, [r5, #12]
   14a40:	2302      	movs	r3, #2
   14a42:	430b      	orrs	r3, r1
   14a44:	602b      	str	r3, [r5, #0]
   14a46:	e7c0      	b.n	149ca <_svfiprintf_r+0x102>
   14a48:	434b      	muls	r3, r1
   14a4a:	3401      	adds	r4, #1
   14a4c:	189b      	adds	r3, r3, r2
   14a4e:	2001      	movs	r0, #1
   14a50:	e7a0      	b.n	14994 <_svfiprintf_r+0xcc>
   14a52:	2301      	movs	r3, #1
   14a54:	425b      	negs	r3, r3
   14a56:	e7c7      	b.n	149e8 <_svfiprintf_r+0x120>
   14a58:	2300      	movs	r3, #0
   14a5a:	0014      	movs	r4, r2
   14a5c:	200a      	movs	r0, #10
   14a5e:	001a      	movs	r2, r3
   14a60:	606b      	str	r3, [r5, #4]
   14a62:	7821      	ldrb	r1, [r4, #0]
   14a64:	3930      	subs	r1, #48	; 0x30
   14a66:	2909      	cmp	r1, #9
   14a68:	d903      	bls.n	14a72 <_svfiprintf_r+0x1aa>
   14a6a:	2b00      	cmp	r3, #0
   14a6c:	d0bd      	beq.n	149ea <_svfiprintf_r+0x122>
   14a6e:	9207      	str	r2, [sp, #28]
   14a70:	e7bb      	b.n	149ea <_svfiprintf_r+0x122>
   14a72:	4342      	muls	r2, r0
   14a74:	3401      	adds	r4, #1
   14a76:	1852      	adds	r2, r2, r1
   14a78:	2301      	movs	r3, #1
   14a7a:	e7f2      	b.n	14a62 <_svfiprintf_r+0x19a>
   14a7c:	3307      	adds	r3, #7
   14a7e:	e7d5      	b.n	14a2c <_svfiprintf_r+0x164>
   14a80:	ab05      	add	r3, sp, #20
   14a82:	9300      	str	r3, [sp, #0]
   14a84:	003a      	movs	r2, r7
   14a86:	4b11      	ldr	r3, [pc, #68]	; (14acc <_svfiprintf_r+0x204>)
   14a88:	0029      	movs	r1, r5
   14a8a:	9802      	ldr	r0, [sp, #8]
   14a8c:	e000      	b.n	14a90 <_svfiprintf_r+0x1c8>
   14a8e:	bf00      	nop
   14a90:	9003      	str	r0, [sp, #12]
   14a92:	9b03      	ldr	r3, [sp, #12]
   14a94:	3301      	adds	r3, #1
   14a96:	d1cc      	bne.n	14a32 <_svfiprintf_r+0x16a>
   14a98:	89bb      	ldrh	r3, [r7, #12]
   14a9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
   14a9c:	065b      	lsls	r3, r3, #25
   14a9e:	d400      	bmi.n	14aa2 <_svfiprintf_r+0x1da>
   14aa0:	e729      	b.n	148f6 <_svfiprintf_r+0x2e>
   14aa2:	2001      	movs	r0, #1
   14aa4:	4240      	negs	r0, r0
   14aa6:	e726      	b.n	148f6 <_svfiprintf_r+0x2e>
   14aa8:	ab05      	add	r3, sp, #20
   14aaa:	9300      	str	r3, [sp, #0]
   14aac:	003a      	movs	r2, r7
   14aae:	4b07      	ldr	r3, [pc, #28]	; (14acc <_svfiprintf_r+0x204>)
   14ab0:	0029      	movs	r1, r5
   14ab2:	9802      	ldr	r0, [sp, #8]
   14ab4:	f000 f9be 	bl	14e34 <_printf_i>
   14ab8:	e7ea      	b.n	14a90 <_svfiprintf_r+0x1c8>
   14aba:	46c0      	nop			; (mov r8, r8)
   14abc:	00016dce 	.word	0x00016dce
   14ac0:	00016dd4 	.word	0x00016dd4
   14ac4:	00016dd8 	.word	0x00016dd8
   14ac8:	00000000 	.word	0x00000000
   14acc:	00014805 	.word	0x00014805

00014ad0 <__sfputc_r>:
   14ad0:	6893      	ldr	r3, [r2, #8]
   14ad2:	b510      	push	{r4, lr}
   14ad4:	3b01      	subs	r3, #1
   14ad6:	6093      	str	r3, [r2, #8]
   14ad8:	2b00      	cmp	r3, #0
   14ada:	da05      	bge.n	14ae8 <__sfputc_r+0x18>
   14adc:	6994      	ldr	r4, [r2, #24]
   14ade:	42a3      	cmp	r3, r4
   14ae0:	db08      	blt.n	14af4 <__sfputc_r+0x24>
   14ae2:	b2cb      	uxtb	r3, r1
   14ae4:	2b0a      	cmp	r3, #10
   14ae6:	d005      	beq.n	14af4 <__sfputc_r+0x24>
   14ae8:	6813      	ldr	r3, [r2, #0]
   14aea:	1c58      	adds	r0, r3, #1
   14aec:	6010      	str	r0, [r2, #0]
   14aee:	7019      	strb	r1, [r3, #0]
   14af0:	b2c8      	uxtb	r0, r1
   14af2:	bd10      	pop	{r4, pc}
   14af4:	f7ff fbb0 	bl	14258 <__swbuf_r>
   14af8:	e7fb      	b.n	14af2 <__sfputc_r+0x22>

00014afa <__sfputs_r>:
   14afa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14afc:	0006      	movs	r6, r0
   14afe:	000f      	movs	r7, r1
   14b00:	0014      	movs	r4, r2
   14b02:	18d5      	adds	r5, r2, r3
   14b04:	42ac      	cmp	r4, r5
   14b06:	d101      	bne.n	14b0c <__sfputs_r+0x12>
   14b08:	2000      	movs	r0, #0
   14b0a:	e007      	b.n	14b1c <__sfputs_r+0x22>
   14b0c:	7821      	ldrb	r1, [r4, #0]
   14b0e:	003a      	movs	r2, r7
   14b10:	0030      	movs	r0, r6
   14b12:	f7ff ffdd 	bl	14ad0 <__sfputc_r>
   14b16:	3401      	adds	r4, #1
   14b18:	1c43      	adds	r3, r0, #1
   14b1a:	d1f3      	bne.n	14b04 <__sfputs_r+0xa>
   14b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00014b20 <_vfiprintf_r>:
   14b20:	b5f0      	push	{r4, r5, r6, r7, lr}
   14b22:	b09f      	sub	sp, #124	; 0x7c
   14b24:	0006      	movs	r6, r0
   14b26:	000f      	movs	r7, r1
   14b28:	0014      	movs	r4, r2
   14b2a:	9305      	str	r3, [sp, #20]
   14b2c:	2800      	cmp	r0, #0
   14b2e:	d004      	beq.n	14b3a <_vfiprintf_r+0x1a>
   14b30:	6983      	ldr	r3, [r0, #24]
   14b32:	2b00      	cmp	r3, #0
   14b34:	d101      	bne.n	14b3a <_vfiprintf_r+0x1a>
   14b36:	f7ff fd53 	bl	145e0 <__sinit>
   14b3a:	4b7f      	ldr	r3, [pc, #508]	; (14d38 <_vfiprintf_r+0x218>)
   14b3c:	429f      	cmp	r7, r3
   14b3e:	d15c      	bne.n	14bfa <_vfiprintf_r+0xda>
   14b40:	6877      	ldr	r7, [r6, #4]
   14b42:	89bb      	ldrh	r3, [r7, #12]
   14b44:	071b      	lsls	r3, r3, #28
   14b46:	d562      	bpl.n	14c0e <_vfiprintf_r+0xee>
   14b48:	693b      	ldr	r3, [r7, #16]
   14b4a:	2b00      	cmp	r3, #0
   14b4c:	d05f      	beq.n	14c0e <_vfiprintf_r+0xee>
   14b4e:	2300      	movs	r3, #0
   14b50:	ad06      	add	r5, sp, #24
   14b52:	616b      	str	r3, [r5, #20]
   14b54:	3320      	adds	r3, #32
   14b56:	766b      	strb	r3, [r5, #25]
   14b58:	3310      	adds	r3, #16
   14b5a:	76ab      	strb	r3, [r5, #26]
   14b5c:	9402      	str	r4, [sp, #8]
   14b5e:	9c02      	ldr	r4, [sp, #8]
   14b60:	7823      	ldrb	r3, [r4, #0]
   14b62:	2b00      	cmp	r3, #0
   14b64:	d15d      	bne.n	14c22 <_vfiprintf_r+0x102>
   14b66:	9b02      	ldr	r3, [sp, #8]
   14b68:	1ae3      	subs	r3, r4, r3
   14b6a:	9304      	str	r3, [sp, #16]
   14b6c:	d00d      	beq.n	14b8a <_vfiprintf_r+0x6a>
   14b6e:	9b04      	ldr	r3, [sp, #16]
   14b70:	9a02      	ldr	r2, [sp, #8]
   14b72:	0039      	movs	r1, r7
   14b74:	0030      	movs	r0, r6
   14b76:	f7ff ffc0 	bl	14afa <__sfputs_r>
   14b7a:	1c43      	adds	r3, r0, #1
   14b7c:	d100      	bne.n	14b80 <_vfiprintf_r+0x60>
   14b7e:	e0cc      	b.n	14d1a <_vfiprintf_r+0x1fa>
   14b80:	696a      	ldr	r2, [r5, #20]
   14b82:	9b04      	ldr	r3, [sp, #16]
   14b84:	4694      	mov	ip, r2
   14b86:	4463      	add	r3, ip
   14b88:	616b      	str	r3, [r5, #20]
   14b8a:	7823      	ldrb	r3, [r4, #0]
   14b8c:	2b00      	cmp	r3, #0
   14b8e:	d100      	bne.n	14b92 <_vfiprintf_r+0x72>
   14b90:	e0c3      	b.n	14d1a <_vfiprintf_r+0x1fa>
   14b92:	2201      	movs	r2, #1
   14b94:	2300      	movs	r3, #0
   14b96:	4252      	negs	r2, r2
   14b98:	606a      	str	r2, [r5, #4]
   14b9a:	a902      	add	r1, sp, #8
   14b9c:	3254      	adds	r2, #84	; 0x54
   14b9e:	1852      	adds	r2, r2, r1
   14ba0:	3401      	adds	r4, #1
   14ba2:	602b      	str	r3, [r5, #0]
   14ba4:	60eb      	str	r3, [r5, #12]
   14ba6:	60ab      	str	r3, [r5, #8]
   14ba8:	7013      	strb	r3, [r2, #0]
   14baa:	65ab      	str	r3, [r5, #88]	; 0x58
   14bac:	7821      	ldrb	r1, [r4, #0]
   14bae:	2205      	movs	r2, #5
   14bb0:	4862      	ldr	r0, [pc, #392]	; (14d3c <_vfiprintf_r+0x21c>)
   14bb2:	f000 fb45 	bl	15240 <memchr>
   14bb6:	1c63      	adds	r3, r4, #1
   14bb8:	469c      	mov	ip, r3
   14bba:	2800      	cmp	r0, #0
   14bbc:	d135      	bne.n	14c2a <_vfiprintf_r+0x10a>
   14bbe:	6829      	ldr	r1, [r5, #0]
   14bc0:	06cb      	lsls	r3, r1, #27
   14bc2:	d504      	bpl.n	14bce <_vfiprintf_r+0xae>
   14bc4:	2353      	movs	r3, #83	; 0x53
   14bc6:	aa02      	add	r2, sp, #8
   14bc8:	3020      	adds	r0, #32
   14bca:	189b      	adds	r3, r3, r2
   14bcc:	7018      	strb	r0, [r3, #0]
   14bce:	070b      	lsls	r3, r1, #28
   14bd0:	d504      	bpl.n	14bdc <_vfiprintf_r+0xbc>
   14bd2:	2353      	movs	r3, #83	; 0x53
   14bd4:	202b      	movs	r0, #43	; 0x2b
   14bd6:	aa02      	add	r2, sp, #8
   14bd8:	189b      	adds	r3, r3, r2
   14bda:	7018      	strb	r0, [r3, #0]
   14bdc:	7823      	ldrb	r3, [r4, #0]
   14bde:	2b2a      	cmp	r3, #42	; 0x2a
   14be0:	d02c      	beq.n	14c3c <_vfiprintf_r+0x11c>
   14be2:	2000      	movs	r0, #0
   14be4:	210a      	movs	r1, #10
   14be6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   14be8:	7822      	ldrb	r2, [r4, #0]
   14bea:	3a30      	subs	r2, #48	; 0x30
   14bec:	2a09      	cmp	r2, #9
   14bee:	d800      	bhi.n	14bf2 <_vfiprintf_r+0xd2>
   14bf0:	e06b      	b.n	14cca <_vfiprintf_r+0x1aa>
   14bf2:	2800      	cmp	r0, #0
   14bf4:	d02a      	beq.n	14c4c <_vfiprintf_r+0x12c>
   14bf6:	9309      	str	r3, [sp, #36]	; 0x24
   14bf8:	e028      	b.n	14c4c <_vfiprintf_r+0x12c>
   14bfa:	4b51      	ldr	r3, [pc, #324]	; (14d40 <_vfiprintf_r+0x220>)
   14bfc:	429f      	cmp	r7, r3
   14bfe:	d101      	bne.n	14c04 <_vfiprintf_r+0xe4>
   14c00:	68b7      	ldr	r7, [r6, #8]
   14c02:	e79e      	b.n	14b42 <_vfiprintf_r+0x22>
   14c04:	4b4f      	ldr	r3, [pc, #316]	; (14d44 <_vfiprintf_r+0x224>)
   14c06:	429f      	cmp	r7, r3
   14c08:	d19b      	bne.n	14b42 <_vfiprintf_r+0x22>
   14c0a:	68f7      	ldr	r7, [r6, #12]
   14c0c:	e799      	b.n	14b42 <_vfiprintf_r+0x22>
   14c0e:	0039      	movs	r1, r7
   14c10:	0030      	movs	r0, r6
   14c12:	f7ff fb77 	bl	14304 <__swsetup_r>
   14c16:	2800      	cmp	r0, #0
   14c18:	d099      	beq.n	14b4e <_vfiprintf_r+0x2e>
   14c1a:	2001      	movs	r0, #1
   14c1c:	4240      	negs	r0, r0
   14c1e:	b01f      	add	sp, #124	; 0x7c
   14c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14c22:	2b25      	cmp	r3, #37	; 0x25
   14c24:	d09f      	beq.n	14b66 <_vfiprintf_r+0x46>
   14c26:	3401      	adds	r4, #1
   14c28:	e79a      	b.n	14b60 <_vfiprintf_r+0x40>
   14c2a:	4b44      	ldr	r3, [pc, #272]	; (14d3c <_vfiprintf_r+0x21c>)
   14c2c:	6829      	ldr	r1, [r5, #0]
   14c2e:	1ac0      	subs	r0, r0, r3
   14c30:	2301      	movs	r3, #1
   14c32:	4083      	lsls	r3, r0
   14c34:	430b      	orrs	r3, r1
   14c36:	602b      	str	r3, [r5, #0]
   14c38:	4664      	mov	r4, ip
   14c3a:	e7b7      	b.n	14bac <_vfiprintf_r+0x8c>
   14c3c:	9b05      	ldr	r3, [sp, #20]
   14c3e:	1d18      	adds	r0, r3, #4
   14c40:	681b      	ldr	r3, [r3, #0]
   14c42:	9005      	str	r0, [sp, #20]
   14c44:	2b00      	cmp	r3, #0
   14c46:	db3a      	blt.n	14cbe <_vfiprintf_r+0x19e>
   14c48:	9309      	str	r3, [sp, #36]	; 0x24
   14c4a:	4664      	mov	r4, ip
   14c4c:	7823      	ldrb	r3, [r4, #0]
   14c4e:	2b2e      	cmp	r3, #46	; 0x2e
   14c50:	d10b      	bne.n	14c6a <_vfiprintf_r+0x14a>
   14c52:	7863      	ldrb	r3, [r4, #1]
   14c54:	1c62      	adds	r2, r4, #1
   14c56:	2b2a      	cmp	r3, #42	; 0x2a
   14c58:	d13f      	bne.n	14cda <_vfiprintf_r+0x1ba>
   14c5a:	9b05      	ldr	r3, [sp, #20]
   14c5c:	3402      	adds	r4, #2
   14c5e:	1d1a      	adds	r2, r3, #4
   14c60:	681b      	ldr	r3, [r3, #0]
   14c62:	9205      	str	r2, [sp, #20]
   14c64:	2b00      	cmp	r3, #0
   14c66:	db35      	blt.n	14cd4 <_vfiprintf_r+0x1b4>
   14c68:	9307      	str	r3, [sp, #28]
   14c6a:	7821      	ldrb	r1, [r4, #0]
   14c6c:	2203      	movs	r2, #3
   14c6e:	4836      	ldr	r0, [pc, #216]	; (14d48 <_vfiprintf_r+0x228>)
   14c70:	f000 fae6 	bl	15240 <memchr>
   14c74:	2800      	cmp	r0, #0
   14c76:	d007      	beq.n	14c88 <_vfiprintf_r+0x168>
   14c78:	4b33      	ldr	r3, [pc, #204]	; (14d48 <_vfiprintf_r+0x228>)
   14c7a:	682a      	ldr	r2, [r5, #0]
   14c7c:	1ac0      	subs	r0, r0, r3
   14c7e:	2340      	movs	r3, #64	; 0x40
   14c80:	4083      	lsls	r3, r0
   14c82:	4313      	orrs	r3, r2
   14c84:	602b      	str	r3, [r5, #0]
   14c86:	3401      	adds	r4, #1
   14c88:	7821      	ldrb	r1, [r4, #0]
   14c8a:	1c63      	adds	r3, r4, #1
   14c8c:	2206      	movs	r2, #6
   14c8e:	482f      	ldr	r0, [pc, #188]	; (14d4c <_vfiprintf_r+0x22c>)
   14c90:	9302      	str	r3, [sp, #8]
   14c92:	7629      	strb	r1, [r5, #24]
   14c94:	f000 fad4 	bl	15240 <memchr>
   14c98:	2800      	cmp	r0, #0
   14c9a:	d044      	beq.n	14d26 <_vfiprintf_r+0x206>
   14c9c:	4b2c      	ldr	r3, [pc, #176]	; (14d50 <_vfiprintf_r+0x230>)
   14c9e:	2b00      	cmp	r3, #0
   14ca0:	d12f      	bne.n	14d02 <_vfiprintf_r+0x1e2>
   14ca2:	6829      	ldr	r1, [r5, #0]
   14ca4:	9b05      	ldr	r3, [sp, #20]
   14ca6:	2207      	movs	r2, #7
   14ca8:	05c9      	lsls	r1, r1, #23
   14caa:	d528      	bpl.n	14cfe <_vfiprintf_r+0x1de>
   14cac:	189b      	adds	r3, r3, r2
   14cae:	4393      	bics	r3, r2
   14cb0:	3308      	adds	r3, #8
   14cb2:	9305      	str	r3, [sp, #20]
   14cb4:	696b      	ldr	r3, [r5, #20]
   14cb6:	9a03      	ldr	r2, [sp, #12]
   14cb8:	189b      	adds	r3, r3, r2
   14cba:	616b      	str	r3, [r5, #20]
   14cbc:	e74f      	b.n	14b5e <_vfiprintf_r+0x3e>
   14cbe:	425b      	negs	r3, r3
   14cc0:	60eb      	str	r3, [r5, #12]
   14cc2:	2302      	movs	r3, #2
   14cc4:	430b      	orrs	r3, r1
   14cc6:	602b      	str	r3, [r5, #0]
   14cc8:	e7bf      	b.n	14c4a <_vfiprintf_r+0x12a>
   14cca:	434b      	muls	r3, r1
   14ccc:	3401      	adds	r4, #1
   14cce:	189b      	adds	r3, r3, r2
   14cd0:	2001      	movs	r0, #1
   14cd2:	e789      	b.n	14be8 <_vfiprintf_r+0xc8>
   14cd4:	2301      	movs	r3, #1
   14cd6:	425b      	negs	r3, r3
   14cd8:	e7c6      	b.n	14c68 <_vfiprintf_r+0x148>
   14cda:	2300      	movs	r3, #0
   14cdc:	0014      	movs	r4, r2
   14cde:	200a      	movs	r0, #10
   14ce0:	001a      	movs	r2, r3
   14ce2:	606b      	str	r3, [r5, #4]
   14ce4:	7821      	ldrb	r1, [r4, #0]
   14ce6:	3930      	subs	r1, #48	; 0x30
   14ce8:	2909      	cmp	r1, #9
   14cea:	d903      	bls.n	14cf4 <_vfiprintf_r+0x1d4>
   14cec:	2b00      	cmp	r3, #0
   14cee:	d0bc      	beq.n	14c6a <_vfiprintf_r+0x14a>
   14cf0:	9207      	str	r2, [sp, #28]
   14cf2:	e7ba      	b.n	14c6a <_vfiprintf_r+0x14a>
   14cf4:	4342      	muls	r2, r0
   14cf6:	3401      	adds	r4, #1
   14cf8:	1852      	adds	r2, r2, r1
   14cfa:	2301      	movs	r3, #1
   14cfc:	e7f2      	b.n	14ce4 <_vfiprintf_r+0x1c4>
   14cfe:	3307      	adds	r3, #7
   14d00:	e7d5      	b.n	14cae <_vfiprintf_r+0x18e>
   14d02:	ab05      	add	r3, sp, #20
   14d04:	9300      	str	r3, [sp, #0]
   14d06:	003a      	movs	r2, r7
   14d08:	4b12      	ldr	r3, [pc, #72]	; (14d54 <_vfiprintf_r+0x234>)
   14d0a:	0029      	movs	r1, r5
   14d0c:	0030      	movs	r0, r6
   14d0e:	e000      	b.n	14d12 <_vfiprintf_r+0x1f2>
   14d10:	bf00      	nop
   14d12:	9003      	str	r0, [sp, #12]
   14d14:	9b03      	ldr	r3, [sp, #12]
   14d16:	3301      	adds	r3, #1
   14d18:	d1cc      	bne.n	14cb4 <_vfiprintf_r+0x194>
   14d1a:	89bb      	ldrh	r3, [r7, #12]
   14d1c:	065b      	lsls	r3, r3, #25
   14d1e:	d500      	bpl.n	14d22 <_vfiprintf_r+0x202>
   14d20:	e77b      	b.n	14c1a <_vfiprintf_r+0xfa>
   14d22:	980b      	ldr	r0, [sp, #44]	; 0x2c
   14d24:	e77b      	b.n	14c1e <_vfiprintf_r+0xfe>
   14d26:	ab05      	add	r3, sp, #20
   14d28:	9300      	str	r3, [sp, #0]
   14d2a:	003a      	movs	r2, r7
   14d2c:	4b09      	ldr	r3, [pc, #36]	; (14d54 <_vfiprintf_r+0x234>)
   14d2e:	0029      	movs	r1, r5
   14d30:	0030      	movs	r0, r6
   14d32:	f000 f87f 	bl	14e34 <_printf_i>
   14d36:	e7ec      	b.n	14d12 <_vfiprintf_r+0x1f2>
   14d38:	00016d84 	.word	0x00016d84
   14d3c:	00016dce 	.word	0x00016dce
   14d40:	00016da4 	.word	0x00016da4
   14d44:	00016d64 	.word	0x00016d64
   14d48:	00016dd4 	.word	0x00016dd4
   14d4c:	00016dd8 	.word	0x00016dd8
   14d50:	00000000 	.word	0x00000000
   14d54:	00014afb 	.word	0x00014afb

00014d58 <_printf_common>:
   14d58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   14d5a:	0015      	movs	r5, r2
   14d5c:	9301      	str	r3, [sp, #4]
   14d5e:	688a      	ldr	r2, [r1, #8]
   14d60:	690b      	ldr	r3, [r1, #16]
   14d62:	9000      	str	r0, [sp, #0]
   14d64:	000c      	movs	r4, r1
   14d66:	4293      	cmp	r3, r2
   14d68:	da00      	bge.n	14d6c <_printf_common+0x14>
   14d6a:	0013      	movs	r3, r2
   14d6c:	0022      	movs	r2, r4
   14d6e:	602b      	str	r3, [r5, #0]
   14d70:	3243      	adds	r2, #67	; 0x43
   14d72:	7812      	ldrb	r2, [r2, #0]
   14d74:	2a00      	cmp	r2, #0
   14d76:	d001      	beq.n	14d7c <_printf_common+0x24>
   14d78:	3301      	adds	r3, #1
   14d7a:	602b      	str	r3, [r5, #0]
   14d7c:	6823      	ldr	r3, [r4, #0]
   14d7e:	069b      	lsls	r3, r3, #26
   14d80:	d502      	bpl.n	14d88 <_printf_common+0x30>
   14d82:	682b      	ldr	r3, [r5, #0]
   14d84:	3302      	adds	r3, #2
   14d86:	602b      	str	r3, [r5, #0]
   14d88:	2706      	movs	r7, #6
   14d8a:	6823      	ldr	r3, [r4, #0]
   14d8c:	401f      	ands	r7, r3
   14d8e:	d027      	beq.n	14de0 <_printf_common+0x88>
   14d90:	0023      	movs	r3, r4
   14d92:	3343      	adds	r3, #67	; 0x43
   14d94:	781b      	ldrb	r3, [r3, #0]
   14d96:	1e5a      	subs	r2, r3, #1
   14d98:	4193      	sbcs	r3, r2
   14d9a:	6822      	ldr	r2, [r4, #0]
   14d9c:	0692      	lsls	r2, r2, #26
   14d9e:	d430      	bmi.n	14e02 <_printf_common+0xaa>
   14da0:	0022      	movs	r2, r4
   14da2:	9901      	ldr	r1, [sp, #4]
   14da4:	3243      	adds	r2, #67	; 0x43
   14da6:	9800      	ldr	r0, [sp, #0]
   14da8:	9e08      	ldr	r6, [sp, #32]
   14daa:	47b0      	blx	r6
   14dac:	1c43      	adds	r3, r0, #1
   14dae:	d025      	beq.n	14dfc <_printf_common+0xa4>
   14db0:	2306      	movs	r3, #6
   14db2:	6820      	ldr	r0, [r4, #0]
   14db4:	682a      	ldr	r2, [r5, #0]
   14db6:	68e1      	ldr	r1, [r4, #12]
   14db8:	4003      	ands	r3, r0
   14dba:	2500      	movs	r5, #0
   14dbc:	2b04      	cmp	r3, #4
   14dbe:	d103      	bne.n	14dc8 <_printf_common+0x70>
   14dc0:	1a8d      	subs	r5, r1, r2
   14dc2:	43eb      	mvns	r3, r5
   14dc4:	17db      	asrs	r3, r3, #31
   14dc6:	401d      	ands	r5, r3
   14dc8:	68a3      	ldr	r3, [r4, #8]
   14dca:	6922      	ldr	r2, [r4, #16]
   14dcc:	4293      	cmp	r3, r2
   14dce:	dd01      	ble.n	14dd4 <_printf_common+0x7c>
   14dd0:	1a9b      	subs	r3, r3, r2
   14dd2:	18ed      	adds	r5, r5, r3
   14dd4:	2700      	movs	r7, #0
   14dd6:	42bd      	cmp	r5, r7
   14dd8:	d120      	bne.n	14e1c <_printf_common+0xc4>
   14dda:	2000      	movs	r0, #0
   14ddc:	e010      	b.n	14e00 <_printf_common+0xa8>
   14dde:	3701      	adds	r7, #1
   14de0:	68e3      	ldr	r3, [r4, #12]
   14de2:	682a      	ldr	r2, [r5, #0]
   14de4:	1a9b      	subs	r3, r3, r2
   14de6:	429f      	cmp	r7, r3
   14de8:	dad2      	bge.n	14d90 <_printf_common+0x38>
   14dea:	0022      	movs	r2, r4
   14dec:	2301      	movs	r3, #1
   14dee:	3219      	adds	r2, #25
   14df0:	9901      	ldr	r1, [sp, #4]
   14df2:	9800      	ldr	r0, [sp, #0]
   14df4:	9e08      	ldr	r6, [sp, #32]
   14df6:	47b0      	blx	r6
   14df8:	1c43      	adds	r3, r0, #1
   14dfa:	d1f0      	bne.n	14dde <_printf_common+0x86>
   14dfc:	2001      	movs	r0, #1
   14dfe:	4240      	negs	r0, r0
   14e00:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   14e02:	2030      	movs	r0, #48	; 0x30
   14e04:	18e1      	adds	r1, r4, r3
   14e06:	3143      	adds	r1, #67	; 0x43
   14e08:	7008      	strb	r0, [r1, #0]
   14e0a:	0021      	movs	r1, r4
   14e0c:	1c5a      	adds	r2, r3, #1
   14e0e:	3145      	adds	r1, #69	; 0x45
   14e10:	7809      	ldrb	r1, [r1, #0]
   14e12:	18a2      	adds	r2, r4, r2
   14e14:	3243      	adds	r2, #67	; 0x43
   14e16:	3302      	adds	r3, #2
   14e18:	7011      	strb	r1, [r2, #0]
   14e1a:	e7c1      	b.n	14da0 <_printf_common+0x48>
   14e1c:	0022      	movs	r2, r4
   14e1e:	2301      	movs	r3, #1
   14e20:	321a      	adds	r2, #26
   14e22:	9901      	ldr	r1, [sp, #4]
   14e24:	9800      	ldr	r0, [sp, #0]
   14e26:	9e08      	ldr	r6, [sp, #32]
   14e28:	47b0      	blx	r6
   14e2a:	1c43      	adds	r3, r0, #1
   14e2c:	d0e6      	beq.n	14dfc <_printf_common+0xa4>
   14e2e:	3701      	adds	r7, #1
   14e30:	e7d1      	b.n	14dd6 <_printf_common+0x7e>
	...

00014e34 <_printf_i>:
   14e34:	b5f0      	push	{r4, r5, r6, r7, lr}
   14e36:	b08b      	sub	sp, #44	; 0x2c
   14e38:	9206      	str	r2, [sp, #24]
   14e3a:	000a      	movs	r2, r1
   14e3c:	3243      	adds	r2, #67	; 0x43
   14e3e:	9307      	str	r3, [sp, #28]
   14e40:	9005      	str	r0, [sp, #20]
   14e42:	9204      	str	r2, [sp, #16]
   14e44:	7e0a      	ldrb	r2, [r1, #24]
   14e46:	000c      	movs	r4, r1
   14e48:	9b10      	ldr	r3, [sp, #64]	; 0x40
   14e4a:	2a6e      	cmp	r2, #110	; 0x6e
   14e4c:	d100      	bne.n	14e50 <_printf_i+0x1c>
   14e4e:	e08f      	b.n	14f70 <_printf_i+0x13c>
   14e50:	d817      	bhi.n	14e82 <_printf_i+0x4e>
   14e52:	2a63      	cmp	r2, #99	; 0x63
   14e54:	d02c      	beq.n	14eb0 <_printf_i+0x7c>
   14e56:	d808      	bhi.n	14e6a <_printf_i+0x36>
   14e58:	2a00      	cmp	r2, #0
   14e5a:	d100      	bne.n	14e5e <_printf_i+0x2a>
   14e5c:	e099      	b.n	14f92 <_printf_i+0x15e>
   14e5e:	2a58      	cmp	r2, #88	; 0x58
   14e60:	d054      	beq.n	14f0c <_printf_i+0xd8>
   14e62:	0026      	movs	r6, r4
   14e64:	3642      	adds	r6, #66	; 0x42
   14e66:	7032      	strb	r2, [r6, #0]
   14e68:	e029      	b.n	14ebe <_printf_i+0x8a>
   14e6a:	2a64      	cmp	r2, #100	; 0x64
   14e6c:	d001      	beq.n	14e72 <_printf_i+0x3e>
   14e6e:	2a69      	cmp	r2, #105	; 0x69
   14e70:	d1f7      	bne.n	14e62 <_printf_i+0x2e>
   14e72:	6821      	ldr	r1, [r4, #0]
   14e74:	681a      	ldr	r2, [r3, #0]
   14e76:	0608      	lsls	r0, r1, #24
   14e78:	d523      	bpl.n	14ec2 <_printf_i+0x8e>
   14e7a:	1d11      	adds	r1, r2, #4
   14e7c:	6019      	str	r1, [r3, #0]
   14e7e:	6815      	ldr	r5, [r2, #0]
   14e80:	e025      	b.n	14ece <_printf_i+0x9a>
   14e82:	2a73      	cmp	r2, #115	; 0x73
   14e84:	d100      	bne.n	14e88 <_printf_i+0x54>
   14e86:	e088      	b.n	14f9a <_printf_i+0x166>
   14e88:	d808      	bhi.n	14e9c <_printf_i+0x68>
   14e8a:	2a6f      	cmp	r2, #111	; 0x6f
   14e8c:	d029      	beq.n	14ee2 <_printf_i+0xae>
   14e8e:	2a70      	cmp	r2, #112	; 0x70
   14e90:	d1e7      	bne.n	14e62 <_printf_i+0x2e>
   14e92:	2220      	movs	r2, #32
   14e94:	6809      	ldr	r1, [r1, #0]
   14e96:	430a      	orrs	r2, r1
   14e98:	6022      	str	r2, [r4, #0]
   14e9a:	e003      	b.n	14ea4 <_printf_i+0x70>
   14e9c:	2a75      	cmp	r2, #117	; 0x75
   14e9e:	d020      	beq.n	14ee2 <_printf_i+0xae>
   14ea0:	2a78      	cmp	r2, #120	; 0x78
   14ea2:	d1de      	bne.n	14e62 <_printf_i+0x2e>
   14ea4:	0022      	movs	r2, r4
   14ea6:	2178      	movs	r1, #120	; 0x78
   14ea8:	3245      	adds	r2, #69	; 0x45
   14eaa:	7011      	strb	r1, [r2, #0]
   14eac:	4a6c      	ldr	r2, [pc, #432]	; (15060 <_printf_i+0x22c>)
   14eae:	e030      	b.n	14f12 <_printf_i+0xde>
   14eb0:	000e      	movs	r6, r1
   14eb2:	681a      	ldr	r2, [r3, #0]
   14eb4:	3642      	adds	r6, #66	; 0x42
   14eb6:	1d11      	adds	r1, r2, #4
   14eb8:	6019      	str	r1, [r3, #0]
   14eba:	6813      	ldr	r3, [r2, #0]
   14ebc:	7033      	strb	r3, [r6, #0]
   14ebe:	2301      	movs	r3, #1
   14ec0:	e079      	b.n	14fb6 <_printf_i+0x182>
   14ec2:	0649      	lsls	r1, r1, #25
   14ec4:	d5d9      	bpl.n	14e7a <_printf_i+0x46>
   14ec6:	1d11      	adds	r1, r2, #4
   14ec8:	6019      	str	r1, [r3, #0]
   14eca:	2300      	movs	r3, #0
   14ecc:	5ed5      	ldrsh	r5, [r2, r3]
   14ece:	2d00      	cmp	r5, #0
   14ed0:	da03      	bge.n	14eda <_printf_i+0xa6>
   14ed2:	232d      	movs	r3, #45	; 0x2d
   14ed4:	9a04      	ldr	r2, [sp, #16]
   14ed6:	426d      	negs	r5, r5
   14ed8:	7013      	strb	r3, [r2, #0]
   14eda:	4b62      	ldr	r3, [pc, #392]	; (15064 <_printf_i+0x230>)
   14edc:	270a      	movs	r7, #10
   14ede:	9303      	str	r3, [sp, #12]
   14ee0:	e02f      	b.n	14f42 <_printf_i+0x10e>
   14ee2:	6820      	ldr	r0, [r4, #0]
   14ee4:	6819      	ldr	r1, [r3, #0]
   14ee6:	0605      	lsls	r5, r0, #24
   14ee8:	d503      	bpl.n	14ef2 <_printf_i+0xbe>
   14eea:	1d08      	adds	r0, r1, #4
   14eec:	6018      	str	r0, [r3, #0]
   14eee:	680d      	ldr	r5, [r1, #0]
   14ef0:	e005      	b.n	14efe <_printf_i+0xca>
   14ef2:	0640      	lsls	r0, r0, #25
   14ef4:	d5f9      	bpl.n	14eea <_printf_i+0xb6>
   14ef6:	680d      	ldr	r5, [r1, #0]
   14ef8:	1d08      	adds	r0, r1, #4
   14efa:	6018      	str	r0, [r3, #0]
   14efc:	b2ad      	uxth	r5, r5
   14efe:	4b59      	ldr	r3, [pc, #356]	; (15064 <_printf_i+0x230>)
   14f00:	2708      	movs	r7, #8
   14f02:	9303      	str	r3, [sp, #12]
   14f04:	2a6f      	cmp	r2, #111	; 0x6f
   14f06:	d018      	beq.n	14f3a <_printf_i+0x106>
   14f08:	270a      	movs	r7, #10
   14f0a:	e016      	b.n	14f3a <_printf_i+0x106>
   14f0c:	3145      	adds	r1, #69	; 0x45
   14f0e:	700a      	strb	r2, [r1, #0]
   14f10:	4a54      	ldr	r2, [pc, #336]	; (15064 <_printf_i+0x230>)
   14f12:	9203      	str	r2, [sp, #12]
   14f14:	681a      	ldr	r2, [r3, #0]
   14f16:	6821      	ldr	r1, [r4, #0]
   14f18:	1d10      	adds	r0, r2, #4
   14f1a:	6018      	str	r0, [r3, #0]
   14f1c:	6815      	ldr	r5, [r2, #0]
   14f1e:	0608      	lsls	r0, r1, #24
   14f20:	d522      	bpl.n	14f68 <_printf_i+0x134>
   14f22:	07cb      	lsls	r3, r1, #31
   14f24:	d502      	bpl.n	14f2c <_printf_i+0xf8>
   14f26:	2320      	movs	r3, #32
   14f28:	4319      	orrs	r1, r3
   14f2a:	6021      	str	r1, [r4, #0]
   14f2c:	2710      	movs	r7, #16
   14f2e:	2d00      	cmp	r5, #0
   14f30:	d103      	bne.n	14f3a <_printf_i+0x106>
   14f32:	2320      	movs	r3, #32
   14f34:	6822      	ldr	r2, [r4, #0]
   14f36:	439a      	bics	r2, r3
   14f38:	6022      	str	r2, [r4, #0]
   14f3a:	0023      	movs	r3, r4
   14f3c:	2200      	movs	r2, #0
   14f3e:	3343      	adds	r3, #67	; 0x43
   14f40:	701a      	strb	r2, [r3, #0]
   14f42:	6863      	ldr	r3, [r4, #4]
   14f44:	60a3      	str	r3, [r4, #8]
   14f46:	2b00      	cmp	r3, #0
   14f48:	db5c      	blt.n	15004 <_printf_i+0x1d0>
   14f4a:	2204      	movs	r2, #4
   14f4c:	6821      	ldr	r1, [r4, #0]
   14f4e:	4391      	bics	r1, r2
   14f50:	6021      	str	r1, [r4, #0]
   14f52:	2d00      	cmp	r5, #0
   14f54:	d158      	bne.n	15008 <_printf_i+0x1d4>
   14f56:	9e04      	ldr	r6, [sp, #16]
   14f58:	2b00      	cmp	r3, #0
   14f5a:	d064      	beq.n	15026 <_printf_i+0x1f2>
   14f5c:	0026      	movs	r6, r4
   14f5e:	9b03      	ldr	r3, [sp, #12]
   14f60:	3642      	adds	r6, #66	; 0x42
   14f62:	781b      	ldrb	r3, [r3, #0]
   14f64:	7033      	strb	r3, [r6, #0]
   14f66:	e05e      	b.n	15026 <_printf_i+0x1f2>
   14f68:	0648      	lsls	r0, r1, #25
   14f6a:	d5da      	bpl.n	14f22 <_printf_i+0xee>
   14f6c:	b2ad      	uxth	r5, r5
   14f6e:	e7d8      	b.n	14f22 <_printf_i+0xee>
   14f70:	6809      	ldr	r1, [r1, #0]
   14f72:	681a      	ldr	r2, [r3, #0]
   14f74:	0608      	lsls	r0, r1, #24
   14f76:	d505      	bpl.n	14f84 <_printf_i+0x150>
   14f78:	1d11      	adds	r1, r2, #4
   14f7a:	6019      	str	r1, [r3, #0]
   14f7c:	6813      	ldr	r3, [r2, #0]
   14f7e:	6962      	ldr	r2, [r4, #20]
   14f80:	601a      	str	r2, [r3, #0]
   14f82:	e006      	b.n	14f92 <_printf_i+0x15e>
   14f84:	0649      	lsls	r1, r1, #25
   14f86:	d5f7      	bpl.n	14f78 <_printf_i+0x144>
   14f88:	1d11      	adds	r1, r2, #4
   14f8a:	6019      	str	r1, [r3, #0]
   14f8c:	6813      	ldr	r3, [r2, #0]
   14f8e:	8aa2      	ldrh	r2, [r4, #20]
   14f90:	801a      	strh	r2, [r3, #0]
   14f92:	2300      	movs	r3, #0
   14f94:	9e04      	ldr	r6, [sp, #16]
   14f96:	6123      	str	r3, [r4, #16]
   14f98:	e054      	b.n	15044 <_printf_i+0x210>
   14f9a:	681a      	ldr	r2, [r3, #0]
   14f9c:	1d11      	adds	r1, r2, #4
   14f9e:	6019      	str	r1, [r3, #0]
   14fa0:	6816      	ldr	r6, [r2, #0]
   14fa2:	2100      	movs	r1, #0
   14fa4:	6862      	ldr	r2, [r4, #4]
   14fa6:	0030      	movs	r0, r6
   14fa8:	f000 f94a 	bl	15240 <memchr>
   14fac:	2800      	cmp	r0, #0
   14fae:	d001      	beq.n	14fb4 <_printf_i+0x180>
   14fb0:	1b80      	subs	r0, r0, r6
   14fb2:	6060      	str	r0, [r4, #4]
   14fb4:	6863      	ldr	r3, [r4, #4]
   14fb6:	6123      	str	r3, [r4, #16]
   14fb8:	2300      	movs	r3, #0
   14fba:	9a04      	ldr	r2, [sp, #16]
   14fbc:	7013      	strb	r3, [r2, #0]
   14fbe:	e041      	b.n	15044 <_printf_i+0x210>
   14fc0:	6923      	ldr	r3, [r4, #16]
   14fc2:	0032      	movs	r2, r6
   14fc4:	9906      	ldr	r1, [sp, #24]
   14fc6:	9805      	ldr	r0, [sp, #20]
   14fc8:	9d07      	ldr	r5, [sp, #28]
   14fca:	47a8      	blx	r5
   14fcc:	1c43      	adds	r3, r0, #1
   14fce:	d043      	beq.n	15058 <_printf_i+0x224>
   14fd0:	6823      	ldr	r3, [r4, #0]
   14fd2:	2500      	movs	r5, #0
   14fd4:	079b      	lsls	r3, r3, #30
   14fd6:	d40f      	bmi.n	14ff8 <_printf_i+0x1c4>
   14fd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   14fda:	68e0      	ldr	r0, [r4, #12]
   14fdc:	4298      	cmp	r0, r3
   14fde:	da3d      	bge.n	1505c <_printf_i+0x228>
   14fe0:	0018      	movs	r0, r3
   14fe2:	e03b      	b.n	1505c <_printf_i+0x228>
   14fe4:	0022      	movs	r2, r4
   14fe6:	2301      	movs	r3, #1
   14fe8:	3219      	adds	r2, #25
   14fea:	9906      	ldr	r1, [sp, #24]
   14fec:	9805      	ldr	r0, [sp, #20]
   14fee:	9e07      	ldr	r6, [sp, #28]
   14ff0:	47b0      	blx	r6
   14ff2:	1c43      	adds	r3, r0, #1
   14ff4:	d030      	beq.n	15058 <_printf_i+0x224>
   14ff6:	3501      	adds	r5, #1
   14ff8:	68e3      	ldr	r3, [r4, #12]
   14ffa:	9a09      	ldr	r2, [sp, #36]	; 0x24
   14ffc:	1a9b      	subs	r3, r3, r2
   14ffe:	429d      	cmp	r5, r3
   15000:	dbf0      	blt.n	14fe4 <_printf_i+0x1b0>
   15002:	e7e9      	b.n	14fd8 <_printf_i+0x1a4>
   15004:	2d00      	cmp	r5, #0
   15006:	d0a9      	beq.n	14f5c <_printf_i+0x128>
   15008:	9e04      	ldr	r6, [sp, #16]
   1500a:	0028      	movs	r0, r5
   1500c:	0039      	movs	r1, r7
   1500e:	f7fd f81f 	bl	12050 <__aeabi_uidivmod>
   15012:	9b03      	ldr	r3, [sp, #12]
   15014:	3e01      	subs	r6, #1
   15016:	5c5b      	ldrb	r3, [r3, r1]
   15018:	0028      	movs	r0, r5
   1501a:	7033      	strb	r3, [r6, #0]
   1501c:	0039      	movs	r1, r7
   1501e:	f7fc ff91 	bl	11f44 <__udivsi3>
   15022:	1e05      	subs	r5, r0, #0
   15024:	d1f1      	bne.n	1500a <_printf_i+0x1d6>
   15026:	2f08      	cmp	r7, #8
   15028:	d109      	bne.n	1503e <_printf_i+0x20a>
   1502a:	6823      	ldr	r3, [r4, #0]
   1502c:	07db      	lsls	r3, r3, #31
   1502e:	d506      	bpl.n	1503e <_printf_i+0x20a>
   15030:	6863      	ldr	r3, [r4, #4]
   15032:	6922      	ldr	r2, [r4, #16]
   15034:	4293      	cmp	r3, r2
   15036:	dc02      	bgt.n	1503e <_printf_i+0x20a>
   15038:	2330      	movs	r3, #48	; 0x30
   1503a:	3e01      	subs	r6, #1
   1503c:	7033      	strb	r3, [r6, #0]
   1503e:	9b04      	ldr	r3, [sp, #16]
   15040:	1b9b      	subs	r3, r3, r6
   15042:	6123      	str	r3, [r4, #16]
   15044:	9b07      	ldr	r3, [sp, #28]
   15046:	aa09      	add	r2, sp, #36	; 0x24
   15048:	9300      	str	r3, [sp, #0]
   1504a:	0021      	movs	r1, r4
   1504c:	9b06      	ldr	r3, [sp, #24]
   1504e:	9805      	ldr	r0, [sp, #20]
   15050:	f7ff fe82 	bl	14d58 <_printf_common>
   15054:	1c43      	adds	r3, r0, #1
   15056:	d1b3      	bne.n	14fc0 <_printf_i+0x18c>
   15058:	2001      	movs	r0, #1
   1505a:	4240      	negs	r0, r0
   1505c:	b00b      	add	sp, #44	; 0x2c
   1505e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15060:	00016df0 	.word	0x00016df0
   15064:	00016ddf 	.word	0x00016ddf

00015068 <_putc_r>:
   15068:	b570      	push	{r4, r5, r6, lr}
   1506a:	0006      	movs	r6, r0
   1506c:	000d      	movs	r5, r1
   1506e:	0014      	movs	r4, r2
   15070:	2800      	cmp	r0, #0
   15072:	d004      	beq.n	1507e <_putc_r+0x16>
   15074:	6983      	ldr	r3, [r0, #24]
   15076:	2b00      	cmp	r3, #0
   15078:	d101      	bne.n	1507e <_putc_r+0x16>
   1507a:	f7ff fab1 	bl	145e0 <__sinit>
   1507e:	4b12      	ldr	r3, [pc, #72]	; (150c8 <_putc_r+0x60>)
   15080:	429c      	cmp	r4, r3
   15082:	d111      	bne.n	150a8 <_putc_r+0x40>
   15084:	6874      	ldr	r4, [r6, #4]
   15086:	68a3      	ldr	r3, [r4, #8]
   15088:	3b01      	subs	r3, #1
   1508a:	60a3      	str	r3, [r4, #8]
   1508c:	2b00      	cmp	r3, #0
   1508e:	da05      	bge.n	1509c <_putc_r+0x34>
   15090:	69a2      	ldr	r2, [r4, #24]
   15092:	4293      	cmp	r3, r2
   15094:	db12      	blt.n	150bc <_putc_r+0x54>
   15096:	b2eb      	uxtb	r3, r5
   15098:	2b0a      	cmp	r3, #10
   1509a:	d00f      	beq.n	150bc <_putc_r+0x54>
   1509c:	6823      	ldr	r3, [r4, #0]
   1509e:	b2e8      	uxtb	r0, r5
   150a0:	1c5a      	adds	r2, r3, #1
   150a2:	6022      	str	r2, [r4, #0]
   150a4:	701d      	strb	r5, [r3, #0]
   150a6:	bd70      	pop	{r4, r5, r6, pc}
   150a8:	4b08      	ldr	r3, [pc, #32]	; (150cc <_putc_r+0x64>)
   150aa:	429c      	cmp	r4, r3
   150ac:	d101      	bne.n	150b2 <_putc_r+0x4a>
   150ae:	68b4      	ldr	r4, [r6, #8]
   150b0:	e7e9      	b.n	15086 <_putc_r+0x1e>
   150b2:	4b07      	ldr	r3, [pc, #28]	; (150d0 <_putc_r+0x68>)
   150b4:	429c      	cmp	r4, r3
   150b6:	d1e6      	bne.n	15086 <_putc_r+0x1e>
   150b8:	68f4      	ldr	r4, [r6, #12]
   150ba:	e7e4      	b.n	15086 <_putc_r+0x1e>
   150bc:	0022      	movs	r2, r4
   150be:	0029      	movs	r1, r5
   150c0:	0030      	movs	r0, r6
   150c2:	f7ff f8c9 	bl	14258 <__swbuf_r>
   150c6:	e7ee      	b.n	150a6 <_putc_r+0x3e>
   150c8:	00016d84 	.word	0x00016d84
   150cc:	00016da4 	.word	0x00016da4
   150d0:	00016d64 	.word	0x00016d64

000150d4 <__sread>:
   150d4:	b570      	push	{r4, r5, r6, lr}
   150d6:	000c      	movs	r4, r1
   150d8:	250e      	movs	r5, #14
   150da:	5f49      	ldrsh	r1, [r1, r5]
   150dc:	f000 f8e2 	bl	152a4 <_read_r>
   150e0:	2800      	cmp	r0, #0
   150e2:	db03      	blt.n	150ec <__sread+0x18>
   150e4:	6d63      	ldr	r3, [r4, #84]	; 0x54
   150e6:	181b      	adds	r3, r3, r0
   150e8:	6563      	str	r3, [r4, #84]	; 0x54
   150ea:	bd70      	pop	{r4, r5, r6, pc}
   150ec:	89a3      	ldrh	r3, [r4, #12]
   150ee:	4a02      	ldr	r2, [pc, #8]	; (150f8 <__sread+0x24>)
   150f0:	4013      	ands	r3, r2
   150f2:	81a3      	strh	r3, [r4, #12]
   150f4:	e7f9      	b.n	150ea <__sread+0x16>
   150f6:	46c0      	nop			; (mov r8, r8)
   150f8:	ffffefff 	.word	0xffffefff

000150fc <__swrite>:
   150fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   150fe:	001f      	movs	r7, r3
   15100:	898b      	ldrh	r3, [r1, #12]
   15102:	0005      	movs	r5, r0
   15104:	000c      	movs	r4, r1
   15106:	0016      	movs	r6, r2
   15108:	05db      	lsls	r3, r3, #23
   1510a:	d505      	bpl.n	15118 <__swrite+0x1c>
   1510c:	230e      	movs	r3, #14
   1510e:	5ec9      	ldrsh	r1, [r1, r3]
   15110:	2200      	movs	r2, #0
   15112:	2302      	movs	r3, #2
   15114:	f000 f880 	bl	15218 <_lseek_r>
   15118:	89a3      	ldrh	r3, [r4, #12]
   1511a:	4a05      	ldr	r2, [pc, #20]	; (15130 <__swrite+0x34>)
   1511c:	0028      	movs	r0, r5
   1511e:	4013      	ands	r3, r2
   15120:	81a3      	strh	r3, [r4, #12]
   15122:	0032      	movs	r2, r6
   15124:	230e      	movs	r3, #14
   15126:	5ee1      	ldrsh	r1, [r4, r3]
   15128:	003b      	movs	r3, r7
   1512a:	f000 f82b 	bl	15184 <_write_r>
   1512e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   15130:	ffffefff 	.word	0xffffefff

00015134 <__sseek>:
   15134:	b570      	push	{r4, r5, r6, lr}
   15136:	000c      	movs	r4, r1
   15138:	250e      	movs	r5, #14
   1513a:	5f49      	ldrsh	r1, [r1, r5]
   1513c:	f000 f86c 	bl	15218 <_lseek_r>
   15140:	89a3      	ldrh	r3, [r4, #12]
   15142:	1c42      	adds	r2, r0, #1
   15144:	d103      	bne.n	1514e <__sseek+0x1a>
   15146:	4a05      	ldr	r2, [pc, #20]	; (1515c <__sseek+0x28>)
   15148:	4013      	ands	r3, r2
   1514a:	81a3      	strh	r3, [r4, #12]
   1514c:	bd70      	pop	{r4, r5, r6, pc}
   1514e:	2280      	movs	r2, #128	; 0x80
   15150:	0152      	lsls	r2, r2, #5
   15152:	4313      	orrs	r3, r2
   15154:	81a3      	strh	r3, [r4, #12]
   15156:	6560      	str	r0, [r4, #84]	; 0x54
   15158:	e7f8      	b.n	1514c <__sseek+0x18>
   1515a:	46c0      	nop			; (mov r8, r8)
   1515c:	ffffefff 	.word	0xffffefff

00015160 <__sclose>:
   15160:	b510      	push	{r4, lr}
   15162:	230e      	movs	r3, #14
   15164:	5ec9      	ldrsh	r1, [r1, r3]
   15166:	f000 f821 	bl	151ac <_close_r>
   1516a:	bd10      	pop	{r4, pc}

0001516c <__ascii_wctomb>:
   1516c:	1e0b      	subs	r3, r1, #0
   1516e:	d004      	beq.n	1517a <__ascii_wctomb+0xe>
   15170:	2aff      	cmp	r2, #255	; 0xff
   15172:	d904      	bls.n	1517e <__ascii_wctomb+0x12>
   15174:	238a      	movs	r3, #138	; 0x8a
   15176:	6003      	str	r3, [r0, #0]
   15178:	3b8b      	subs	r3, #139	; 0x8b
   1517a:	0018      	movs	r0, r3
   1517c:	4770      	bx	lr
   1517e:	700a      	strb	r2, [r1, #0]
   15180:	2301      	movs	r3, #1
   15182:	e7fa      	b.n	1517a <__ascii_wctomb+0xe>

00015184 <_write_r>:
   15184:	b570      	push	{r4, r5, r6, lr}
   15186:	0005      	movs	r5, r0
   15188:	0008      	movs	r0, r1
   1518a:	0011      	movs	r1, r2
   1518c:	2200      	movs	r2, #0
   1518e:	4c06      	ldr	r4, [pc, #24]	; (151a8 <_write_r+0x24>)
   15190:	6022      	str	r2, [r4, #0]
   15192:	001a      	movs	r2, r3
   15194:	f7fa fe4e 	bl	fe34 <_write>
   15198:	1c43      	adds	r3, r0, #1
   1519a:	d103      	bne.n	151a4 <_write_r+0x20>
   1519c:	6823      	ldr	r3, [r4, #0]
   1519e:	2b00      	cmp	r3, #0
   151a0:	d000      	beq.n	151a4 <_write_r+0x20>
   151a2:	602b      	str	r3, [r5, #0]
   151a4:	bd70      	pop	{r4, r5, r6, pc}
   151a6:	46c0      	nop			; (mov r8, r8)
   151a8:	20001064 	.word	0x20001064

000151ac <_close_r>:
   151ac:	2300      	movs	r3, #0
   151ae:	b570      	push	{r4, r5, r6, lr}
   151b0:	4c06      	ldr	r4, [pc, #24]	; (151cc <_close_r+0x20>)
   151b2:	0005      	movs	r5, r0
   151b4:	0008      	movs	r0, r1
   151b6:	6023      	str	r3, [r4, #0]
   151b8:	f7f8 faee 	bl	d798 <_close>
   151bc:	1c43      	adds	r3, r0, #1
   151be:	d103      	bne.n	151c8 <_close_r+0x1c>
   151c0:	6823      	ldr	r3, [r4, #0]
   151c2:	2b00      	cmp	r3, #0
   151c4:	d000      	beq.n	151c8 <_close_r+0x1c>
   151c6:	602b      	str	r3, [r5, #0]
   151c8:	bd70      	pop	{r4, r5, r6, pc}
   151ca:	46c0      	nop			; (mov r8, r8)
   151cc:	20001064 	.word	0x20001064

000151d0 <_fstat_r>:
   151d0:	2300      	movs	r3, #0
   151d2:	b570      	push	{r4, r5, r6, lr}
   151d4:	4c06      	ldr	r4, [pc, #24]	; (151f0 <_fstat_r+0x20>)
   151d6:	0005      	movs	r5, r0
   151d8:	0008      	movs	r0, r1
   151da:	0011      	movs	r1, r2
   151dc:	6023      	str	r3, [r4, #0]
   151de:	f7f8 fade 	bl	d79e <_fstat>
   151e2:	1c43      	adds	r3, r0, #1
   151e4:	d103      	bne.n	151ee <_fstat_r+0x1e>
   151e6:	6823      	ldr	r3, [r4, #0]
   151e8:	2b00      	cmp	r3, #0
   151ea:	d000      	beq.n	151ee <_fstat_r+0x1e>
   151ec:	602b      	str	r3, [r5, #0]
   151ee:	bd70      	pop	{r4, r5, r6, pc}
   151f0:	20001064 	.word	0x20001064

000151f4 <_isatty_r>:
   151f4:	2300      	movs	r3, #0
   151f6:	b570      	push	{r4, r5, r6, lr}
   151f8:	4c06      	ldr	r4, [pc, #24]	; (15214 <_isatty_r+0x20>)
   151fa:	0005      	movs	r5, r0
   151fc:	0008      	movs	r0, r1
   151fe:	6023      	str	r3, [r4, #0]
   15200:	f7f8 fad2 	bl	d7a8 <_isatty>
   15204:	1c43      	adds	r3, r0, #1
   15206:	d103      	bne.n	15210 <_isatty_r+0x1c>
   15208:	6823      	ldr	r3, [r4, #0]
   1520a:	2b00      	cmp	r3, #0
   1520c:	d000      	beq.n	15210 <_isatty_r+0x1c>
   1520e:	602b      	str	r3, [r5, #0]
   15210:	bd70      	pop	{r4, r5, r6, pc}
   15212:	46c0      	nop			; (mov r8, r8)
   15214:	20001064 	.word	0x20001064

00015218 <_lseek_r>:
   15218:	b570      	push	{r4, r5, r6, lr}
   1521a:	0005      	movs	r5, r0
   1521c:	0008      	movs	r0, r1
   1521e:	0011      	movs	r1, r2
   15220:	2200      	movs	r2, #0
   15222:	4c06      	ldr	r4, [pc, #24]	; (1523c <_lseek_r+0x24>)
   15224:	6022      	str	r2, [r4, #0]
   15226:	001a      	movs	r2, r3
   15228:	f7f8 fac0 	bl	d7ac <_lseek>
   1522c:	1c43      	adds	r3, r0, #1
   1522e:	d103      	bne.n	15238 <_lseek_r+0x20>
   15230:	6823      	ldr	r3, [r4, #0]
   15232:	2b00      	cmp	r3, #0
   15234:	d000      	beq.n	15238 <_lseek_r+0x20>
   15236:	602b      	str	r3, [r5, #0]
   15238:	bd70      	pop	{r4, r5, r6, pc}
   1523a:	46c0      	nop			; (mov r8, r8)
   1523c:	20001064 	.word	0x20001064

00015240 <memchr>:
   15240:	b2c9      	uxtb	r1, r1
   15242:	1882      	adds	r2, r0, r2
   15244:	4290      	cmp	r0, r2
   15246:	d101      	bne.n	1524c <memchr+0xc>
   15248:	2000      	movs	r0, #0
   1524a:	4770      	bx	lr
   1524c:	7803      	ldrb	r3, [r0, #0]
   1524e:	428b      	cmp	r3, r1
   15250:	d0fb      	beq.n	1524a <memchr+0xa>
   15252:	3001      	adds	r0, #1
   15254:	e7f6      	b.n	15244 <memchr+0x4>

00015256 <_realloc_r>:
   15256:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15258:	0007      	movs	r7, r0
   1525a:	000d      	movs	r5, r1
   1525c:	0016      	movs	r6, r2
   1525e:	2900      	cmp	r1, #0
   15260:	d105      	bne.n	1526e <_realloc_r+0x18>
   15262:	0011      	movs	r1, r2
   15264:	f7fe fd1e 	bl	13ca4 <_malloc_r>
   15268:	0004      	movs	r4, r0
   1526a:	0020      	movs	r0, r4
   1526c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1526e:	2a00      	cmp	r2, #0
   15270:	d103      	bne.n	1527a <_realloc_r+0x24>
   15272:	f7fe fccd 	bl	13c10 <_free_r>
   15276:	0034      	movs	r4, r6
   15278:	e7f7      	b.n	1526a <_realloc_r+0x14>
   1527a:	f000 f827 	bl	152cc <_malloc_usable_size_r>
   1527e:	002c      	movs	r4, r5
   15280:	4286      	cmp	r6, r0
   15282:	d9f2      	bls.n	1526a <_realloc_r+0x14>
   15284:	0031      	movs	r1, r6
   15286:	0038      	movs	r0, r7
   15288:	f7fe fd0c 	bl	13ca4 <_malloc_r>
   1528c:	1e04      	subs	r4, r0, #0
   1528e:	d0ec      	beq.n	1526a <_realloc_r+0x14>
   15290:	0029      	movs	r1, r5
   15292:	0032      	movs	r2, r6
   15294:	f7fe fc98 	bl	13bc8 <memcpy>
   15298:	0029      	movs	r1, r5
   1529a:	0038      	movs	r0, r7
   1529c:	f7fe fcb8 	bl	13c10 <_free_r>
   152a0:	e7e3      	b.n	1526a <_realloc_r+0x14>
	...

000152a4 <_read_r>:
   152a4:	b570      	push	{r4, r5, r6, lr}
   152a6:	0005      	movs	r5, r0
   152a8:	0008      	movs	r0, r1
   152aa:	0011      	movs	r1, r2
   152ac:	2200      	movs	r2, #0
   152ae:	4c06      	ldr	r4, [pc, #24]	; (152c8 <_read_r+0x24>)
   152b0:	6022      	str	r2, [r4, #0]
   152b2:	001a      	movs	r2, r3
   152b4:	f7fa fd9c 	bl	fdf0 <_read>
   152b8:	1c43      	adds	r3, r0, #1
   152ba:	d103      	bne.n	152c4 <_read_r+0x20>
   152bc:	6823      	ldr	r3, [r4, #0]
   152be:	2b00      	cmp	r3, #0
   152c0:	d000      	beq.n	152c4 <_read_r+0x20>
   152c2:	602b      	str	r3, [r5, #0]
   152c4:	bd70      	pop	{r4, r5, r6, pc}
   152c6:	46c0      	nop			; (mov r8, r8)
   152c8:	20001064 	.word	0x20001064

000152cc <_malloc_usable_size_r>:
   152cc:	1f0b      	subs	r3, r1, #4
   152ce:	681b      	ldr	r3, [r3, #0]
   152d0:	1f18      	subs	r0, r3, #4
   152d2:	2b00      	cmp	r3, #0
   152d4:	da01      	bge.n	152da <_malloc_usable_size_r+0xe>
   152d6:	580b      	ldr	r3, [r1, r0]
   152d8:	18c0      	adds	r0, r0, r3
   152da:	4770      	bx	lr

000152dc <__FUNCTION__.14639>:
   152dc:	6d6e 625f 7375 695f 636f 6c74 0000 0000     nm_bus_ioctl....
   152ec:	4128 5050 2829 5245 2952 255b 5d73 255b     (APP)(ERR)[%s][%
   152fc:	5d64 0000 6e69 6176 696c 6564 6920 636f     d]..invalide ioc
   1530c:	746c 6320 646d 0000 8dac 0000 8d7c 0000     lt cmd......|...
   1531c:	8d74 0000 8d8c 0000 8d84 0000 8da4 0000     t...............
   1532c:	8d94 0000 8d9c 0000                         ........

00015334 <__FUNCTION__.13058>:
   15334:	6968 5f66 6573 646e 0000 0000               hif_send....

00015340 <__FUNCTION__.13068>:
   15340:	6968 5f66 7369 0072                         hif_isr.

00015348 <__FUNCTION__.13074>:
   15348:	6968 5f66 6168 646e 656c 695f 7273 0000     hif_handle_isr..

00015358 <__FUNCTION__.13086>:
   15358:	6968 5f66 6572 6563 7669 0065               hif_receive.

00015364 <__FUNCTION__.13102>:
   15364:	6968 5f66 6572 6967 7473 7265 635f 0062     hif_register_cb.
   15374:	6828 6669 2029 4957 4946 485f 534f 5f54     (hif) WIFI_HOST_
   15384:	4352 5f56 5443 4c52 315f 6220 7375 6620     RCV_CTRL_1 bus f
   15394:	6961 006c 6828 6669 2029 6461 7264 7365     ail.(hif) addres
   153a4:	2073 7562 2073 6166 6c69 0000 6828 6669     s bus fail..(hif
   153b4:	2029 6f43 7272 7075 6574 2064 6170 6b63     ) Corrupted pack
   153c4:	7465 5320 7a69 2065 203d 7525 3c20 204c     et Size = %u <L 
   153d4:	203d 7525 202c 2047 203d 7525 202c 504f     = %u, G = %u, OP
   153e4:	3d20 2520 3230 3e58 000a 0000 4957 4946      = %02X>....WIFI
   153f4:	6320 6c61 626c 6361 206b 7369 6e20 746f      callback is not
   15404:	7220 6765 7369 6574 6572 0064 6353 6b6f      registered.Scok
   15414:	7465 6320 6c61 626c 6361 206b 7369 6e20     et callback is n
   15424:	746f 7220 6765 7369 6574 6572 0064 0000     ot registered...
   15434:	744f 2061 6163 6c6c 6162 6b63 6920 2073     Ota callback is 
   15444:	6f6e 2074 6572 6967 7473 7265 6465 0000     not registered..
   15454:	7243 7079 6f74 6320 6c61 626c 6361 206b     Crypto callback 
   15464:	7369 6e20 746f 7220 6765 7369 6574 6572     is not registere
   15474:	0064 0000 6953 6d67 2061 6163 6c6c 6162     d...Sigma callba
   15484:	6b63 6920 2073 6f6e 2074 6572 6967 7473     ck is not regist
   15494:	7265 6465 0000 0000 6828 6669 2029 6e69     ered....(hif) in
   154a4:	6176 696c 2064 7267 756f 2070 4449 0000     valid group ID..
   154b4:	6828 6669 2029 6f68 7473 6120 7070 6420     (hif) host app d
   154c4:	6469 276e 2074 6573 2074 5852 4420 6e6f     idn't set RX Don
   154d4:	2065 253c 3e75 253c 3e58 000a 6828 6669     e <%u><%X>..(hif
   154e4:	2029 7257 6e6f 2067 6953 657a 0000 0000     ) Wrong Size....
   154f4:	6828 6669 2029 6146 736c 2065 6e69 6574     (hif) False inte
   15504:	7272 7075 2074 6c25 0078 0000 6828 6669     rrupt %lx...(hif
   15514:	2029 6146 6c69 7420 206f 6552 6461 6920     ) Fail to Read i
   15524:	746e 7265 7572 7470 7220 6765 0000 0000     nterrupt reg....
   15534:	4828 4649 2029 6146 6c69 7420 206f 6168     (HIF) Fail to ha
   15544:	646e 656c 6920 746e 7265 7572 7470 2520     ndle interrupt %
   15554:	2064 7274 2079 6741 6961 2e6e 0a2e 0000     d try Again.....
   15564:	6820 6669 725f 6365 6965 6576 203a 6e49      hif_receive: In
   15574:	6176 696c 2064 7261 7567 656d 746e 0000     valid argument..
   15584:	5041 2050 6552 7571 7365 6574 2064 6953     APP Requested Si
   15594:	657a 6920 2073 616c 6772 7265 7420 6168     ze is larger tha
   155a4:	206e 6874 2065 6572 6963 6576 2064 7562     n the recived bu
   155b4:	6666 7265 7320 7a69 2065 253c 3e75 253c     ffer size <%u><%
   155c4:	756c 0a3e 0000 0000 5041 2050 6552 7571     lu>.....APP Requ
   155d4:	7365 6574 2064 6441 7264 7365 2073 6562     ested Address be
   155e4:	6f79 646e 7420 6568 7220 6365 7669 6465     yond the recived
   155f4:	6220 6675 6566 2072 6461 7264 7365 2073      buffer address 
   15604:	6e61 2064 656c 676e 6874 0000 5247 2070     and length..GRp 
   15614:	203f 6425 000a 0000 4128 5050 2829 4e49     ? %d....(APP)(IN
   15624:	4f46 0029 6c53 776f 6e69 2067 6f64 6e77     FO).Slowing down
   15634:	2e2e 002e 4828 4649 4629 6961 206c 6f74     ....(HIF)Fail to
   15644:	7720 6b61 7075 7420 6568 6320 6968 0070      wakup the chip.

00015654 <__FUNCTION__.13037>:
   15654:	326d 5f6d 6977 6966 635f 0062               m2m_wifi_cb.

00015660 <__FUNCTION__.13066>:
   15660:	326d 5f6d 6977 6966 695f 696e 0074 0000     m2m_wifi_init...

00015670 <__FUNCTION__.13094>:
   15670:	326d 5f6d 6977 6966 635f 6e6f 656e 7463     m2m_wifi_connect
   15680:	735f 0063 6f43 666e 696c 7463 6465 4920     _sc.Conflicted I
   15690:	2050 2022 7525 252e 2e75 7525 252e 2075     P " %u.%u.%u.%u 
   156a0:	2022 000a 4552 2051 6f4e 2074 6564 6966     " ..REQ Not defi
   156b0:	656e 2064 6425 000a 654b 2079 7369 6e20     ned %d..Key is n
   156c0:	746f 7620 6c61 6469 0000 0000 6e49 6176     ot valid....Inva
   156d0:	696c 2064 654b 0079 5353 4449 4c20 4e45     lid Key.SSID LEN
   156e0:	4920 564e 4c41 4449 0000 0000 4843 4920      INVALID....CH I
   156f0:	564e 4c41 4449 0000 6e49 6176 696c 2064     NVALID..Invalid 
   15700:	6557 2070 656b 2079 6e69 6564 2078 6425     Wep key index %d
   15710:	000a 0000 6e49 6176 696c 2064 6557 2070     ....Invalid Wep 
   15720:	656b 2079 656c 676e 6874 2520 0a64 0000     key length %d...
   15730:	6e49 6f63 7272 6365 2074 5350 204b 656b     Incorrect PSK ke
   15740:	2079 656c 676e 6874 0000 0000 6e75 6564     y length....unde
   15750:	6966 656e 2064 6573 2063 7974 6570 0000     fined sec type..
   15760:	6946 6d72 6177 6572 7620 7265 2020 3a20     Firmware ver   :
   15770:	2520 2e75 7525 252e 2075 7653 726e 7665      %u.%u.%u Svnrev
   15780:	2520 0a75 0000 0000 6946 6d72 6177 6572      %u.....Firmware
   15790:	4220 6975 646c 2520 2073 6954 656d 2520      Build %s Time %
   157a0:	0a73 0000 6946 6d72 6177 6572 4d20 6e69     s...Firmware Min
   157b0:	6420 6972 6576 2072 6576 2072 203a 7525      driver ver : %u
   157c0:	252e 2e75 7525 000a 7244 7669 7265 7620     .%u.%u..Driver v
   157d0:	7265 203a 7525 252e 2e75 7525 000a 0000     er: %u.%u.%u....
   157e0:	3330 303a 3a31 3034 0000 0000 7041 2072     03:01:40....Apr 
   157f0:	3432 3220 3130 0037 7244 7669 7265 6220     24 2017.Driver b
   15800:	6975 746c 6120 2074 7325 2509 0a73 0000     uilt at %s.%s...
   15810:	694d 6d73 7461 6863 4620 7269 616d 7277     Mismatch Firmawr
   15820:	2065 6556 7372 6f69 006e 0000               e Version...

0001582c <__FUNCTION__.12900>:
   1582c:	6863 7069 775f 6b61 0065 0000               chip_wake...

00015838 <__FUNCTION__.12949>:
   15838:	6863 7069 645f 6965 696e 0074 6166 6c69     chip_deinit.fail
   15848:	6465 7420 206f 6564 692d 696e 6974 6c61     ed to de-initial
   15858:	7a69 0065 7542 2073 7265 6f72 2072 3528     ize.Bus error (5
   15868:	2e29 6425 2520 786c 000a 0000 6146 6c69     ).%d %lx....Fail
   15878:	6465 7420 206f 6177 756b 2070 6874 2065     ed to wakup the 
   15888:	6863 7069 0000 0000 7244 7669 7265 6556     chip....DriverVe
   15898:	4972 666e 3a6f 3020 2578 3830 786c 000a     rInfo: 0x%08lx..

000158a8 <__FUNCTION__.12947>:
   158a8:	6d6e 645f 7672 695f 696e 0074               nm_drv_init.

000158b4 <__FUNCTION__.12954>:
   158b4:	6d6e 645f 7672 645f 6965 696e 0074 0000     nm_drv_deinit...
   158c4:	6e5b 696d 7320 6f74 5d70 203a 6863 7069     [nmi stop]: chip
   158d4:	645f 6965 696e 2074 6166 6c69 0000 0000     _deinit fail....
   158e4:	6e5b 696d 7320 6f74 5d70 203a 5053 2049     [nmi stop]: SPI 
   158f4:	6c66 7361 2068 6964 6173 6c62 2065 6166     flash disable fa
   15904:	6c69 0000 6e5b 696d 7320 6f74 5d70 203a     il..[nmi stop]: 
   15914:	6166 6c69 6920 696e 2074 7562 0073 0000     fail init bus...
   15924:	6166 6c69 6465 7420 206f 6e65 6261 656c     failed to enable
   15934:	6920 746e 7265 7572 7470 2e73 002e 0000      interrupts.....
   15944:	6e5b 696d 7320 6174 7472 3a5d 6620 6961     [nmi start]: fai
   15954:	206c 6e69 7469 6220 7375 0000 6843 7069     l init bus..Chip
   15964:	4920 2044 6c25 0a78 0000 0000 9da8 0000      ID %lx.........
   15974:	9da8 0000 9dd8 0000 9d5a 0000 9d7e 0000     ........Z...~...
   15984:	9d8c 0000 9dbe 0000 9dbe 0000 9e06 0000     ................
   15994:	9d3e 0000 9e40 0000 9e40 0000 9e40 0000     >...@...@...@...
   159a4:	9e40 0000 9d9a 0000 c9c3 cac4               @...........

000159b0 <__FUNCTION__.12253>:
   159b0:	7073 5f69 6d63 0064                         spi_cmd.

000159b8 <__FUNCTION__.12260>:
   159b8:	7073 5f69 6164 6174 725f 7073 0000 0000     spi_data_rsp....

000159c8 <__FUNCTION__.12269>:
   159c8:	7073 5f69 6d63 5f64 7372 0070               spi_cmd_rsp.

000159d4 <__FUNCTION__.12285>:
   159d4:	7073 5f69 6164 6174 725f 6165 0064 0000     spi_data_read...

000159e4 <__FUNCTION__.12300>:
   159e4:	7073 5f69 6164 6174 775f 6972 6574 0000     spi_data_write..

000159f4 <__FUNCTION__.12312>:
   159f4:	7073 5f69 7277 7469 5f65 6572 0067 0000     spi_write_reg...

00015a04 <__FUNCTION__.12323>:
   15a04:	6d6e 735f 6970 775f 6972 6574 0000 0000     nm_spi_write....

00015a14 <__FUNCTION__.12335>:
   15a14:	7073 5f69 6572 6461 725f 6765 0000 0000     spi_read_reg....

00015a24 <__FUNCTION__.12348>:
   15a24:	6d6e 735f 6970 725f 6165 0064               nm_spi_read.

00015a30 <__FUNCTION__.12369>:
   15a30:	6d6e 735f 6970 695f 696e 0074               nm_spi_init.

00015a3c <crc7_syndrome_table>:
   15a3c:	0900 1b12 2d24 3f36 4148 535a 656c 777e     ....$-6?HAZSle~w
   15a4c:	1019 020b 343d 262f 5851 4a43 7c75 6e67     ....=4/&QXCJu|gn
   15a5c:	3b32 2920 1f16 0d04 737a 6168 575e 454c     2; )....zsha^WLE
   15a6c:	222b 3039 060f 141d 6a63 7871 4e47 5c55     +"90....cjqxGNU\
   15a7c:	6d64 7f76 4940 5b52 252c 373e 0108 131a     dmv.@IR[,%>7....
   15a8c:	747d 666f 5059 424b 3c35 2e27 1811 0a03     }tofYPKB5<'.....
   15a9c:	5f56 4d44 7b72 6960 171e 050c 333a 2128     V_DMr{`i....:3(!
   15aac:	464f 545d 626b 7079 0e07 1c15 2a23 3831     OF]Tkbyp....#*18
   15abc:	4841 5a53 6c65 7e77 0009 121b 242d 363f     AHSZelw~....-$?6
   15acc:	5158 434a 757c 676e 1910 0b02 3d34 2f26     XQJC|ung....4=&/
   15adc:	7a73 6861 5e57 4c45 323b 2029 161f 040d     szahW^EL;2) ....
   15aec:	636a 7178 474e 555c 2b22 3930 0f06 1d14     jcxqNG\U"+09....
   15afc:	2c25 3e37 0801 1a13 646d 767f 4049 525b     %,7>....md.vI@[R
   15b0c:	353c 272e 1118 030a 7d74 6f66 5950 4b42     <5.'....t}foPYBK
   15b1c:	1e17 0c05 3a33 2821 565f 444d 727b 6069     ....3:!(_VMD{ri`
   15b2c:	070e 151c 232a 3138 4f46 5d54 6b62 7970     ....*#81FOT]bkpy
   15b3c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
   15b4c:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
   15b5c:	7270 746f 636f 6c6f 7720 7469 2068 5243     protocol with CR
   15b6c:	2043 6e6f 202c 6572 7974 6972 676e 7720     C on, retyring w
   15b7c:	7469 2068 5243 2043 666f 2e66 2e2e 0000     ith CRC off.....
   15b8c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
   15b9c:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
   15bac:	7270 746f 636f 6c6f 2e2e 002e 6e5b 696d     protocol....[nmi
   15bbc:	7320 6970 3a5d 4620 6961 656c 2064 6e69      spi]: Failed in
   15bcc:	6574 6e72 6c61 7720 6972 6574 7020 6f72     ternal write pro
   15bdc:	6f74 6f63 206c 6572 2e67 2e2e 0000 0000     tocol reg.......
   15bec:	6e5b 696d 7320 6970 3a5d 4620 6961 206c     [nmi spi]: Fail 
   15bfc:	6d63 2064 6572 6461 6320 6968 2070 6469     cmd read chip id
   15c0c:	2e2e 002e 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
   15c1c:	6961 656c 2064 6d63 2c64 7220 6165 2064     ailed cmd, read 
   15c2c:	6c62 636f 206b 2528 3830 2978 2e2e 0a2e     block (%08x)....
   15c3c:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
   15c4c:	6961 656c 2064 6d63 2064 6572 7073 6e6f     ailed cmd respon
   15c5c:	6573 202c 6572 6461 6220 6f6c 6b63 2820     se, read block (
   15c6c:	3025 7838 2e29 2e2e 000a 0000 6e5b 696d     %08x).......[nmi
   15c7c:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
   15c8c:	636f 206b 6164 6174 7220 6165 2e64 2e2e     ock data read...
   15c9c:	0000 0000 6552 6573 2074 6e61 2064 6572     ....Reset and re
   15cac:	7274 2079 6425 2520 786c 2520 0a64 0000     try %d %lx %d...
   15cbc:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
   15ccc:	2064 6d63 2c64 7720 6972 6574 6220 6f6c     d cmd, write blo
   15cdc:	6b63 2820 3025 7838 2e29 2e2e 000a 0000     ck (%08x).......
   15cec:	6e5b 696d 7320 6970 5d20 203a 6146 6c69     [nmi spi ]: Fail
   15cfc:	6465 6320 646d 7220 7365 6f70 736e 2c65     ed cmd response,
   15d0c:	7720 6972 6574 6220 6f6c 6b63 2820 3025      write block (%0
   15d1c:	7838 2e29 2e2e 000a 6e5b 696d 7320 6970     8x).....[nmi spi
   15d2c:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
   15d3c:	6f6c 6b63 6320 646d 7720 6972 6574 202c     lock cmd write, 
   15d4c:	7562 2073 7265 6f72 2e72 2e2e 0000 0000     bus error.......
   15d5c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
   15d6c:	2064 6164 6174 6220 6f6c 6b63 7720 6972     d data block wri
   15d7c:	6574 202c 7562 2073 7265 6f72 2e72 2e2e     te, bus error...
   15d8c:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
   15d9c:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
   15dac:	6320 6372 7720 6972 6574 202c 7562 2073      crc write, bus 
   15dbc:	7265 6f72 2e72 2e2e 0000 0000 6e5b 696d     error.......[nmi
   15dcc:	7320 6970 3a5d 4620 6961 656c 2064 7562      spi]: Failed bu
   15ddc:	2073 7265 6f72 2e72 2e2e 0000 6e5b 696d     s error.....[nmi
   15dec:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
   15dfc:	6174 7220 7365 6f70 736e 2065 6572 6461     ta response read
   15e0c:	202c 7825 2520 2078 7825 000a 6e5b 696d     , %x %x %x..[nmi
   15e1c:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
   15e2c:	636f 206b 6164 6174 7720 6972 6574 2e2e     ock data write..
   15e3c:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
   15e4c:	6961 656c 2064 6d63 2064 7277 7469 2c65     ailed cmd write,
   15e5c:	6220 7375 6520 7272 726f 2e2e 002e 0000      bus error......
   15e6c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
   15e7c:	2064 6d63 2064 6572 7073 6e6f 6573 7220     d cmd response r
   15e8c:	6165 2c64 6220 7375 6520 7272 726f 2e2e     ead, bus error..
   15e9c:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
   15eac:	6961 656c 2064 6164 6174 7220 7365 6f70     ailed data respo
   15ebc:	736e 2065 6572 6461 202c 7562 2073 7265     nse read, bus er
   15ecc:	6f72 2e72 2e2e 0000 6e5b 696d 7320 6970     ror.....[nmi spi
   15edc:	3a5d 4620 6961 656c 2064 6164 6174 7220     ]: Failed data r
   15eec:	7365 6f70 736e 2065 6572 6461 2e2e 282e     esponse read...(
   15efc:	3025 7832 0a29 0000 6e5b 696d 7320 6970     %02x)...[nmi spi
   15f0c:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
   15f1c:	6f6c 6b63 7220 6165 2c64 6220 7375 6520     lock read, bus e
   15f2c:	7272 726f 2e2e 002e 6e5b 696d 7320 6970     rror....[nmi spi
   15f3c:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
   15f4c:	6f6c 6b63 6320 6372 7220 6165 2c64 6220     lock crc read, b
   15f5c:	7375 6520 7272 726f 2e2e 002e 6e5b 696d     us error....[nmi
   15f6c:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
   15f7c:	2c64 7220 6165 2064 6572 2067 2528 3830     d, read reg (%08
   15f8c:	2978 2e2e 0a2e 0000 6e5b 696d 7320 6970     x)......[nmi spi
   15f9c:	3a5d 4620 6961 656c 2064 6d63 2064 6572     ]: Failed cmd re
   15fac:	7073 6e6f 6573 202c 6572 6461 7220 6765     sponse, read reg
   15fbc:	2820 3025 7838 2e29 2e2e 000a 6e5b 696d      (%08x).....[nmi
   15fcc:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
   15fdc:	6174 7220 6165 2e64 2e2e 0000 6552 6573     ta read.....Rese
   15fec:	2074 6e61 2064 6572 7274 2079 6425 2520     t and retry %d %
   15ffc:	786c 000a 6e5b 696d 7320 6970 3a5d 4620     lx..[nmi spi]: F
   1600c:	6961 656c 2064 6d63 2c64 7720 6972 6574     ailed cmd, write
   1601c:	7220 6765 2820 3025 7838 2e29 2e2e 000a      reg (%08x).....
   1602c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
   1603c:	2064 6d63 2064 6572 7073 6e6f 6573 202c     d cmd response, 
   1604c:	7277 7469 2065 6572 2067 2528 3830 2978     write reg (%08x)
   1605c:	2e2e 0a2e 0000 0000 6552 6573 2074 6e61     ........Reset an
   1606c:	2064 6572 7274 2079 6425 2520 786c 2520     d retry %d %lx %
   1607c:	786c 000a 4528 5252 2952 7543 7272 6e65     lx..(ERRR)Curren
   1608c:	2074 253c 3e64 000a 6f53 6b63 7420 206f     t <%d>..Sock to 
   1609c:	6564 656c 6574 3c20 6425 0a3e 0000 0000     delete <%d>.....
   160ac:	6f53 6b63 7465 2520 2064 6573 7373 6f69     Socket %d sessio
   160bc:	206e 4449 3d20 2520 0d64 000a               n ID = %d...

000160c8 <_tcc_apbcmasks>:
   160c8:	0100 0000 0200 0000 0400 0000               ............

000160d4 <_tcc_cc_nums>:
   160d4:	0204 0002                                   ....

000160d8 <_tcc_gclk_ids>:
   160d8:	1a1a 001b                                   ....

000160dc <_tcc_maxs>:
   160dc:	ffff 00ff ffff 00ff ffff 0000               ............

000160e8 <_tcc_ow_nums>:
   160e8:	0408 0002                                   ....

000160ec <_tcc_intflag>:
   160ec:	0001 0000 0002 0000 0004 0000 0008 0000     ................
   160fc:	1000 0000 2000 0000 4000 0000 8000 0000     ..... ...@......
   1610c:	0000 0001 0000 0002 0000 0004 0000 0008     ................

0001611c <tcc_interrupt_vectors.12434>:
   1611c:	100f 0011 d2aa 0000 d2a4 0000 d29e 0000     ................
   1612c:	d298 0000 d2b0 0000 d2b8 0000 d2b0 0000     ................
   1613c:	d292 0000 d28c 0000 d2b0 0000 d286 0000     ................
   1614c:	d286 0000 d280 0000 d27a 0000 d2b8 0000     ........z.......
   1615c:	d322 0000 d31c 0000 d316 0000 d310 0000     "...............
   1616c:	d328 0000 d330 0000 d328 0000 d30a 0000     (...0...(.......
   1617c:	d304 0000 d328 0000 d2fe 0000 d2fe 0000     ....(...........
   1618c:	d2f8 0000 d2f2 0000 d330 0000 d39c 0000     ........0.......
   1619c:	d396 0000 d390 0000 d38a 0000 d3a2 0000     ................
   161ac:	d3a2 0000 d3a2 0000 d384 0000 d37e 0000     ............~...
   161bc:	d3a2 0000 d378 0000 d378 0000 d372 0000     ....x...x...r...
   161cc:	d36c 0000 3130 3332 3534 3736 3938 6261     l...0123456789ab
   161dc:	6463 6665 0d31 0000 7254 6e61 6673 7265     cdef1...Transfer
   161ec:	452d 636e 646f 6e69 3a67 0020 6f43 6e6e     -Encoding: .Conn
   161fc:	6365 6974 6e6f 203a 0000 0000 5448 5054     ection: ....HTTP
   1620c:	002f 0000 4547 2054 0000 0000 4f50 5453     /...GET ....POST
   1621c:	0020 0000 4544 454c 4554 0020 5550 2054      ...DELETE .PUT 
   1622c:	0000 0000 504f 4954 4e4f 2053 0000 0000     ....OPTIONS ....
   1623c:	4548 4441 0020 0000 4820 5454 2f50 2e31     HEAD ... HTTP/1.
   1624c:	0d31 000a 7355 7265 412d 6567 746e 203a     1...User-Agent: 
   1625c:	0000 0000 6f48 7473 203a 0000 6f43 6e6e     ....Host: ..Conn
   1626c:	6365 6974 6e6f 203a 654b 7065 412d 696c     ection: Keep-Ali
   1627c:	6576 0a0d 0000 0000 6341 6563 7470 452d     ve......Accept-E
   1628c:	636e 646f 6e69 3a67 0d20 000a 6341 6563     ncoding: ...Acce
   1629c:	7470 432d 6168 7372 7465 203a 7475 2d66     pt-Charset: utf-
   162ac:	0d38 000a 7254 6e61 6673 7265 452d 636e     8...Transfer-Enc
   162bc:	646f 6e69 3a67 6320 7568 6b6e 6465 0a0d     oding: chunked..
   162cc:	0000 0000 7525 0000 6f43 746e 6e65 2d74     ....%u..Content-
   162dc:	654c 676e 6874 203a 0000 0000 7461 656d     Length: ....atme
   162ec:	2f6c 2e31 2e30 0032 7468 7074 2f3a 002f     l/1.0.2.http://.
   162fc:	7468 7074 3a73 2f2f 0000 0000 2000 4200     https://..... .B
   1630c:	2400 4200 2800 4200 d866 0000 d83e 0000     .$.B.(.Bf...>...
   1631c:	d842 0000 d846 0000 d84a 0000 d84e 0000     B...F...J...N...
   1632c:	d852 0000 d856 0000 d85a 0000 d85e 0000     R...V...Z...^...
   1633c:	0100 0000 d90e 0000 d8e6 0000 d8ec 0000     ................
   1634c:	d8f2 0000 d8f2 0000 d8f8 0000 d8f8 0000     ................
   1635c:	d8f8 0000 d8fe 0000 d904 0000 dd3a 0000     ............:...
   1636c:	dd16 0000 dd1c 0000 dd22 0000 dd22 0000     ........"..."...
   1637c:	dd28 0000 dd28 0000 dd28 0000 dd2e 0000     (...(...(.......
   1638c:	dd34 0000 e298 0000 e298 0000 e274 0000     4...........t...
   1639c:	e298 0000 e274 0000 e25a 0000 e25a 0000     ....t...Z...Z...
   163ac:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   163bc:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   163cc:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   163dc:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   163ec:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   163fc:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   1640c:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   1641c:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   1642c:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   1643c:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   1644c:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   1645c:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   1646c:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   1647c:	e298 0000 e298 0000 e298 0000 e298 0000     ................
   1648c:	e298 0000 e274 0000 e274 0000 e27c 0000     ....t...t...|...
   1649c:	e27c 0000 e27c 0000 e27c 0000 0800 4200     |...|...|......B
   164ac:	0c00 4200 1000 4200 1400 4200 1800 4200     ...B...B...B...B
   164bc:	1c00 4200 f666 0000 f662 0000 f662 0000     ...Bf...b...b...
   164cc:	f6c4 0000 f6c4 0000 f67a 0000 f66c 0000     ........z...l...
   164dc:	f680 0000 f6b2 0000 f884 0000 f864 0000     ............d...
   164ec:	f864 0000 f8f0 0000 f876 0000 f892 0000     d.......v.......
   164fc:	f868 0000 f8a0 0000 f8e0 0000 045a 0001     h...........Z...
   1650c:	0468 0001 047a 0001 04da 0001 0634 0001     h...z.......4...
   1651c:	1502 0000 7468 7074 635f 696c 6e65 5f74     ....http_client_
   1652c:	6163 6c6c 6162 6b63 203a 5448 5054 6320     callback: HTTP c
   1653c:	696c 6e65 2074 6f73 6b63 7465 6320 6e6f     lient socket con
   1654c:	656e 7463 6465 0d2e 0000 0000 7468 7074     nected......http
   1655c:	635f 696c 6e65 5f74 6163 6c6c 6162 6b63     _client_callback
   1656c:	203a 6572 7571 7365 2074 6f63 706d 656c     : request comple
   1657c:	6574 2e64 000d 0000 7468 7074 635f 696c     ted.....http_cli
   1658c:	6e65 5f74 6163 6c6c 6162 6b63 203a 6572     ent_callback: re
   1659c:	6563 7669 6465 7220 7365 6f70 736e 2065     ceived response 
   165ac:	7525 6420 7461 2061 6973 657a 2520 0d75     %u data size %u.
   165bc:	000a 0000 6143 6c6c 6162 6b63 203a 5243     ....Callback: CR
   165cc:	2043 6f64 6e77 6f6c 6461 2e2e 2e2e 2e2e     C download......
   165dc:	000d 0000 6552 6563 7669 6465 2520 0d78     ....Received %x.
   165ec:	000a 0000 7468 7074 635f 696c 6e65 5f74     ....http_client_
   165fc:	6163 6c6c 6162 6b63 435f 5548 4b4e 4445     callback_CHUNKED
   1660c:	4420 5441 3a41 7220 6365 6965 6576 2064      DATA: received 
   1661c:	6572 7073 6e6f 6573 6420 7461 2061 6973     response data si
   1662c:	657a 2520 0d75 000a 6946 7372 2074 6c62     ze %u...First bl
   1663c:	636f 206b 656c 676e 6874 2520 2064 5243     ock length %d CR
   1664c:	3a43 2520 0d75 000a 6c42 636f 206b 656c     C: %u...Block le
   1665c:	676e 6874 2520 2064 5243 3a43 2520 0d75     ngth %d CRC: %u.
   1666c:	000a 0000 7468 7074 635f 696c 6e65 5f74     ....http_client_
   1667c:	6163 6c6c 6162 6b63 203a 6964 6373 6e6f     callback: discon
   1668c:	656e 7463 6f69 206e 6572 7361 6e6f 253a     nection reason:%
   1669c:	0d64 000a 514d 5454 6920 696e 6974 6c61     d...MQTT initial
   166ac:	7a69 7461 6f69 206e 6166 6c69 6465 202e     ization failed. 
   166bc:	7245 6f72 2072 6f63 6564 6920 2073 2528     Error code is (%
   166cc:	2964 0a0d 0000 0000 514d 5454 7220 6765     d)......MQTT reg
   166dc:	7369 6574 2072 6163 6c6c 6162 6b63 6620     ister callback f
   166ec:	6961 656c 2e64 4520 7272 726f 6320 646f     ailed. Error cod
   166fc:	2065 7369 2820 6425 0d29 000a 7355 7265     e is (%d)...User
   1670c:	3a20 2520 0d73 000a 6150 7373 6f77 6472      : %s...Password
   1671c:	3a20 2520 0d73 000a 6863 7461 0000 0000      : %s...chat....
   1672c:	6f54 6970 2063 203a 7325 0a0d 0000 0000     Topic : %s......
   1673c:	616d 6e69 203a 326d 5f6d 6977 6966 695f     main: m2m_wifi_i
   1674c:	696e 2074 6163 6c6c 6520 7272 726f 2821     nit call error!(
   1675c:	6425 0d29 000a 0000 6425 0000 4b4f 0000     %d).....%d..OK..
   1676c:	4f4b 0000 2e32 2e30 0030 0000 6576 7372     KO..2.0.0...vers
   1677c:	6f69 726e 6165 6f64 7475 0000 2e31 2e30     ionreadout..1.0.
   1678c:	0030 0000 616d 6e69 203a 326d 5f6d 6977     0...main: m2m_wi
   1679c:	6966 645f 6965 696e 2074 6163 6c6c 6520     fi_deinit call e
   167ac:	7272 726f 2821 6425 0d29 000a 6f63 666e     rror!(%d)...conf
   167bc:	6769 7275 5f65 7468 7074 635f 696c 6e65     igure_http_clien
   167cc:	3a74 4820 5454 2050 6c63 6569 746e 6920     t: HTTP client i
   167dc:	696e 6974 6c61 7a69 7461 6f69 206e 6166     nitialization fa
   167ec:	6c69 6465 2021 7228 7365 2520 2964 0a0d     iled! (res %d)..
   167fc:	0000 0000 616d 6e69 203a 326d 5f6d 6977     ....main: m2m_wi
   1680c:	6966 695f 696e 2074 6163 6c6c 6520 7272     fi_init call err
   1681c:	726f 2021 7228 7365 2520 2964 0a0d 0000     or! (res %d)....
   1682c:	7553 7672 7669 6465 6820 7474 2070 6c63     Survived http cl
   1683c:	6569 746e 7320 7465 7075 000d 7845 6365     ient setup..Exec
   1684c:	7475 6e69 2067 6d69 6761 3a65 2520 2c64     uting image: %d,
   1685c:	4420 204c 6f74 203a 6425 0a0d 0000 0000      DL to: %d......
   1686c:	6f64 6e77 6f6c 6461 665f 7269 776d 7261     download_firmwar
   1687c:	3a65 6320 6e6f 656e 7463 6e69 2067 6f74     e: connecting to
   1688c:	5720 4669 2069 5041 2520 2e73 2e2e 0a0d      WiFi AP %s.....
   1689c:	0000 0000 6f64 6e77 6f6c 6461 665f 7269     ....download_fir
   168ac:	776d 7261 3a65 6420 6e6f 2e65 000d 0000     mware: done.....
   168bc:	6143 636c 6c75 7461 6465 4320 4352 203a     Calculated CRC: 
   168cc:	7825 0a0d 0000 0000 0d0a 614d 6e69 203a     %x........Main: 
   168dc:	6f44 656e 6420 776f 6c6e 616f 6964 676e     Done downloading
   168ec:	6620 7269 776d 7261 2065 6e61 2064 5243      firmware and CR
   168fc:	0a43 000d 0d0a 614d 6e69 203a 5243 2043     C.....Main: CRC 
   1690c:	414d 4354 4548 2144 7320 6174 7472 6e69     MATCHED! startin
   1691c:	2067 6966 6d72 6177 6572 7520 6770 6172     g firmware upgra
   1692c:	6564 202e 0d0a 0000 0d0a 4d20 6961 3a6e     de. ...... Main:
   1693c:	4320 4352 4320 6568 6b63 4620 6961 216c      CRC Check Fail!
   1694c:	0d0a 0000                                   ....

00016950 <main_mqtt_broker>:
   16950:	316d 2e33 6c63 756f 6d64 7471 2e74 6f63     m13.cloudmqtt.co
   16960:	006d 0000 6f43 6e6e 6365 2074 6166 6c69     m...Connect fail
   16970:	7420 206f 6573 7672 7265 2528 2973 2021      to server(%s)! 
   16980:	6572 7274 2079 7469 6120 7475 6d6f 7461     retry it automat
   16990:	6369 6c61 796c 0d2e 000a 0000 6361 7574     ically......actu
   169a0:	7461 726f 0000 0000 7075 7267 6461 0065     ator....upgrade.
   169b0:	6576 7372 6f69 006e 6970 676e 6573 646e     version.pingsend
   169c0:	0000 0000 6970 676e 6572 7073 0000 0000     ....pingresp....
   169d0:	7568 696d 0064 0000 6574 706d 0000 0000     humid...temp....
   169e0:	6567 7374 6e65 6f73 6472 7461 0000 0000     getsensordat....
   169f0:	6573 736e 726f 6568 6c61 6874 0000 0000     sensorhealth....
   16a00:	7553 7362 7263 6269 6465 7420 206f 6f74     Subscribed to to
   16a10:	6970 7363 0d2e 0000 514d 5454 6220 6f72     pics....MQTT bro
   16a20:	656b 2072 6564 6c63 6e69 2065 6f79 7275     ker decline your
   16a30:	6120 6363 7365 2173 6520 7272 726f 6320      access! error c
   16a40:	646f 2065 6425 0a0d 0000 0000 7274 6575     ode %d......true
   16a50:	0000 0000 6970 676e 0000 0000 6173 706d     ....ping....samp
   16a60:	656c 0000 7075 7267 6461 2065 6966 6d72     le..upgrade firm
   16a70:	6177 6572 0000 0000 6572 6c70 0079 0000     ware....reply...
   16a80:	514d 5454 6420 7369 6f63 6e6e 6365 6574     MQTT disconnecte
   16a90:	0d64 0000 6572 6f73 766c 5f65 6263 203a     d...resolve_cb: 
   16aa0:	7325 4920 2050 6461 7264 7365 2073 7369     %s IP address is
   16ab0:	2520 2e64 6425 252e 2e64 6425 0a0d 0a0d      %d.%d.%d.%d....
   16ac0:	0000 0000 7473 7261 5f74 6f64 6e77 6f6c     ....start_downlo
   16ad0:	6461 203a 6957 462d 2069 7369 6e20 746f     ad: Wi-Fi is not
   16ae0:	6320 6e6f 656e 7463 6465 0d2e 0000 0000      connected......
   16af0:	7473 7261 5f74 6f64 6e77 6f6c 6461 203a     start_download: 
   16b00:	6572 7571 7365 2074 7369 7320 6e65 2074     request is sent 
   16b10:	6c61 6572 6461 2e79 000d 0000 7473 7261     already.....star
   16b20:	5f74 6f64 6e77 6f6c 6461 203a 7572 6e6e     t_download: runn
   16b30:	6e69 2067 6f64 6e77 6f6c 6461 6120 726c     ing download alr
   16b40:	6165 7964 0d2e 0000 7473 7261 5f74 6f64     eady....start_do
   16b50:	6e77 6f6c 6461 203a 6573 646e 6e69 2067     wnload: sending 
   16b60:	5448 5054 7220 7165 6575 7473 2e2e 0d2e     HTTP request....
   16b70:	0000 0000 7468 7074 3a73 2f2f 7777 2e77     ....https://www.
   16b80:	6573 7361 752e 6570 6e6e 652e 7564 7e2f     seas.upenn.edu/~
   16b90:	7361 6865 6167 2f6c 656e 6177 7070 622e     asehgal/newapp.b
   16ba0:	6e69 0000 7473 7261 5f74 6f64 6e77 6f6c     in..start_downlo
   16bb0:	6461 4320 4352 203a 6573 646e 6e69 2067     ad CRC: sending 
   16bc0:	5448 5054 7220 7165 6575 7473 2e2e 0d2e     HTTP request....
   16bd0:	0000 0000 7468 7074 3a73 2f2f 7777 2e77     ....https://www.
   16be0:	6573 7361 752e 6570 6e6e 652e 7564 7e2f     seas.upenn.edu/~
   16bf0:	7361 6865 6167 2f6c 7263 2e63 6962 006e     asehgal/crc.bin.
   16c00:	6957 462d 2069 6f63 6e6e 6365 6574 0d64     Wi-Fi connected.
   16c10:	0000 0000 6957 462d 2069 6964 6373 6e6f     ....Wi-Fi discon
   16c20:	656e 7463 6465 000d 6557 636c 6d6f 4865     nected..WelcomeH
   16c30:	6c61 0000 7068 732d 7465 7075 312d 0000     al..hp-setup-1..
   16c40:	6957 462d 2069 5049 6920 2073 7525 252e     Wi-Fi IP is %u.%
   16c50:	2e75 7525 252e 0d75 000a 0000 6977 6966     u.%u.%u.....wifi
   16c60:	635f 3a62 4d20 4d32 575f 4649 5f49 4f43     _cb: M2M_WIFI_CO
   16c70:	4e4e 4345 4554 0d44 0000 0000 6977 6966     NNECTED.....wifi
   16c80:	635f 3a62 4d20 4d32 575f 4649 5f49 4944     _cb: M2M_WIFI_DI
   16c90:	4353 4e4f 454e 5443 4445 000d 6977 6966     SCONNECTED..wifi
   16ca0:	635f 3a62 4920 2050 6461 7264 7365 2073     _cb: IP address 
   16cb0:	7369 2520 2e75 7525 252e 2e75 7525 0a0d     is %u.%u.%u.%u..
   16cc0:	0000 0000 6843 7069 6420 6469 746e 7720     ....Chip didnt w
   16cd0:	6b61 2065 000d 0000 514d 7349 7064 0000     ake ....MQIsdp..
   16ce0:	2a9c 0001 2a7e 0001 2a38 0001 2956 0001     .*..~*..8*..V)..
   16cf0:	2a38 0001 2a70 0001 2a38 0001 2956 0001     8*..p*..8*..V)..
   16d00:	2a7e 0001 2a7e 0001 2a70 0001 2956 0001     ~*..~*..p*..V)..
   16d10:	294e 0001 294e 0001 294e 0001 2cb4 0001     N)..N)..N)...,..
   16d20:	30fc 0001 2fbc 0001 2fbc 0001 2fb8 0001     .0.../.../.../..
   16d30:	30d4 0001 30d4 0001 30c6 0001 2fb8 0001     .0...0...0.../..
   16d40:	30d4 0001 30c6 0001 30d4 0001 2fb8 0001     .0...0...0.../..
   16d50:	30dc 0001 30dc 0001 30dc 0001 32e0 0001     .0...0...0...2..

00016d60 <_global_impure_ptr>:
   16d60:	0028 2000                                   (.. 

00016d64 <__sf_fake_stderr>:
	...

00016d84 <__sf_fake_stdin>:
	...

00016da4 <__sf_fake_stdout>:
	...
   16dc4:	0043 4f50 4953 0058 002e 2d23 2b30 0020     C.POSIX...#-0+ .
   16dd4:	6c68 004c 6665 4567 4746 3000 3231 3433     hlL.efgEFG.01234
   16de4:	3635 3837 4139 4342 4544 0046 3130 3332     56789ABCDEF.0123
   16df4:	3534 3736 3938 6261 6463 6665 0000               456789abcdef.

00016e01 <_ctype_>:
   16e01:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
   16e11:	2020 2020 2020 2020 2020 2020 2020 2020                     
   16e21:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
   16e31:	0410 0404 0404 0404 0404 1004 1010 1010     ................
   16e41:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
   16e51:	0101 0101 0101 0101 0101 0101 1010 1010     ................
   16e61:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
   16e71:	0202 0202 0202 0202 0202 0202 1010 1010     ................
   16e81:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00016f04 <_init>:
   16f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   16f06:	46c0      	nop			; (mov r8, r8)
   16f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
   16f0a:	bc08      	pop	{r3}
   16f0c:	469e      	mov	lr, r3
   16f0e:	4770      	bx	lr

00016f10 <__init_array_start>:
   16f10:	000080dd 	.word	0x000080dd

00016f14 <_fini>:
   16f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   16f16:	46c0      	nop			; (mov r8, r8)
   16f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
   16f1a:	bc08      	pop	{r3}
   16f1c:	469e      	mov	lr, r3
   16f1e:	4770      	bx	lr

00016f20 <__fini_array_start>:
   16f20:	000080b5 	.word	0x000080b5
