{
    "code": "module TopModule (\n    input [31:0] in,      // 32-bit wide input vector, unsigned\n    output [31:0] out     // 32-bit wide output vector, unsigned\n);\n\n    // Combinational logic to reverse the byte order\n    assign out = {in[7:0], in[15:8], in[23:16], in[31:24]};\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}