;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 10, 30
	ADD 10, 30
	CMP 0, @101
	SUB 12, @80
	CMP 12, @10
	CMP @0, @2
	SUB 12, @0
	CMP @121, 106
	CMP @121, 106
	DJN -41, @-20
	SUB #12, @0
	DJN -1, @-20
	SUB 812, @30
	JMZ -1, @-20
	CMP #212, 0
	CMP 121, 100
	CMP 121, 100
	CMP -100, -0
	CMP 121, 100
	JMZ 0, 2
	SUB -7, <-420
	SUB #212, 0
	SLT 210, 60
	SUB -7, <-420
	SUB @127, 100
	SUB #12, @10
	SUB 100, -100
	SUB 100, -100
	CMP -7, <-420
	SLT 210, 60
	SUB @127, 100
	SUB @0, @2
	SLT 210, 60
	SUB #72, @200
	SUB @127, 100
	SPL 0, #-107
	SUB 12, @10
	JMZ @12, #290
	SUB #72, @200
	JMZ 0, #2
	CMP -207, <-120
	SUB 921, <101
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	ADD 210, 60
	MOV -4, <-20
	JMZ @100, 91
