<profile>

<section name = "Vivado HLS Report for 'B_IO_L2_in_inter_trans'" level="0">
<item name = "Date">Mon Jun 14 18:54:42 2021
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">kernel3_u250</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4098, 4098, 13.659 us, 13.659 us, 4098, 4098, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">4096, 4096, 2, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 184, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 108, -</column>
<column name="Register">-, -, 61, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln304_fu_177_p2">+, 0, 0, 13, 13, 1</column>
<column name="add_ln306_fu_283_p2">+, 0, 0, 13, 13, 1</column>
<column name="add_ln321_3_fu_317_p2">+, 0, 0, 19, 14, 12</column>
<column name="add_ln321_fu_311_p2">+, 0, 0, 19, 14, 14</column>
<column name="c3_V_fu_183_p2">+, 0, 0, 3, 2, 1</column>
<column name="c4_V_fu_249_p2">+, 0, 0, 7, 7, 1</column>
<column name="c5_V_fu_277_p2">+, 0, 0, 6, 6, 1</column>
<column name="and_ln879_fu_235_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln304_fu_171_p2">icmp, 0, 0, 13, 13, 14</column>
<column name="icmp_ln306_fu_189_p2">icmp, 0, 0, 13, 13, 12</column>
<column name="icmp_ln308_fu_229_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="icmp_ln879_3_fu_209_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln879_fu_203_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln544_fu_255_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln304_fu_241_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln306_fu_289_p3">select, 0, 0, 13, 1, 1</column>
<column name="select_ln544_33_fu_269_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln544_fu_261_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln879_26_fu_215_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln879_fu_195_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln879_fu_223_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_p_053_0_phi_fu_153_p4">9, 2, 7, 14</column>
<column name="fifo_B_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_out_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten13_reg_116">9, 2, 13, 26</column>
<column name="indvar_flatten_reg_138">9, 2, 13, 26</column>
<column name="p_04_0_reg_127">9, 2, 2, 4</column>
<column name="p_053_0_reg_149">9, 2, 7, 14</column>
<column name="p_067_0_reg_160">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln304_reg_328">1, 0, 1, 0</column>
<column name="indvar_flatten13_reg_116">13, 0, 13, 0</column>
<column name="indvar_flatten_reg_138">13, 0, 13, 0</column>
<column name="p_04_0_reg_127">2, 0, 2, 0</column>
<column name="p_053_0_reg_149">7, 0, 7, 0</column>
<column name="p_067_0_reg_160">6, 0, 6, 0</column>
<column name="select_ln544_33_reg_351">7, 0, 7, 0</column>
<column name="select_ln544_reg_346">6, 0, 6, 0</column>
<column name="select_ln879_26_reg_337">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, B_IO_L2_in_inter_trans, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, B_IO_L2_in_inter_trans, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, B_IO_L2_in_inter_trans, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, B_IO_L2_in_inter_trans, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, B_IO_L2_in_inter_trans, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, B_IO_L2_in_inter_trans, return value</column>
<column name="local_B_V_address1">out, 12, ap_memory, local_B_V, array</column>
<column name="local_B_V_ce1">out, 1, ap_memory, local_B_V, array</column>
<column name="local_B_V_we1">out, 1, ap_memory, local_B_V, array</column>
<column name="local_B_V_d1">out, 256, ap_memory, local_B_V, array</column>
<column name="fifo_B_in_V_V_dout">in, 256, ap_fifo, fifo_B_in_V_V, pointer</column>
<column name="fifo_B_in_V_V_empty_n">in, 1, ap_fifo, fifo_B_in_V_V, pointer</column>
<column name="fifo_B_in_V_V_read">out, 1, ap_fifo, fifo_B_in_V_V, pointer</column>
<column name="fifo_B_out_V_V_din">out, 256, ap_fifo, fifo_B_out_V_V, pointer</column>
<column name="fifo_B_out_V_V_full_n">in, 1, ap_fifo, fifo_B_out_V_V, pointer</column>
<column name="fifo_B_out_V_V_write">out, 1, ap_fifo, fifo_B_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
