
---------- Begin Simulation Statistics ----------
simSeconds                                   0.291628                       # Number of seconds simulated (Second)
simTicks                                 291628425500                       # Number of ticks simulated (Tick)
finalTick                                291628425500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    280.17                       # Real time elapsed on the host (Second)
hostTickRate                               1040883907                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     532444                       # Number of bytes of host memory used (Byte)
simInsts                                     48200202                       # Number of instructions simulated (Count)
simOps                                       89636840                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   172037                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     319933                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        583256851                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                              12.100660                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.082640                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             48200416                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               89637119                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                 12.100660                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.082640                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1537076                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          87782747                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         11019722                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         6220774                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       795454      0.89%      0.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     70070758     78.17%     79.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        99242      0.11%     79.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       442639      0.49%     79.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       221053      0.25%     79.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          716      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       362052      0.40%     80.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     80.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       108168      0.12%     80.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       271912      0.30%     80.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          419      0.00%     80.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        11916      0.01%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt        12288      0.01%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     10817777     12.07%     92.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      5956760      6.65%     99.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       201945      0.23%     99.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       264014      0.29%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     89637119                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     10461486                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      9833601                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       627826                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      8111342                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2350085                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       458352                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       458347                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       16714691                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          16714691                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      16714691                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         16714691                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       523133                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          523133                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       523133                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         523133                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  21621794500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  21621794500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  21621794500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  21621794500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     17237824                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      17237824                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     17237824                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     17237824                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.030348                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.030348                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.030348                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.030348                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 41331.352639                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 41331.352639                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 41331.352639                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 41331.352639                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       235743                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            235743                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       523133                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       523133                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       523133                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       523133                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  21360228000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  21360228000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  21360228000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  21360228000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.030348                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.030348                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.030348                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.030348                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 40831.352639                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 40831.352639                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 40831.352639                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 40831.352639                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 469535                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data         8280                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         8280                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data           12                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total           12                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       506000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       506000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data         8292                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         8292                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.001447                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.001447                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 42166.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 42166.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data           12                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total           12                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data     25831000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total     25831000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.001447                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.001447                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 2152583.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 2152583.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data         8292                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         8292                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data         8292                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         8292                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10644673                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10644673                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       378955                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        378955                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  19025509000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  19025509000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     11023628                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     11023628                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.034377                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.034377                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 50205.193229                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 50205.193229                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       378955                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       378955                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  18836031500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  18836031500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.034377                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.034377                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 49705.193229                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 49705.193229                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6070018                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6070018                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       144178                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       144178                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2596285500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2596285500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6214196                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6214196                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.023201                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.023201                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 18007.501144                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 18007.501144                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       144178                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       144178                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2524196500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2524196500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.023201                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.023201                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 17507.501144                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 17507.501144                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.compressor.compressions       523145                       # Total number of compressions (Count)
system.cpu.dcache.compressor.failedCompressions       224266                       # Total number of failed compressions (Count)
system.cpu.dcache.compressor.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.cpu.dcache.compressor.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.cpu.dcache.compressor.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.cpu.dcache.compressor.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.cpu.dcache.compressor.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.cpu.dcache.compressor.compressionSize::16         7234                       # Number of blocks that compressed to fit in 16 bits (Count)
system.cpu.dcache.compressor.compressionSize::32         1193                       # Number of blocks that compressed to fit in 32 bits (Count)
system.cpu.dcache.compressor.compressionSize::64        18613                       # Number of blocks that compressed to fit in 64 bits (Count)
system.cpu.dcache.compressor.compressionSize::128        58548                       # Number of blocks that compressed to fit in 128 bits (Count)
system.cpu.dcache.compressor.compressionSize::256       213291                       # Number of blocks that compressed to fit in 256 bits (Count)
system.cpu.dcache.compressor.compressionSize::512       224266                       # Number of blocks that compressed to fit in 512 bits (Count)
system.cpu.dcache.compressor.compressionSizeBits    161348533                       # Total compressed data size (Bit)
system.cpu.dcache.compressor.avgCompressionSizeBits   308.420291                       # Average compression size ((Bit/Count))
system.cpu.dcache.compressor.decompressions      6703934                       # Total number of decompressions (Count)
system.cpu.dcache.compressor.patterns::ZERO_RUN      3418204                       # Number of data entries that match pattern ZERO_RUN (Count)
system.cpu.dcache.compressor.patterns::SignExtended4Bits       269683                       # Number of data entries that match pattern SignExtended4Bits (Count)
system.cpu.dcache.compressor.patterns::SignExtended1Byte       441924                       # Number of data entries that match pattern SignExtended1Byte (Count)
system.cpu.dcache.compressor.patterns::SignExtendedHalfword      1501269                       # Number of data entries that match pattern SignExtendedHalfword (Count)
system.cpu.dcache.compressor.patterns::ZeroPaddedHalfword       230044                       # Number of data entries that match pattern ZeroPaddedHalfword (Count)
system.cpu.dcache.compressor.patterns::SignExtendedTwoHalfwords         4784                       # Number of data entries that match pattern SignExtendedTwoHalfwords (Count)
system.cpu.dcache.compressor.patterns::RepBytes        48686                       # Number of data entries that match pattern RepBytes (Count)
system.cpu.dcache.compressor.patterns::Uncompressed      2455726                       # Number of data entries that match pattern Uncompressed (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 291628425500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            63.997513                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             17254408                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             523145                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              32.982076                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              132500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    75.810057                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.592266                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.592266                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           75                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.585938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           35031961                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          69540777                       # Number of data accesses (Count)
system.cpu.dcache.tags.evictionsReplacement::0        53610                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.cpu.dcache.tags.evictionsReplacement::1       416000                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.cpu.dcache.tags.evictionsReplacement::2        53535                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 291628425500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       916699                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.002000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 583256850.998000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       17240496                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses      1537076                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads        1878864                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1165636                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     87782747                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     116572888                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     64148602                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          17240496                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     37718555                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              48200416                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                89637119                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.082640                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           10461486                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.017936                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       62816680                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          62816680                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      62816680                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         62816680                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst      4190827                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         4190827                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst      4190827                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        4190827                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst 207842311500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 207842311500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst 207842311500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 207842311500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     67007507                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      67007507                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     67007507                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     67007507                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.062543                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.062543                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.062543                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.062543                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 49594.581571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 49594.581571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 49594.581571                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 49594.581571                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst      4190827                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      4190827                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst      4190827                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      4190827                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst 205746898000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 205746898000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst 205746898000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 205746898000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.062543                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.062543                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.062543                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.062543                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 49094.581571                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 49094.581571                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 49094.581571                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 49094.581571                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                4190763                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     62816680                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        62816680                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst      4190827                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       4190827                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst 207842311500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 207842311500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     67007507                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     67007507                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.062543                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.062543                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 49594.581571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 49594.581571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst      4190827                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      4190827                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst 205746898000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 205746898000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.062543                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.062543                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 49094.581571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 49094.581571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 291628425500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            63.998987                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             67007507                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            4190827                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              15.989089                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               71500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    63.998987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          272220855                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         272220855                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 291628425500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                11032014                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 6222568                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       372                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       174                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 291628425500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                67007606                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       347                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 291628425500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 291628425500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   106                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     10528.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   4190827.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    289501.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.015892644750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           635                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           635                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              9269909                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                9882                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      4713972                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      235743                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    4713972                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    235743                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  233644                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 225215                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.56                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                4713972                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                235743                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  4480298                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       30                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     131                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     143                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     570                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     636                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     639                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     636                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     640                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     636                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     636                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     666                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     655                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     651                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     677                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     638                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     635                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     635                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          635                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     7055.570079                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean    1792.110329                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    7985.314457                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047           210     33.07%     33.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095           94     14.80%     47.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143           77     12.13%     60.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-8191           45      7.09%     67.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239           32      5.04%     72.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287           34      5.35%     77.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-14335           33      5.20%     82.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-16383           26      4.09%     86.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431           27      4.25%     91.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-20479           14      2.20%     93.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527            9      1.42%     94.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575            7      1.10%     95.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623            6      0.94%     96.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-28671            6      0.94%     97.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-30719            5      0.79%     98.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30720-32767            3      0.47%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815            2      0.31%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::36864-38911            2      0.31%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::38912-40959            1      0.16%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40960-43007            2      0.31%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            635                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          635                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.540157                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.509770                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.033909                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               491     77.32%     77.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 6      0.94%     78.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                77     12.13%     90.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                61      9.61%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            635                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 14953216                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                301694208                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              15087552                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1034515779.73835063                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               51735532.89303754                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   291628365000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       58918.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    268212928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     18528064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       672192                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 919707766.964575290680                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 63533120.847988113761                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 2304960.495011827908                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      4190827                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       523145                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       235743                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  97889566365                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  10287841480                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 7694349861335                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     23358.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     19665.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  32638720.39                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    268212928                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     33481280                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       301694208                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    268212928                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    268212928                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     15087552                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     15087552                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       4190827                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        523145                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          4713972                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       235743                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          235743                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       919707767                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       114808013                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1034515780                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    919707767                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      919707767                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     51735533                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          51735533                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     51735533                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      919707767                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      114808013                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1086251313                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               4480328                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                10503                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        557228                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        114294                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         68533                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        659907                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        444768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         46703                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         67193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        184067                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        928090                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        522119                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       168596                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        75256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         6499                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        33613                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       108347                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       495115                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3299                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           424                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           226                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           955                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           297                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1424                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           332                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           354                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           940                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          274                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          279                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          353                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          394                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          267                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              24171257845                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            22401640000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        108177407845                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  5394.98                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            24144.98                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              3638552                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                9495                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             81.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.40                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       842777                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   341.029145                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   206.181522                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   339.534554                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       230244     27.32%     27.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       272998     32.39%     59.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        67592      8.02%     67.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        42409      5.03%     72.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        28076      3.33%     76.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        41579      4.93%     81.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        39566      4.69%     85.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        22131      2.63%     88.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        98182     11.65%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       842777                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          286740992                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          672192                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               983.240888                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 2.304960                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     7.70                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                81.23                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 291628425500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       3448391520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1832852175                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     15298828020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       38163420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 23020726560.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 122553200550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   8782620480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   174974782725                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    599.992207                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  21823842015                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   9738040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 260066543485                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       2569086240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1365486540                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     16690713900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       16662240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 23020726560.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 125345679570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   6431059200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   175439414250                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    601.585439                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  15703792290                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   9738040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 266186593210                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 291628425500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             4569782                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        235743                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           4478090                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             144190                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            144190                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        4569782                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port      1569360                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total      1569360                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port     12572417                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total     12572417                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                14141777                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port     48568832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total     48568832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port    268212928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total    268212928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                316781760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4713972                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4713972    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4713972                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 291628425500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          5257168450                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         1357715020                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        11408413635                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        9427805                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4713833                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
