// $qucf jumps ./ 

CONSTANTS
	nx 	6
	alpha_0 	-1.000000000000e+00
	alpha_1 	1.015873015873e+00
	alpha_02 	-5.000000000000e-01
	alpha_12 	7.619047619048e-01
	int_half_m 	31

	int_comp_1    16
END_CONSTANTS


OPTIONS
    sel_compute_output all
	sel_print_output   all  // none, all, zero-ancillae
	flag_circuit 0 
	flag_tex     0
	tex_CL  6 
END_OPTIONS


// CIRCUITS_DECLARATION
// 	U_BE      2  		    		    a_be 1 1 j <nx> 0  // block-encoding oracle;
// 	U_BE2     2  		    		    a_be 1 1 j <nx> 0  // block-encoding oracle;
// 	U         4   a_qsvt 1 1 a_comp 2 1 a_be 1 1 j <nx> 0  // Gauss QSVT circuit;
// END_CIRCUITS_DECLARATION


// MAIN_CIRCUIT   
//     U        
// 	INPUT_STATE  0
// END_MAIN_CIRCUIT


// // --- Block-Encoding oracle ---
// CIRCUIT_STRUCTURE U_BE
// 	gate SIN a_be 1 <alpha_0> <alpha_1> j -1 end_gate
// END_CIRCUIT_STRUCTURE

// CIRCUIT_STRUCTURE U_BE2
// 	gate SIN a_be 1 <alpha_02> <alpha_12> j -1 end_gate
// END_CIRCUIT_STRUCTURE

// // REMARK: Comparator inverts a_comp[-1] for j < int_comp
// CIRCUIT_STRUCTURE   U
// 	gate H j -1 end_gate

// 	// --- two Gaussians ---
// 	gate ComparatorFixed j -1 <int_comp_1> a_comp[0 1] end_gate
// 	gate QSVT  gauss  a_qsvt 1  U_BE2 2 a_be 1 j -1  control a_comp[1] end_gate
// 	gate QSVT  gauss  a_qsvt 1  U_BE  2 a_be 1 j -1 ocontrol a_comp[1] end_gate
// 	gate ComparatorFixed j -1 <int_comp_1> a_comp[0 1] end_gate
// END_CIRCUIT_STRUCTURE







// CIRCUITS_DECLARATION
// 	U  2  a_comp 1 1 j <nx> 0  // Gauss QSVT circuit;
// END_CIRCUITS_DECLARATION

// MAIN_CIRCUIT   
//     U        
// 	INPUT_STATE  0
// END_MAIN_CIRCUIT

// // --- Final circuit ---
// CIRCUIT_STRUCTURE   U
// 	gate H j -1 end_gate

// 	// --- Test comparator with invertion ---
// 	gate X j <int_half_m> control j[-1] end_gate
// 	gate ComparatorFixed j <int_half_m> <int_comp_1>  2 j[-1] a_comp[0] end_gate
// 	gate X j <int_half_m> control j[-1] end_gate
// END_CIRCUIT_STRUCTURE







CIRCUITS_DECLARATION
	U_BE      2  		    		a_be 1 1 j <nx> 0  // block-encoding oracle;
	U         3   a_comp 1 1 ae 2 1          j <nx> 0  // Gauss QSVT circuit;
END_CIRCUITS_DECLARATION


MAIN_CIRCUIT   
    U        
	INPUT_STATE  0
END_MAIN_CIRCUIT


// --- Block-Encoding oracle ---
CIRCUIT_STRUCTURE U_BE
	gate SIN a_be 1 <alpha_0> <alpha_1> j -1 end_gate
END_CIRCUIT_STRUCTURE


// REMARK: Comparator inverts a_comp[-1] for j < int_comp
CIRCUIT_STRUCTURE   U
	gate H j -1 end_gate

	// --- Initial Gaussian ---
	gate QSVT  gauss  ae[1]  U_BE  2 ae[0] j -1 end_gate

	
	// --- First Comparator ---
	// gate ComparatorFixed j -1 <int_comp_1>  a_comp -1 end_gate
	gate X j <int_half_m> control j[-1] end_gate
	gate ComparatorFixed j <int_half_m> <int_comp_1>  2 j[-1] a_comp[0] end_gate
	gate X j <int_half_m> control j[-1] end_gate

	// --- Modifications ---
	gate X ae[1] ocontrol 2 a_comp 1 j[-1] end_gate
	gate Z ae[1] ocontrol 2 a_comp 1 j[-1] end_gate
	gate X ae[1] ocontrol 2 a_comp 1 j[-1] end_gate

	gate X ae[1] ocontrol a_comp 1 control j[-1] end_gate
	gate Z ae[1] ocontrol a_comp 1 control j[-1] end_gate
	gate X ae[1] ocontrol a_comp 1 control j[-1] end_gate

	gate X ae[1] control 2 a_comp 1 j[-1] end_gate
	gate Z ae[1] control 2 a_comp 1 j[-1] end_gate
	gate X ae[1] control 2 a_comp 1 j[-1] end_gate

	// --- Second Comparator ---
	gate X j <int_half_m> control j[-1] end_gate
	gate ComparatorFixed j <int_half_m> <int_comp_1>  2 j[-1] a_comp[0] end_gate
	gate X j <int_half_m> control j[-1] end_gate
END_CIRCUIT_STRUCTURE








 











