0.7
2020.2
Oct 19 2021
02:56:52
/home/student/nkapuscinska/UEC2/uec2_example_20230301_beta_v2/rtl/vga_example.sv,1677772435,systemVerilog,,/home/student/nkapuscinska/UEC2/uec2_example_20230301_beta_v2/sim/vga_example/vga_example_tb.sv,,vga_example,,uvm,,,,,,
/home/student/nkapuscinska/UEC2/uec2_example_20230301_beta_v2/sim/build/vga_example_sim.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
/home/student/nkapuscinska/UEC2/uec2_example_20230301_beta_v2/sim/vga_example/vga_example_tb.sv,1677944808,systemVerilog,,,,testbench,,uvm,,,,,,
