

================================================================
== Vivado HLS Report for 'layer4'
================================================================
* Date:           Fri Dec 15 20:47:25 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+----------+-------+----------+---------+
    |      Latency     |     Interval     | Pipeline|
    |  min  |    max   |  min  |    max   |   Type  |
    +-------+----------+-------+----------+---------+
    |  57289|  31487809|  57289|  31487809|   none  |
    +-------+----------+-------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+----------+---------------+-----------+-----------+------+----------+
        |                     |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |    max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+----------+---------------+-----------+-----------+------+----------+
        |- Loop 1             |   57288|  31487808|  868 ~ 477088 |          -|          -|    66|    no    |
        | + Loop 1.1          |     792|       792|             66|          -|          -|    12|    no    |
        |  ++ Loop 1.1.1      |      64|        64|              1|          -|          -|    64|    no    |
        | + Loop 1.2          |      72|      7236|    6 ~ 603    |          -|          -|    12|    no    |
        |  ++ Loop 1.2.1      |     268|       268|            134|          -|          -|     2|    no    |
        |   +++ Loop 1.2.1.1  |     132|       132|              2|          -|          -|    66|    no    |
        |  ++ Loop 1.2.2      |      64|        64|              1|          -|          -|    64|    no    |
        |  ++ Loop 1.2.3      |      64|        64|              1|          -|          -|    64|    no    |
        |  ++ Loop 1.2.4      |      66|        66|              2|          1|          1|    66|    yes   |
        |  ++ Loop 1.2.5      |     132|       132|              2|          -|          -|    66|    no    |
        | + Loop 1.3          |  220224|    469056| 18352 ~ 39088 |          -|          -|    12|    no    |
        |  ++ Loop 1.3.1      |   18156|     38892|  1513 ~ 3241  |          -|          -|    12|    no    |
        |   +++ Loop 1.3.1.1  |      27|        27|              3|          -|          -|     9|    no    |
        |   +++ Loop 1.3.1.2  |     199|       199|              3|          1|          1|   198|    yes   |
        |   +++ Loop 1.3.1.3  |     128|       128|              2|          -|          -|    64|    no    |
        |  ++ Loop 1.3.2      |     192|       192|              3|          -|          -|    64|    no    |
        +---------------------+--------+----------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 4 3 
5 --> 6 18 
6 --> 7 10 9 
7 --> 8 6 
8 --> 7 
9 --> 10 9 
10 --> 12 11 
11 --> 12 11 
12 --> 15 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 17 5 
17 --> 16 
18 --> 19 2 
19 --> 30 20 
20 --> 21 23 
21 --> 22 
22 --> 20 
23 --> 26 24 
24 --> 25 
25 --> 23 
26 --> 27 
27 --> 28 
28 --> 29 19 
29 --> 28 
30 --> 31 
31 --> 32 18 
32 --> 33 
33 --> 31 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str412, i32 0, i32 0, [1 x i8]* @p_str413, [1 x i8]* @p_str414, [1 x i8]* @p_str415, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str416, [1 x i8]* @p_str417)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str405, i32 0, i32 0, [1 x i8]* @p_str406, [1 x i8]* @p_str407, [1 x i8]* @p_str408, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str409, [1 x i8]* @p_str410)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str398, i32 0, i32 0, [1 x i8]* @p_str399, [1 x i8]* @p_str400, [1 x i8]* @p_str401, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str402, [1 x i8]* @p_str403)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str391, i32 0, i32 0, [1 x i8]* @p_str392, [1 x i8]* @p_str393, [1 x i8]* @p_str394, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str395, [1 x i8]* @p_str396)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr4_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str384, i32 0, i32 0, [1 x i8]* @p_str385, [1 x i8]* @p_str386, [1 x i8]* @p_str387, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str388, [1 x i8]* @p_str389)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr4_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str377, i32 0, i32 0, [1 x i8]* @p_str378, [1 x i8]* @p_str379, [1 x i8]* @p_str380, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str381, [1 x i8]* @p_str382)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str370, i32 0, i32 0, [1 x i8]* @p_str371, [1 x i8]* @p_str372, [1 x i8]* @p_str373, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str374, [1 x i8]* @p_str375)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str363, i32 0, i32 0, [1 x i8]* @p_str364, [1 x i8]* @p_str365, [1 x i8]* @p_str366, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str367, [1 x i8]* @p_str368)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str356, i32 0, i32 0, [1 x i8]* @p_str357, [1 x i8]* @p_str358, [1 x i8]* @p_str359, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str360, [1 x i8]* @p_str361)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str349, i32 0, i32 0, [1 x i8]* @p_str350, [1 x i8]* @p_str351, [1 x i8]* @p_str352, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str353, [1 x i8]* @p_str354)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str342, i32 0, i32 0, [1 x i8]* @p_str343, [1 x i8]* @p_str344, [1 x i8]* @p_str345, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str346, [1 x i8]* @p_str347)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr3_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str335, i32 0, i32 0, [1 x i8]* @p_str336, [1 x i8]* @p_str337, [1 x i8]* @p_str338, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str339, [1 x i8]* @p_str340)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr3_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str328, i32 0, i32 0, [1 x i8]* @p_str329, [1 x i8]* @p_str330, [1 x i8]* @p_str331, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str332, [1 x i8]* @p_str333)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str321, i32 0, i32 0, [1 x i8]* @p_str322, [1 x i8]* @p_str323, [1 x i8]* @p_str324, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str325, [1 x i8]* @p_str326)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%subfilter_layer_V = alloca [9 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:554]   --->   Operation 48 'alloca' 'subfilter_layer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%correlate_img = alloca [64 x i12], align 2"   --->   Operation 49 'alloca' 'correlate_img' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%img_channel_valid_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:557]   --->   Operation 50 'alloca' 'img_channel_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%img_channel_data_V = alloca [2376 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:557]   --->   Operation 51 'alloca' 'img_channel_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%img_channel_keep_V = alloca [2376 x i4], align 1" [FSRCNN_V1/FSRCNN.cpp:557]   --->   Operation 52 'alloca' 'img_channel_keep_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%img_channel_user_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:557]   --->   Operation 53 'alloca' 'img_channel_user_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%img_channel_last_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:557]   --->   Operation 54 'alloca' 'img_channel_last_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%img_channel_id_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:557]   --->   Operation 55 'alloca' 'img_channel_id_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%img_channel_dest_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:557]   --->   Operation 56 'alloca' 'img_channel_dest_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%channel_from_prev_ou = alloca [5508 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:558]   --->   Operation 57 'alloca' 'channel_from_prev_ou' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%out_layer_valid_V = alloca [768 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:561]   --->   Operation 58 'alloca' 'out_layer_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%out_layer_data_V = alloca [768 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:561]   --->   Operation 59 'alloca' 'out_layer_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader373" [FSRCNN_V1/FSRCNN.cpp:559]   --->   Operation 60 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%row_idx_0 = phi i7 [ %row_idx, %.loopexit ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 61 'phi' 'row_idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.48ns)   --->   "%icmp_ln559 = icmp eq i7 %row_idx_0, -62" [FSRCNN_V1/FSRCNN.cpp:559]   --->   Operation 62 'icmp' 'icmp_ln559' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 63 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.87ns)   --->   "%row_idx = add i7 %row_idx_0, 1" [FSRCNN_V1/FSRCNN.cpp:559]   --->   Operation 64 'add' 'row_idx' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln559, label %10, label %.preheader372.preheader" [FSRCNN_V1/FSRCNN.cpp:559]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader372" [FSRCNN_V1/FSRCNN.cpp:562]   --->   Operation 66 'br' <Predicate = (!icmp_ln559)> <Delay = 1.76>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [FSRCNN_V1/FSRCNN.cpp:676]   --->   Operation 67 'ret' <Predicate = (icmp_ln559)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.46>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %.preheader372.loopexit ], [ 0, %.preheader372.preheader ]"   --->   Operation 68 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.30ns)   --->   "%icmp_ln562 = icmp eq i4 %i_0, -4" [FSRCNN_V1/FSRCNN.cpp:562]   --->   Operation 69 'icmp' 'icmp_ln562' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 70 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [FSRCNN_V1/FSRCNN.cpp:562]   --->   Operation 71 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln562, label %.preheader370.preheader, label %.preheader371.preheader" [FSRCNN_V1/FSRCNN.cpp:562]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_78 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:564]   --->   Operation 73 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln562)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln563 = zext i10 %tmp_78 to i11" [FSRCNN_V1/FSRCNN.cpp:563]   --->   Operation 74 'zext' 'zext_ln563' <Predicate = (!icmp_ln562)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.76ns)   --->   "br label %.preheader371" [FSRCNN_V1/FSRCNN.cpp:563]   --->   Operation 75 'br' <Predicate = (!icmp_ln562)> <Delay = 1.76>
ST_3 : Operation 76 [1/1] (1.48ns)   --->   "%icmp_ln570 = icmp ugt i7 %row_idx_0, 2" [FSRCNN_V1/FSRCNN.cpp:570]   --->   Operation 76 'icmp' 'icmp_ln570' <Predicate = (icmp_ln562)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.48ns)   --->   "%icmp_ln582 = icmp eq i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:582]   --->   Operation 77 'icmp' 'icmp_ln582' <Predicate = (icmp_ln562)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.48ns)   --->   "%icmp_ln601 = icmp ugt i7 %row_idx_0, -64" [FSRCNN_V1/FSRCNN.cpp:601]   --->   Operation 78 'icmp' 'icmp_ln601' <Predicate = (icmp_ln562)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_49 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)" [FSRCNN_V1/FSRCNN.cpp:601]   --->   Operation 79 'partselect' 'tmp_49' <Predicate = (icmp_ln562)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.42ns)   --->   "%icmp_ln601_1 = icmp eq i6 %tmp_49, 0" [FSRCNN_V1/FSRCNN.cpp:601]   --->   Operation 80 'icmp' 'icmp_ln601_1' <Predicate = (icmp_ln562)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.48ns)   --->   "%icmp_ln620 = icmp ne i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:620]   --->   Operation 81 'icmp' 'icmp_ln620' <Predicate = (icmp_ln562)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln620 = and i1 %icmp_ln601_1, %icmp_ln620" [FSRCNN_V1/FSRCNN.cpp:620]   --->   Operation 82 'and' 'and_ln620' <Predicate = (icmp_ln562)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_76 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %row_idx_0, i4 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 83 'bitconcatenate' 'tmp_76' <Predicate = (icmp_ln562)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i11 %tmp_76 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 84 'zext' 'zext_ln321' <Predicate = (icmp_ln562)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_77 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %row_idx_0, i2 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 85 'bitconcatenate' 'tmp_77' <Predicate = (icmp_ln562)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln321_125 = zext i9 %tmp_77 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 86 'zext' 'zext_ln321_125' <Predicate = (icmp_ln562)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.63ns)   --->   "%sub_ln321 = sub i12 %zext_ln321, %zext_ln321_125" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 87 'sub' 'sub_ln321' <Predicate = (icmp_ln562)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i12 %sub_ln321 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 88 'sext' 'sext_ln321' <Predicate = (icmp_ln562)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.97ns)   --->   "%or_ln601 = or i1 %icmp_ln601, %icmp_ln601_1" [FSRCNN_V1/FSRCNN.cpp:601]   --->   Operation 89 'or' 'or_ln601' <Predicate = (icmp_ln562)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.76ns)   --->   "br label %.preheader370" [FSRCNN_V1/FSRCNN.cpp:567]   --->   Operation 90 'br' <Predicate = (icmp_ln562)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 0, %.preheader371.preheader ]"   --->   Operation 91 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.48ns)   --->   "%icmp_ln563 = icmp eq i7 %j_0, -64" [FSRCNN_V1/FSRCNN.cpp:563]   --->   Operation 92 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 93 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [FSRCNN_V1/FSRCNN.cpp:563]   --->   Operation 94 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln563, label %.preheader372.loopexit, label %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [FSRCNN_V1/FSRCNN.cpp:563]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %j_0 to i11" [FSRCNN_V1/FSRCNN.cpp:564]   --->   Operation 96 'zext' 'zext_ln203' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.73ns)   --->   "%add_ln203_32 = add i11 %zext_ln563, %zext_ln203" [FSRCNN_V1/FSRCNN.cpp:564]   --->   Operation 97 'add' 'add_ln203_32' <Predicate = (!icmp_ln563)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln203_54 = zext i11 %add_ln203_32 to i64" [FSRCNN_V1/FSRCNN.cpp:564]   --->   Operation 98 'zext' 'zext_ln203_54' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%out_layer_data_V_add = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln203_54" [FSRCNN_V1/FSRCNN.cpp:564]   --->   Operation 99 'getelementptr' 'out_layer_data_V_add' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (3.25ns)   --->   "store i12 0, i12* %out_layer_data_V_add, align 2" [FSRCNN_V1/FSRCNN.cpp:564]   --->   Operation 100 'store' <Predicate = (!icmp_ln563)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader371" [FSRCNN_V1/FSRCNN.cpp:563]   --->   Operation 101 'br' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader372"   --->   Operation 102 'br' <Predicate = (icmp_ln563)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.38>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%current_input_channe = phi i4 [ %current_input_channe_8, %.loopexit357 ], [ 0, %.preheader370.preheader ]"   --->   Operation 103 'phi' 'current_input_channe' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.30ns)   --->   "%icmp_ln567 = icmp eq i4 %current_input_channe, -4" [FSRCNN_V1/FSRCNN.cpp:567]   --->   Operation 104 'icmp' 'icmp_ln567' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 105 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.73ns)   --->   "%current_input_channe_8 = add i4 %current_input_channe, 1" [FSRCNN_V1/FSRCNN.cpp:567]   --->   Operation 106 'add' 'current_input_channe_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln567, label %6, label %0" [FSRCNN_V1/FSRCNN.cpp:567]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln570, label %.preheader368.preheader, label %.loopexit369" [FSRCNN_V1/FSRCNN.cpp:570]   --->   Operation 108 'br' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln572 = zext i4 %current_input_channe to i8" [FSRCNN_V1/FSRCNN.cpp:572]   --->   Operation 109 'zext' 'zext_ln572' <Predicate = (!icmp_ln567 & icmp_ln570)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.76ns)   --->   "br label %.preheader368" [FSRCNN_V1/FSRCNN.cpp:572]   --->   Operation 110 'br' <Predicate = (!icmp_ln567 & icmp_ln570)> <Delay = 1.76>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_50 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)" [FSRCNN_V1/FSRCNN.cpp:638]   --->   Operation 111 'partselect' 'tmp_50' <Predicate = (icmp_ln567)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.42ns)   --->   "%icmp_ln638 = icmp eq i6 %tmp_50, 0" [FSRCNN_V1/FSRCNN.cpp:638]   --->   Operation 112 'icmp' 'icmp_ln638' <Predicate = (icmp_ln567)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln638, label %.loopexit, label %.preheader355.preheader" [FSRCNN_V1/FSRCNN.cpp:638]   --->   Operation 113 'br' <Predicate = (icmp_ln567)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (1.76ns)   --->   "br label %.preheader355" [FSRCNN_V1/FSRCNN.cpp:640]   --->   Operation 114 'br' <Predicate = (icmp_ln567 & !icmp_ln638)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 6.93>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%filter_line_0 = phi i2 [ 0, %.preheader368.preheader ], [ %filter_line, %.preheader368.loopexit ]"   --->   Operation 115 'phi' 'filter_line_0' <Predicate = (icmp_ln570)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.95ns)   --->   "%icmp_ln572 = icmp eq i2 %filter_line_0, -2" [FSRCNN_V1/FSRCNN.cpp:572]   --->   Operation 116 'icmp' 'icmp_ln572' <Predicate = (icmp_ln570)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 117 'speclooptripcount' <Predicate = (icmp_ln570)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.56ns)   --->   "%filter_line = add i2 %filter_line_0, 1" [FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 118 'add' 'filter_line' <Predicate = (icmp_ln570)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln572, label %.loopexit369.loopexit, label %.preheader367.preheader" [FSRCNN_V1/FSRCNN.cpp:572]   --->   Operation 119 'br' <Predicate = (icmp_ln570)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_80 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %filter_line_0, i4 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 120 'bitconcatenate' 'tmp_80' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln321_126 = zext i6 %tmp_80 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 121 'zext' 'zext_ln321_126' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_81 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %filter_line_0, i2 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 122 'bitconcatenate' 'tmp_81' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln321_127 = zext i4 %tmp_81 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 123 'zext' 'zext_ln321_127' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.82ns)   --->   "%sub_ln321_7 = sub i7 %zext_ln321_126, %zext_ln321_127" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 124 'sub' 'sub_ln321_7' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln321_16 = sext i7 %sub_ln321_7 to i8" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 125 'sext' 'sext_ln321_16' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.87ns)   --->   "%add_ln321 = add i8 %sext_ln321_16, %zext_ln572" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 126 'add' 'add_ln321' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i8 %add_ln321 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 127 'trunc' 'trunc_ln321' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln321, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 128 'bitconcatenate' 'p_shl_cast' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_51 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln321, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 129 'bitconcatenate' 'tmp_51' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln321_17 = sext i9 %tmp_51 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 130 'sext' 'sext_ln321_17' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.67ns)   --->   "%add_ln321_83 = add i13 %sext_ln321_17, %p_shl_cast" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 131 'add' 'add_ln321_83' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_82 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %filter_line, i4 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 132 'bitconcatenate' 'tmp_82' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln321_128 = zext i6 %tmp_82 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 133 'zext' 'zext_ln321_128' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_83 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %filter_line, i2 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 134 'bitconcatenate' 'tmp_83' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln321_129 = zext i4 %tmp_83 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 135 'zext' 'zext_ln321_129' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.82ns)   --->   "%sub_ln321_8 = sub i7 %zext_ln321_128, %zext_ln321_129" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 136 'sub' 'sub_ln321_8' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln321_18 = sext i7 %sub_ln321_8 to i8" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 137 'sext' 'sext_ln321_18' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.87ns)   --->   "%add_ln321_84 = add i8 %sext_ln321_18, %zext_ln572" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 138 'add' 'add_ln321_84' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln321_6 = trunc i8 %add_ln321_84 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 139 'trunc' 'trunc_ln321_6' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%p_shl33_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln321_6, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 140 'bitconcatenate' 'p_shl33_cast' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_52 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln321_84, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 141 'bitconcatenate' 'tmp_52' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln321_19 = sext i9 %tmp_52 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 142 'sext' 'sext_ln321_19' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (1.67ns)   --->   "%add_ln321_85 = add i13 %sext_ln321_19, %p_shl33_cast" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 143 'add' 'add_ln321_85' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (1.76ns)   --->   "br label %.preheader367" [FSRCNN_V1/FSRCNN.cpp:574]   --->   Operation 144 'br' <Predicate = (icmp_ln570 & !icmp_ln572)> <Delay = 1.76>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "br label %.loopexit369"   --->   Operation 145 'br' <Predicate = (icmp_ln570 & icmp_ln572)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln582, label %.preheader1, label %.loopexit365" [FSRCNN_V1/FSRCNN.cpp:582]   --->   Operation 146 'br' <Predicate = (icmp_ln572) | (!icmp_ln570)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln321_130 = zext i4 %current_input_channe to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 147 'zext' 'zext_ln321_130' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (1.54ns)   --->   "%add_ln321_86 = add i13 %zext_ln321_130, %sext_ln321" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 148 'add' 'add_ln321_86' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_87)   --->   "%shl_ln321 = shl i13 %add_ln321_86, 6" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 149 'shl' 'shl_ln321' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_87)   --->   "%shl_ln321_7 = shl i13 %add_ln321_86, 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 150 'shl' 'shl_ln321_7' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln321_87 = add i13 %shl_ln321, %shl_ln321_7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 151 'add' 'add_ln321_87' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln321_131 = zext i13 %add_ln321_87 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 152 'zext' 'zext_ln321_131' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln321 = or i13 %add_ln321_87, 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 153 'or' 'or_ln321' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln321_132 = zext i13 %or_ln321 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 154 'zext' 'zext_ln321_132' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%img_channel_valid_V_69 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_132" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 155 'getelementptr' 'img_channel_valid_V_69' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%img_channel_valid_V_70 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_131" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 156 'getelementptr' 'img_channel_valid_V_70' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (1.67ns)   --->   "%add_ln321_88 = add i13 64, %add_ln321_87" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 157 'add' 'add_ln321_88' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln321_133 = zext i13 %add_ln321_88 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 158 'zext' 'zext_ln321_133' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%img_channel_valid_V_71 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_133" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 159 'getelementptr' 'img_channel_valid_V_71' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (1.67ns)   --->   "%add_ln321_89 = add i13 65, %add_ln321_87" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 160 'add' 'add_ln321_89' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln321_134 = zext i13 %add_ln321_89 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 161 'zext' 'zext_ln321_134' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%img_channel_valid_V_72 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_134" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 162 'getelementptr' 'img_channel_valid_V_72' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_50 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_132" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 163 'getelementptr' 'img_channel_data_V_a_50' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_51 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_131" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 164 'getelementptr' 'img_channel_data_V_a_51' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_52 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_133" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 165 'getelementptr' 'img_channel_data_V_a_52' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_53 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_134" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 166 'getelementptr' 'img_channel_data_V_a_53' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_51 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_132" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 167 'getelementptr' 'img_channel_keep_V_a_51' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_52 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_131" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 168 'getelementptr' 'img_channel_keep_V_a_52' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_53 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_133" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 169 'getelementptr' 'img_channel_keep_V_a_53' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_54 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_134" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 170 'getelementptr' 'img_channel_keep_V_a_54' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_49 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_132" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 171 'getelementptr' 'img_channel_user_V_a_49' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_50 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_131" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 172 'getelementptr' 'img_channel_user_V_a_50' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_51 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_133" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 173 'getelementptr' 'img_channel_user_V_a_51' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_52 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_134" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 174 'getelementptr' 'img_channel_user_V_a_52' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_51 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_132" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 175 'getelementptr' 'img_channel_last_V_a_51' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_52 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_131" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 176 'getelementptr' 'img_channel_last_V_a_52' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_53 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_133" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 177 'getelementptr' 'img_channel_last_V_a_53' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_54 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_134" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 178 'getelementptr' 'img_channel_last_V_a_54' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_51 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_132" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 179 'getelementptr' 'img_channel_id_V_add_51' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_52 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_131" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 180 'getelementptr' 'img_channel_id_V_add_52' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_53 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_133" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 181 'getelementptr' 'img_channel_id_V_add_53' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_54 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_134" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 182 'getelementptr' 'img_channel_id_V_add_54' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_51 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_132" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 183 'getelementptr' 'img_channel_dest_V_a_51' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_52 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_131" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 184 'getelementptr' 'img_channel_dest_V_a_52' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_53 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_133" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 185 'getelementptr' 'img_channel_dest_V_a_53' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_54 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_134" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 186 'getelementptr' 'img_channel_dest_V_a_54' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (1.76ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:585]   --->   Operation 187 'br' <Predicate = (icmp_ln572 & icmp_ln582) | (!icmp_ln570 & icmp_ln582)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 4.93>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%index_input_element_s = phi i7 [ %index_input_element, %1 ], [ 0, %.preheader367.preheader ]"   --->   Operation 188 'phi' 'index_input_element_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (1.48ns)   --->   "%icmp_ln574 = icmp eq i7 %index_input_element_s, -62" [FSRCNN_V1/FSRCNN.cpp:574]   --->   Operation 189 'icmp' 'icmp_ln574' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 190 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (1.87ns)   --->   "%index_input_element = add i7 %index_input_element_s, 1" [FSRCNN_V1/FSRCNN.cpp:574]   --->   Operation 191 'add' 'index_input_element' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln574, label %.preheader368.loopexit, label %1" [FSRCNN_V1/FSRCNN.cpp:574]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln321_135 = zext i7 %index_input_element_s to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 193 'zext' 'zext_ln321_135' <Predicate = (!icmp_ln574)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (1.67ns)   --->   "%add_ln321_90 = add i13 %add_ln321_85, %zext_ln321_135" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 194 'add' 'add_ln321_90' <Predicate = (!icmp_ln574)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln321_136 = zext i13 %add_ln321_90 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 195 'zext' 'zext_ln321_136' <Predicate = (!icmp_ln574)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%img_channel_valid_V_s = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_136" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 196 'getelementptr' 'img_channel_valid_V_s' <Predicate = (!icmp_ln574)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (1.67ns)   --->   "%add_ln321_91 = add i13 %add_ln321_83, %zext_ln321_135" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 197 'add' 'add_ln321_91' <Predicate = (!icmp_ln574)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%img_channel_data_V_a = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_136" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 198 'getelementptr' 'img_channel_data_V_a' <Predicate = (!icmp_ln574)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_136" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 199 'getelementptr' 'img_channel_keep_V_a' <Predicate = (!icmp_ln574)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%img_channel_user_V_a = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_136" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 200 'getelementptr' 'img_channel_user_V_a' <Predicate = (!icmp_ln574)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%img_channel_last_V_a = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_136" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 201 'getelementptr' 'img_channel_last_V_a' <Predicate = (!icmp_ln574)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%img_channel_id_V_add = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_136" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 202 'getelementptr' 'img_channel_id_V_add' <Predicate = (!icmp_ln574)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_136" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 203 'getelementptr' 'img_channel_dest_V_a' <Predicate = (!icmp_ln574)> <Delay = 0.00>
ST_7 : Operation 204 [2/2] (3.25ns)   --->   "%img_channel_valid_V_68 = load i1* %img_channel_valid_V_s, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 204 'load' 'img_channel_valid_V_68' <Predicate = (!icmp_ln574)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 205 [2/2] (3.25ns)   --->   "%img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 205 'load' 'img_channel_data_V_l' <Predicate = (!icmp_ln574)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 206 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 206 'load' 'img_channel_keep_V_l' <Predicate = (!icmp_ln574)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 207 [2/2] (3.25ns)   --->   "%img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 207 'load' 'img_channel_user_V_l' <Predicate = (!icmp_ln574)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 208 [2/2] (3.25ns)   --->   "%img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 208 'load' 'img_channel_last_V_l' <Predicate = (!icmp_ln574)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 209 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 209 'load' 'img_channel_id_V_loa' <Predicate = (!icmp_ln574)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 210 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 210 'load' 'img_channel_dest_V_l' <Predicate = (!icmp_ln574)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "br label %.preheader368"   --->   Operation 211 'br' <Predicate = (icmp_ln574)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 6.50>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln321_137 = zext i13 %add_ln321_91 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 212 'zext' 'zext_ln321_137' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%img_channel_valid_V_67 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_137" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 213 'getelementptr' 'img_channel_valid_V_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_49 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_137" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 214 'getelementptr' 'img_channel_data_V_a_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_50 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_137" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 215 'getelementptr' 'img_channel_keep_V_a_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_48 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_137" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 216 'getelementptr' 'img_channel_user_V_a_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_50 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_137" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 217 'getelementptr' 'img_channel_last_V_a_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_50 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_137" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 218 'getelementptr' 'img_channel_id_V_add_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_50 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_137" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 219 'getelementptr' 'img_channel_dest_V_a_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/2] (3.25ns)   --->   "%img_channel_valid_V_68 = load i1* %img_channel_valid_V_s, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 220 'load' 'img_channel_valid_V_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 221 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_68, i1* %img_channel_valid_V_67, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 221 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 222 [1/2] (3.25ns)   --->   "%img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 222 'load' 'img_channel_data_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 223 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l, i12* %img_channel_data_V_a_49, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 223 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 224 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 224 'load' 'img_channel_keep_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 225 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l, i4* %img_channel_keep_V_a_50, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 225 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 226 [1/2] (3.25ns)   --->   "%img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 226 'load' 'img_channel_user_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 227 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l, i1* %img_channel_user_V_a_48, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 227 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 228 [1/2] (3.25ns)   --->   "%img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 228 'load' 'img_channel_last_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 229 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l, i1* %img_channel_last_V_a_50, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 229 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 230 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 230 'load' 'img_channel_id_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 231 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa, i1* %img_channel_id_V_add_50, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 231 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 232 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 232 'load' 'img_channel_dest_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 233 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l, i1* %img_channel_dest_V_a_50, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576]   --->   Operation 233 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "br label %.preheader367" [FSRCNN_V1/FSRCNN.cpp:574]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 6.88>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%index_input_element1 = phi i7 [ %index_input_element_23, %3 ], [ 1, %.preheader1 ]"   --->   Operation 235 'phi' 'index_input_element1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (1.48ns)   --->   "%icmp_ln585 = icmp eq i7 %index_input_element1, -63" [FSRCNN_V1/FSRCNN.cpp:585]   --->   Operation 236 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 237 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %icmp_ln585, label %.preheader366.0, label %3" [FSRCNN_V1/FSRCNN.cpp:585]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln321_140 = zext i7 %index_input_element1 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 239 'zext' 'zext_ln321_140' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (1.67ns)   --->   "%add_ln321_93 = add i13 %add_ln321_87, %zext_ln321_140" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 240 'add' 'add_ln321_93' <Predicate = (!icmp_ln585)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln321_141 = zext i13 %add_ln321_93 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 241 'zext' 'zext_ln321_141' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%img_channel_valid_V_73 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_141" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 242 'getelementptr' 'img_channel_valid_V_73' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_54 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_141" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 243 'getelementptr' 'img_channel_data_V_a_54' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_55 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_141" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 244 'getelementptr' 'img_channel_keep_V_a_55' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_53 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_141" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 245 'getelementptr' 'img_channel_user_V_a_53' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_55 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_141" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 246 'getelementptr' 'img_channel_last_V_a_55' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_55 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_141" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 247 'getelementptr' 'img_channel_id_V_add_55' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_55 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_141" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 248 'getelementptr' 'img_channel_dest_V_a_55' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (3.63ns)   --->   "%empty = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr3_out_V_valid_V, i12* %corr3_out_V_data_V, i4* %corr3_out_V_keep_V, i1* %corr3_out_V_user_V, i1* %corr3_out_V_last_V, i1* %corr3_out_V_id_V, i1* %corr3_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 249 'read' 'empty' <Predicate = (!icmp_ln585)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_valid_V_8 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 0" [FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 250 'extractvalue' 'tmp_valid_V_8' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 1" [FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 251 'extractvalue' 'tmp_data_V_10' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_keep_V_10 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 2" [FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 252 'extractvalue' 'tmp_keep_V_10' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_user_V_9 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 3" [FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 253 'extractvalue' 'tmp_user_V_9' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_last_V_10 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 4" [FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 254 'extractvalue' 'tmp_last_V_10' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_id_V_10 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 5" [FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 255 'extractvalue' 'tmp_id_V_10' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_dest_V_10 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 6" [FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 256 'extractvalue' 'tmp_dest_V_10' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (3.25ns)   --->   "store i1 %tmp_valid_V_8, i1* %img_channel_valid_V_73, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 257 'store' <Predicate = (!icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 258 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_10, i12* %img_channel_data_V_a_54, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 258 'store' <Predicate = (!icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 259 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V_10, i4* %img_channel_keep_V_a_55, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 259 'store' <Predicate = (!icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 260 [1/1] (3.25ns)   --->   "store i1 %tmp_user_V_9, i1* %img_channel_user_V_a_53, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 260 'store' <Predicate = (!icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 261 [1/1] (3.25ns)   --->   "store i1 %tmp_last_V_10, i1* %img_channel_last_V_a_55, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 261 'store' <Predicate = (!icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 262 [1/1] (3.25ns)   --->   "store i1 %tmp_id_V_10, i1* %img_channel_id_V_add_55, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 262 'store' <Predicate = (!icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 263 [1/1] (3.25ns)   --->   "store i1 %tmp_dest_V_10, i1* %img_channel_dest_V_a_55, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587]   --->   Operation 263 'store' <Predicate = (!icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 264 [1/1] (1.87ns)   --->   "%index_input_element_23 = add i7 %index_input_element1, 1" [FSRCNN_V1/FSRCNN.cpp:585]   --->   Operation 264 'add' 'index_input_element_23' <Predicate = (!icmp_ln585)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:585]   --->   Operation 265 'br' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_9 : Operation 266 [2/2] (3.25ns)   --->   "%img_channel_valid_V_74 = load i1* %img_channel_valid_V_69, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 266 'load' 'img_channel_valid_V_74' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 267 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_22 = load i12* %img_channel_data_V_a_50, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 267 'load' 'img_channel_data_V_l_22' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 268 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_19 = load i4* %img_channel_keep_V_a_51, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 268 'load' 'img_channel_keep_V_l_19' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 269 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_19 = load i1* %img_channel_user_V_a_49, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 269 'load' 'img_channel_user_V_l_19' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 270 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_19 = load i1* %img_channel_last_V_a_51, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 270 'load' 'img_channel_last_V_l_19' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 271 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_19 = load i1* %img_channel_id_V_add_51, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 271 'load' 'img_channel_id_V_loa_19' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 272 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_19 = load i1* %img_channel_dest_V_a_51, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 272 'load' 'img_channel_dest_V_l_19' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 273 [2/2] (3.25ns)   --->   "%img_channel_valid_V_75 = load i1* %img_channel_valid_V_71, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 273 'load' 'img_channel_valid_V_75' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 274 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_23 = load i12* %img_channel_data_V_a_52, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 274 'load' 'img_channel_data_V_l_23' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 275 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_20 = load i4* %img_channel_keep_V_a_53, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 275 'load' 'img_channel_keep_V_l_20' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 276 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_20 = load i1* %img_channel_user_V_a_51, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 276 'load' 'img_channel_user_V_l_20' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 277 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_20 = load i1* %img_channel_last_V_a_53, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 277 'load' 'img_channel_last_V_l_20' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 278 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_20 = load i1* %img_channel_id_V_add_53, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 278 'load' 'img_channel_id_V_loa_20' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 279 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_20 = load i1* %img_channel_dest_V_a_53, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 279 'load' 'img_channel_dest_V_l_20' <Predicate = (icmp_ln585)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>

State 10 <SV = 6> <Delay = 6.50>
ST_10 : Operation 280 [1/2] (3.25ns)   --->   "%img_channel_valid_V_74 = load i1* %img_channel_valid_V_69, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 280 'load' 'img_channel_valid_V_74' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 281 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_74, i1* %img_channel_valid_V_70, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 281 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 282 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_22 = load i12* %img_channel_data_V_a_50, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 282 'load' 'img_channel_data_V_l_22' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 283 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_22, i12* %img_channel_data_V_a_51, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 283 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 284 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_19 = load i4* %img_channel_keep_V_a_51, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 284 'load' 'img_channel_keep_V_l_19' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 285 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_19, i4* %img_channel_keep_V_a_52, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 285 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 286 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_19 = load i1* %img_channel_user_V_a_49, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 286 'load' 'img_channel_user_V_l_19' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 287 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_19, i1* %img_channel_user_V_a_50, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 287 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 288 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_19 = load i1* %img_channel_last_V_a_51, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 288 'load' 'img_channel_last_V_l_19' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 289 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_19, i1* %img_channel_last_V_a_52, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 289 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 290 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_19 = load i1* %img_channel_id_V_add_51, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 290 'load' 'img_channel_id_V_loa_19' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 291 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_19, i1* %img_channel_id_V_add_52, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 291 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 292 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_19 = load i1* %img_channel_dest_V_a_51, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 292 'load' 'img_channel_dest_V_l_19' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 293 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_19, i1* %img_channel_dest_V_a_52, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592]   --->   Operation 293 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 294 [1/2] (3.25ns)   --->   "%img_channel_valid_V_75 = load i1* %img_channel_valid_V_71, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 294 'load' 'img_channel_valid_V_75' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 295 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_75, i1* %img_channel_valid_V_72, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 295 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 296 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_23 = load i12* %img_channel_data_V_a_52, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 296 'load' 'img_channel_data_V_l_23' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 297 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_23, i12* %img_channel_data_V_a_53, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 297 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 298 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_20 = load i4* %img_channel_keep_V_a_53, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 298 'load' 'img_channel_keep_V_l_20' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 299 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_20, i4* %img_channel_keep_V_a_54, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 299 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 300 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_20 = load i1* %img_channel_user_V_a_51, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 300 'load' 'img_channel_user_V_l_20' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 301 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_20, i1* %img_channel_user_V_a_52, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 301 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 302 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_20 = load i1* %img_channel_last_V_a_53, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 302 'load' 'img_channel_last_V_l_20' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 303 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_20, i1* %img_channel_last_V_a_54, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 303 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 304 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_20 = load i1* %img_channel_id_V_add_53, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 304 'load' 'img_channel_id_V_loa_20' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 305 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_20, i1* %img_channel_id_V_add_54, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 305 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 306 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_20 = load i1* %img_channel_dest_V_a_53, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 306 'load' 'img_channel_dest_V_l_20' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 307 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_20, i1* %img_channel_dest_V_a_54, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:597]   --->   Operation 307 'store' <Predicate = (icmp_ln582)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "br label %.loopexit365"   --->   Operation 308 'br' <Predicate = (icmp_ln582)> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "br i1 %or_ln601, label %.loopexit361, label %.preheader363.preheader" [FSRCNN_V1/FSRCNN.cpp:601]   --->   Operation 309 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_88 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 310 'bitconcatenate' 'tmp_88' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln321_142 = zext i10 %tmp_88 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 311 'zext' 'zext_ln321_142' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_89 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 312 'bitconcatenate' 'tmp_89' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln321_143 = zext i5 %tmp_89 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 313 'zext' 'zext_ln321_143' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (1.73ns)   --->   "%add_ln321_94 = add i11 %zext_ln321_143, %zext_ln321_142" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 314 'add' 'add_ln321_94' <Predicate = (!or_ln601)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln321_144 = zext i11 %add_ln321_94 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 315 'zext' 'zext_ln321_144' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (1.54ns)   --->   "%add_ln321_95 = add i12 %zext_ln321_144, 1584" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 316 'add' 'add_ln321_95' <Predicate = (!or_ln601)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln321_145 = zext i12 %add_ln321_95 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 317 'zext' 'zext_ln321_145' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (1.54ns)   --->   "%add_ln321_96 = add i12 %zext_ln321_144, 1585" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 318 'add' 'add_ln321_96' <Predicate = (!or_ln601)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln321_146 = zext i12 %add_ln321_96 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 319 'zext' 'zext_ln321_146' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%img_channel_valid_V_76 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_146" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 320 'getelementptr' 'img_channel_valid_V_76' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%img_channel_valid_V_77 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_145" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 321 'getelementptr' 'img_channel_valid_V_77' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (1.54ns)   --->   "%add_ln321_97 = add i12 %zext_ln321_144, 1648" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 322 'add' 'add_ln321_97' <Predicate = (!or_ln601)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln321_147 = zext i12 %add_ln321_97 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 323 'zext' 'zext_ln321_147' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%img_channel_valid_V_78 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_147" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 324 'getelementptr' 'img_channel_valid_V_78' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (1.54ns)   --->   "%add_ln321_98 = add i12 %zext_ln321_144, 1649" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 325 'add' 'add_ln321_98' <Predicate = (!or_ln601)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln321_148 = zext i12 %add_ln321_98 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 326 'zext' 'zext_ln321_148' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%img_channel_valid_V_79 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_148" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 327 'getelementptr' 'img_channel_valid_V_79' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_55 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_146" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 328 'getelementptr' 'img_channel_data_V_a_55' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_56 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_145" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 329 'getelementptr' 'img_channel_data_V_a_56' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_57 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_147" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 330 'getelementptr' 'img_channel_data_V_a_57' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_58 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_148" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 331 'getelementptr' 'img_channel_data_V_a_58' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_56 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_146" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 332 'getelementptr' 'img_channel_keep_V_a_56' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_57 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_145" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 333 'getelementptr' 'img_channel_keep_V_a_57' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_58 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_147" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 334 'getelementptr' 'img_channel_keep_V_a_58' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_59 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_148" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 335 'getelementptr' 'img_channel_keep_V_a_59' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_54 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_146" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 336 'getelementptr' 'img_channel_user_V_a_54' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_55 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_145" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 337 'getelementptr' 'img_channel_user_V_a_55' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_56 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_147" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 338 'getelementptr' 'img_channel_user_V_a_56' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_57 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_148" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 339 'getelementptr' 'img_channel_user_V_a_57' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_56 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_146" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 340 'getelementptr' 'img_channel_last_V_a_56' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_57 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_145" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 341 'getelementptr' 'img_channel_last_V_a_57' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_58 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_147" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 342 'getelementptr' 'img_channel_last_V_a_58' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_59 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_148" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 343 'getelementptr' 'img_channel_last_V_a_59' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_56 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_146" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 344 'getelementptr' 'img_channel_id_V_add_56' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_57 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_145" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 345 'getelementptr' 'img_channel_id_V_add_57' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_58 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_147" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 346 'getelementptr' 'img_channel_id_V_add_58' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_59 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_148" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 347 'getelementptr' 'img_channel_id_V_add_59' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_56 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_146" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 348 'getelementptr' 'img_channel_dest_V_a_56' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_57 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_145" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 349 'getelementptr' 'img_channel_dest_V_a_57' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_58 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_147" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 350 'getelementptr' 'img_channel_dest_V_a_58' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_59 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_148" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 351 'getelementptr' 'img_channel_dest_V_a_59' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (1.76ns)   --->   "br label %.preheader363" [FSRCNN_V1/FSRCNN.cpp:604]   --->   Operation 352 'br' <Predicate = (!or_ln601)> <Delay = 1.76>

State 11 <SV = 7> <Delay = 6.88>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%index_input_element2 = phi i7 [ %index_input_element_26, %4 ], [ 1, %.preheader363.preheader ]"   --->   Operation 353 'phi' 'index_input_element2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (1.48ns)   --->   "%icmp_ln604 = icmp eq i7 %index_input_element2, -63" [FSRCNN_V1/FSRCNN.cpp:604]   --->   Operation 354 'icmp' 'icmp_ln604' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 355 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "br i1 %icmp_ln604, label %.preheader362.0, label %4" [FSRCNN_V1/FSRCNN.cpp:604]   --->   Operation 356 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln321_149 = zext i7 %index_input_element2 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 357 'zext' 'zext_ln321_149' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (1.54ns)   --->   "%add_ln321_99 = add i12 %add_ln321_95, %zext_ln321_149" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 358 'add' 'add_ln321_99' <Predicate = (!icmp_ln604)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln321_150 = zext i12 %add_ln321_99 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 359 'zext' 'zext_ln321_150' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 360 [1/1] (0.00ns)   --->   "%img_channel_valid_V_80 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_150" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 360 'getelementptr' 'img_channel_valid_V_80' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_59 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_150" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 361 'getelementptr' 'img_channel_data_V_a_59' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_60 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_150" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 362 'getelementptr' 'img_channel_keep_V_a_60' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_58 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_150" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 363 'getelementptr' 'img_channel_user_V_a_58' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_60 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_150" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 364 'getelementptr' 'img_channel_last_V_a_60' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_60 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_150" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 365 'getelementptr' 'img_channel_id_V_add_60' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_60 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_150" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 366 'getelementptr' 'img_channel_dest_V_a_60' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (3.63ns)   --->   "%empty_81 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr3_out_V_valid_V, i12* %corr3_out_V_data_V, i4* %corr3_out_V_keep_V, i1* %corr3_out_V_user_V, i1* %corr3_out_V_last_V, i1* %corr3_out_V_id_V, i1* %corr3_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 367 'read' 'empty_81' <Predicate = (!icmp_ln604)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_valid_V_9 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 0" [FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 368 'extractvalue' 'tmp_valid_V_9' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_data_V_11 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 1" [FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 369 'extractvalue' 'tmp_data_V_11' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_keep_V_11 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 2" [FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 370 'extractvalue' 'tmp_keep_V_11' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_user_V_10 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 3" [FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 371 'extractvalue' 'tmp_user_V_10' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_last_V_11 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 4" [FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 372 'extractvalue' 'tmp_last_V_11' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_id_V_11 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 5" [FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 373 'extractvalue' 'tmp_id_V_11' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_dest_V_11 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 6" [FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 374 'extractvalue' 'tmp_dest_V_11' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 375 [1/1] (3.25ns)   --->   "store i1 %tmp_valid_V_9, i1* %img_channel_valid_V_80, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 375 'store' <Predicate = (!icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 376 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_11, i12* %img_channel_data_V_a_59, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 376 'store' <Predicate = (!icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 377 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V_11, i4* %img_channel_keep_V_a_60, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 377 'store' <Predicate = (!icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 378 [1/1] (3.25ns)   --->   "store i1 %tmp_user_V_10, i1* %img_channel_user_V_a_58, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 378 'store' <Predicate = (!icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 379 [1/1] (3.25ns)   --->   "store i1 %tmp_last_V_11, i1* %img_channel_last_V_a_60, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 379 'store' <Predicate = (!icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 380 [1/1] (3.25ns)   --->   "store i1 %tmp_id_V_11, i1* %img_channel_id_V_add_60, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 380 'store' <Predicate = (!icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 381 [1/1] (3.25ns)   --->   "store i1 %tmp_dest_V_11, i1* %img_channel_dest_V_a_60, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606]   --->   Operation 381 'store' <Predicate = (!icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 382 [1/1] (1.87ns)   --->   "%index_input_element_26 = add i7 %index_input_element2, 1" [FSRCNN_V1/FSRCNN.cpp:604]   --->   Operation 382 'add' 'index_input_element_26' <Predicate = (!icmp_ln604)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 383 [1/1] (0.00ns)   --->   "br label %.preheader363" [FSRCNN_V1/FSRCNN.cpp:604]   --->   Operation 383 'br' <Predicate = (!icmp_ln604)> <Delay = 0.00>
ST_11 : Operation 384 [2/2] (3.25ns)   --->   "%img_channel_valid_V_81 = load i1* %img_channel_valid_V_76, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 384 'load' 'img_channel_valid_V_81' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 385 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_24 = load i12* %img_channel_data_V_a_55, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 385 'load' 'img_channel_data_V_l_24' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 386 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_21 = load i4* %img_channel_keep_V_a_56, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 386 'load' 'img_channel_keep_V_l_21' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 387 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_21 = load i1* %img_channel_user_V_a_54, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 387 'load' 'img_channel_user_V_l_21' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 388 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_21 = load i1* %img_channel_last_V_a_56, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 388 'load' 'img_channel_last_V_l_21' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 389 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_21 = load i1* %img_channel_id_V_add_56, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 389 'load' 'img_channel_id_V_loa_21' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 390 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_21 = load i1* %img_channel_dest_V_a_56, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 390 'load' 'img_channel_dest_V_l_21' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 391 [2/2] (3.25ns)   --->   "%img_channel_valid_V_82 = load i1* %img_channel_valid_V_78, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 391 'load' 'img_channel_valid_V_82' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 392 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_25 = load i12* %img_channel_data_V_a_57, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 392 'load' 'img_channel_data_V_l_25' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 393 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_22 = load i4* %img_channel_keep_V_a_58, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 393 'load' 'img_channel_keep_V_l_22' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 394 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_22 = load i1* %img_channel_user_V_a_56, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 394 'load' 'img_channel_user_V_l_22' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 395 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_22 = load i1* %img_channel_last_V_a_58, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 395 'load' 'img_channel_last_V_l_22' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 396 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_22 = load i1* %img_channel_id_V_add_58, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 396 'load' 'img_channel_id_V_loa_22' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 397 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_22 = load i1* %img_channel_dest_V_a_58, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 397 'load' 'img_channel_dest_V_l_22' <Predicate = (icmp_ln604)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>

State 12 <SV = 8> <Delay = 6.50>
ST_12 : Operation 398 [1/2] (3.25ns)   --->   "%img_channel_valid_V_81 = load i1* %img_channel_valid_V_76, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 398 'load' 'img_channel_valid_V_81' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 399 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_81, i1* %img_channel_valid_V_77, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 399 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 400 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_24 = load i12* %img_channel_data_V_a_55, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 400 'load' 'img_channel_data_V_l_24' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 401 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_24, i12* %img_channel_data_V_a_56, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 401 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 402 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_21 = load i4* %img_channel_keep_V_a_56, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 402 'load' 'img_channel_keep_V_l_21' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 403 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_21, i4* %img_channel_keep_V_a_57, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 403 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 404 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_21 = load i1* %img_channel_user_V_a_54, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 404 'load' 'img_channel_user_V_l_21' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 405 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_21, i1* %img_channel_user_V_a_55, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 405 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 406 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_21 = load i1* %img_channel_last_V_a_56, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 406 'load' 'img_channel_last_V_l_21' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 407 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_21, i1* %img_channel_last_V_a_57, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 407 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 408 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_21 = load i1* %img_channel_id_V_add_56, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 408 'load' 'img_channel_id_V_loa_21' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 409 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_21, i1* %img_channel_id_V_add_57, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 409 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 410 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_21 = load i1* %img_channel_dest_V_a_56, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 410 'load' 'img_channel_dest_V_l_21' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 411 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_21, i1* %img_channel_dest_V_a_57, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611]   --->   Operation 411 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 412 [1/2] (3.25ns)   --->   "%img_channel_valid_V_82 = load i1* %img_channel_valid_V_78, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 412 'load' 'img_channel_valid_V_82' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 413 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_82, i1* %img_channel_valid_V_79, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 413 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 414 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_25 = load i12* %img_channel_data_V_a_57, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 414 'load' 'img_channel_data_V_l_25' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 415 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_25, i12* %img_channel_data_V_a_58, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 415 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 416 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_22 = load i4* %img_channel_keep_V_a_58, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 416 'load' 'img_channel_keep_V_l_22' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 417 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_22, i4* %img_channel_keep_V_a_59, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 417 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 418 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_22 = load i1* %img_channel_user_V_a_56, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 418 'load' 'img_channel_user_V_l_22' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 419 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_22, i1* %img_channel_user_V_a_57, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 419 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 420 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_22 = load i1* %img_channel_last_V_a_58, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 420 'load' 'img_channel_last_V_l_22' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 421 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_22, i1* %img_channel_last_V_a_59, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 421 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 422 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_22 = load i1* %img_channel_id_V_add_58, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 422 'load' 'img_channel_id_V_loa_22' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 423 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_22, i1* %img_channel_id_V_add_59, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 423 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 424 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_22 = load i1* %img_channel_dest_V_a_58, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 424 'load' 'img_channel_dest_V_l_22' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 425 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_22, i1* %img_channel_dest_V_a_59, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:616]   --->   Operation 425 'store' <Predicate = (!or_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "br label %.loopexit361"   --->   Operation 426 'br' <Predicate = (!or_ln601)> <Delay = 0.00>
ST_12 : Operation 427 [1/1] (0.00ns)   --->   "br i1 %and_ln620, label %.preheader358.preheader, label %.loopexit359" [FSRCNN_V1/FSRCNN.cpp:620]   --->   Operation 427 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln321_151 = zext i4 %current_input_channe to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 428 'zext' 'zext_ln321_151' <Predicate = (and_ln620)> <Delay = 0.00>
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_90 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 429 'bitconcatenate' 'tmp_90' <Predicate = (and_ln620)> <Delay = 0.00>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln321_152 = zext i10 %tmp_90 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 430 'zext' 'zext_ln321_152' <Predicate = (and_ln620)> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_91 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 431 'bitconcatenate' 'tmp_91' <Predicate = (and_ln620)> <Delay = 0.00>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln321_153 = zext i5 %tmp_91 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 432 'zext' 'zext_ln321_153' <Predicate = (and_ln620)> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (1.73ns)   --->   "%add_ln321_100 = add i11 %zext_ln321_152, %zext_ln321_153" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 433 'add' 'add_ln321_100' <Predicate = (and_ln620)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 434 [1/1] (1.54ns)   --->   "%add_ln321_101 = add i13 %zext_ln321_151, %sext_ln321" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 434 'add' 'add_ln321_101' <Predicate = (and_ln620)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_102)   --->   "%shl_ln321_8 = shl i13 %add_ln321_101, 6" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 435 'shl' 'shl_ln321_8' <Predicate = (and_ln620)> <Delay = 0.00>
ST_12 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_102)   --->   "%shl_ln321_9 = shl i13 %add_ln321_101, 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 436 'shl' 'shl_ln321_9' <Predicate = (and_ln620)> <Delay = 0.00>
ST_12 : Operation 437 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln321_102 = add i13 %shl_ln321_8, %shl_ln321_9" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 437 'add' 'add_ln321_102' <Predicate = (and_ln620)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 438 [1/1] (1.76ns)   --->   "br label %.preheader358" [FSRCNN_V1/FSRCNN.cpp:622]   --->   Operation 438 'br' <Predicate = (and_ln620)> <Delay = 1.76>

State 13 <SV = 9> <Delay = 4.89>
ST_13 : Operation 439 [1/1] (0.00ns)   --->   "%index_input_element2_14 = phi i7 [ %index_input_element_27, %hls_label_24 ], [ 0, %.preheader358.preheader ]"   --->   Operation 439 'phi' 'index_input_element2_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 440 [1/1] (1.48ns)   --->   "%icmp_ln622 = icmp eq i7 %index_input_element2_14, -62" [FSRCNN_V1/FSRCNN.cpp:622]   --->   Operation 440 'icmp' 'icmp_ln622' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 441 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 441 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 442 [1/1] (1.87ns)   --->   "%index_input_element_27 = add i7 %index_input_element2_14, 1" [FSRCNN_V1/FSRCNN.cpp:622]   --->   Operation 442 'add' 'index_input_element_27' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 443 [1/1] (0.00ns)   --->   "br i1 %icmp_ln622, label %.loopexit359.loopexit, label %hls_label_24" [FSRCNN_V1/FSRCNN.cpp:622]   --->   Operation 443 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln321_154 = zext i7 %index_input_element2_14 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 444 'zext' 'zext_ln321_154' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_13 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln321_155 = zext i7 %index_input_element2_14 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 445 'zext' 'zext_ln321_155' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_13 : Operation 446 [1/1] (1.63ns)   --->   "%add_ln321_103 = add i11 %add_ln321_100, %zext_ln321_155" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 446 'add' 'add_ln321_103' <Predicate = (!icmp_ln622)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln321_156 = zext i11 %add_ln321_103 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 447 'zext' 'zext_ln321_156' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_13 : Operation 448 [1/1] (0.00ns)   --->   "%img_channel_valid_V_83 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_156" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 448 'getelementptr' 'img_channel_valid_V_83' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_13 : Operation 449 [1/1] (1.67ns)   --->   "%add_ln321_104 = add i13 %add_ln321_102, %zext_ln321_154" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 449 'add' 'add_ln321_104' <Predicate = (!icmp_ln622)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 450 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_60 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_156" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 450 'getelementptr' 'img_channel_data_V_a_60' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_13 : Operation 451 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_61 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_156" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 451 'getelementptr' 'img_channel_keep_V_a_61' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_13 : Operation 452 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_59 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_156" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 452 'getelementptr' 'img_channel_user_V_a_59' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_13 : Operation 453 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_61 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_156" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 453 'getelementptr' 'img_channel_last_V_a_61' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_13 : Operation 454 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_61 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_156" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 454 'getelementptr' 'img_channel_id_V_add_61' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_61 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_156" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 455 'getelementptr' 'img_channel_dest_V_a_61' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_13 : Operation 456 [2/2] (3.25ns)   --->   "%img_channel_valid_V_85 = load i1* %img_channel_valid_V_83, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 456 'load' 'img_channel_valid_V_85' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_13 : Operation 457 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_26 = load i12* %img_channel_data_V_a_60, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 457 'load' 'img_channel_data_V_l_26' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_13 : Operation 458 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_23 = load i4* %img_channel_keep_V_a_61, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 458 'load' 'img_channel_keep_V_l_23' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_13 : Operation 459 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_23 = load i1* %img_channel_user_V_a_59, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 459 'load' 'img_channel_user_V_l_23' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_13 : Operation 460 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_23 = load i1* %img_channel_last_V_a_61, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 460 'load' 'img_channel_last_V_l_23' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_13 : Operation 461 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_23 = load i1* %img_channel_id_V_add_61, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 461 'load' 'img_channel_id_V_loa_23' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_13 : Operation 462 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_23 = load i1* %img_channel_dest_V_a_61, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 462 'load' 'img_channel_dest_V_l_23' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>

State 14 <SV = 10> <Delay = 6.50>
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str41)" [FSRCNN_V1/FSRCNN.cpp:623]   --->   Operation 463 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_14 : Operation 464 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:624]   --->   Operation 464 'specpipeline' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln321_157 = zext i13 %add_ln321_104 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 465 'zext' 'zext_ln321_157' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%img_channel_valid_V_84 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_157" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 466 'getelementptr' 'img_channel_valid_V_84' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_61 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_157" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 467 'getelementptr' 'img_channel_data_V_a_61' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_62 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_157" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 468 'getelementptr' 'img_channel_keep_V_a_62' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_14 : Operation 469 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_60 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_157" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 469 'getelementptr' 'img_channel_user_V_a_60' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_14 : Operation 470 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_62 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_157" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 470 'getelementptr' 'img_channel_last_V_a_62' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_14 : Operation 471 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_62 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_157" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 471 'getelementptr' 'img_channel_id_V_add_62' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_14 : Operation 472 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_62 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_157" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 472 'getelementptr' 'img_channel_dest_V_a_62' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_14 : Operation 473 [1/2] (3.25ns)   --->   "%img_channel_valid_V_85 = load i1* %img_channel_valid_V_83, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 473 'load' 'img_channel_valid_V_85' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 474 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_85, i1* %img_channel_valid_V_84, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 474 'store' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 475 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_26 = load i12* %img_channel_data_V_a_60, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 475 'load' 'img_channel_data_V_l_26' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 476 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_26, i12* %img_channel_data_V_a_61, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 476 'store' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 477 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_23 = load i4* %img_channel_keep_V_a_61, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 477 'load' 'img_channel_keep_V_l_23' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 478 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_23, i4* %img_channel_keep_V_a_62, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 478 'store' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 479 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_23 = load i1* %img_channel_user_V_a_59, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 479 'load' 'img_channel_user_V_l_23' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 480 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_23, i1* %img_channel_user_V_a_60, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 480 'store' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 481 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_23 = load i1* %img_channel_last_V_a_61, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 481 'load' 'img_channel_last_V_l_23' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 482 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_23, i1* %img_channel_last_V_a_62, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 482 'store' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 483 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_23 = load i1* %img_channel_id_V_add_61, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 483 'load' 'img_channel_id_V_loa_23' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 484 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_23, i1* %img_channel_id_V_add_62, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 484 'store' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 485 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_23 = load i1* %img_channel_dest_V_a_61, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 485 'load' 'img_channel_dest_V_l_23' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 486 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_23, i1* %img_channel_dest_V_a_62, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625]   --->   Operation 486 'store' <Predicate = (!icmp_ln622)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 487 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str41, i32 %tmp_s)" [FSRCNN_V1/FSRCNN.cpp:626]   --->   Operation 487 'specregionend' 'empty_82' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_14 : Operation 488 [1/1] (0.00ns)   --->   "br label %.preheader358" [FSRCNN_V1/FSRCNN.cpp:622]   --->   Operation 488 'br' <Predicate = (!icmp_ln622)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 3.37>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "br label %.loopexit359"   --->   Operation 489 'br' <Predicate = (and_ln620)> <Delay = 0.00>
ST_15 : Operation 490 [1/1] (0.00ns)   --->   "br i1 %icmp_ln601, label %.preheader356.preheader, label %.loopexit357" [FSRCNN_V1/FSRCNN.cpp:629]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_92 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 491 'bitconcatenate' 'tmp_92' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_15 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln321_158 = zext i10 %tmp_92 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 492 'zext' 'zext_ln321_158' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_15 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_93 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 493 'bitconcatenate' 'tmp_93' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_15 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln321_159 = zext i5 %tmp_93 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 494 'zext' 'zext_ln321_159' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_15 : Operation 495 [1/1] (1.73ns)   --->   "%add_ln321_105 = add i11 %zext_ln321_159, %zext_ln321_158" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 495 'add' 'add_ln321_105' <Predicate = (icmp_ln601)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln321_160 = zext i11 %add_ln321_105 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 496 'zext' 'zext_ln321_160' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_15 : Operation 497 [1/1] (1.63ns)   --->   "%add_ln321_106 = add i11 %add_ln321_105, 792" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 497 'add' 'add_ln321_106' <Predicate = (icmp_ln601)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 498 [1/1] (1.54ns)   --->   "%add_ln321_107 = add i12 %zext_ln321_160, 1584" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 498 'add' 'add_ln321_107' <Predicate = (icmp_ln601)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 499 [1/1] (1.76ns)   --->   "br label %.preheader356" [FSRCNN_V1/FSRCNN.cpp:631]   --->   Operation 499 'br' <Predicate = (icmp_ln601)> <Delay = 1.76>

State 16 <SV = 11> <Delay = 4.89>
ST_16 : Operation 500 [1/1] (0.00ns)   --->   "%index_input_element2_15 = phi i7 [ %index_input_element_28, %5 ], [ 0, %.preheader356.preheader ]"   --->   Operation 500 'phi' 'index_input_element2_15' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_16 : Operation 501 [1/1] (1.48ns)   --->   "%icmp_ln631 = icmp eq i7 %index_input_element2_15, -62" [FSRCNN_V1/FSRCNN.cpp:631]   --->   Operation 501 'icmp' 'icmp_ln631' <Predicate = (icmp_ln601)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 502 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 502 'speclooptripcount' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_16 : Operation 503 [1/1] (1.87ns)   --->   "%index_input_element_28 = add i7 %index_input_element2_15, 1" [FSRCNN_V1/FSRCNN.cpp:631]   --->   Operation 503 'add' 'index_input_element_28' <Predicate = (icmp_ln601)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 504 [1/1] (0.00ns)   --->   "br i1 %icmp_ln631, label %.loopexit357.loopexit, label %5" [FSRCNN_V1/FSRCNN.cpp:631]   --->   Operation 504 'br' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_16 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln321_161 = zext i7 %index_input_element2_15 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 505 'zext' 'zext_ln321_161' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 0.00>
ST_16 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln321_162 = zext i7 %index_input_element2_15 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 506 'zext' 'zext_ln321_162' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 0.00>
ST_16 : Operation 507 [1/1] (1.63ns)   --->   "%add_ln321_108 = add i11 %add_ln321_106, %zext_ln321_162" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 507 'add' 'add_ln321_108' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln321_163 = zext i11 %add_ln321_108 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 508 'zext' 'zext_ln321_163' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 0.00>
ST_16 : Operation 509 [1/1] (0.00ns)   --->   "%img_channel_valid_V_86 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_163" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 509 'getelementptr' 'img_channel_valid_V_86' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 0.00>
ST_16 : Operation 510 [1/1] (1.54ns)   --->   "%add_ln321_109 = add i12 %add_ln321_107, %zext_ln321_161" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 510 'add' 'add_ln321_109' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 511 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_62 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_163" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 511 'getelementptr' 'img_channel_data_V_a_62' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 0.00>
ST_16 : Operation 512 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_63 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_163" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 512 'getelementptr' 'img_channel_keep_V_a_63' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 0.00>
ST_16 : Operation 513 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_61 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_163" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 513 'getelementptr' 'img_channel_user_V_a_61' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 0.00>
ST_16 : Operation 514 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_63 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_163" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 514 'getelementptr' 'img_channel_last_V_a_63' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 0.00>
ST_16 : Operation 515 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_63 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_163" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 515 'getelementptr' 'img_channel_id_V_add_63' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 0.00>
ST_16 : Operation 516 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_63 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_163" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 516 'getelementptr' 'img_channel_dest_V_a_63' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 0.00>
ST_16 : Operation 517 [2/2] (3.25ns)   --->   "%img_channel_valid_V_88 = load i1* %img_channel_valid_V_86, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 517 'load' 'img_channel_valid_V_88' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 518 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_27 = load i12* %img_channel_data_V_a_62, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 518 'load' 'img_channel_data_V_l_27' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 519 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_24 = load i4* %img_channel_keep_V_a_63, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 519 'load' 'img_channel_keep_V_l_24' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 520 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_24 = load i1* %img_channel_user_V_a_61, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 520 'load' 'img_channel_user_V_l_24' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 521 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_24 = load i1* %img_channel_last_V_a_63, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 521 'load' 'img_channel_last_V_l_24' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 522 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_24 = load i1* %img_channel_id_V_add_63, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 522 'load' 'img_channel_id_V_loa_24' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 523 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_24 = load i1* %img_channel_dest_V_a_63, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 523 'load' 'img_channel_dest_V_l_24' <Predicate = (icmp_ln601 & !icmp_ln631)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 524 [1/1] (0.00ns)   --->   "br label %.loopexit357"   --->   Operation 524 'br' <Predicate = (icmp_ln601 & icmp_ln631)> <Delay = 0.00>
ST_16 : Operation 525 [1/1] (0.00ns)   --->   "br label %.preheader370" [FSRCNN_V1/FSRCNN.cpp:567]   --->   Operation 525 'br' <Predicate = (icmp_ln631) | (!icmp_ln601)> <Delay = 0.00>

State 17 <SV = 12> <Delay = 6.50>
ST_17 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln321_164 = zext i12 %add_ln321_109 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 526 'zext' 'zext_ln321_164' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 527 [1/1] (0.00ns)   --->   "%img_channel_valid_V_87 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_164" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 527 'getelementptr' 'img_channel_valid_V_87' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 528 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_63 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_164" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 528 'getelementptr' 'img_channel_data_V_a_63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 529 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_64 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_164" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 529 'getelementptr' 'img_channel_keep_V_a_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 530 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_62 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_164" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 530 'getelementptr' 'img_channel_user_V_a_62' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 531 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_64 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_164" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 531 'getelementptr' 'img_channel_last_V_a_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 532 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_64 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_164" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 532 'getelementptr' 'img_channel_id_V_add_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 533 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_64 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_164" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 533 'getelementptr' 'img_channel_dest_V_a_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 534 [1/2] (3.25ns)   --->   "%img_channel_valid_V_88 = load i1* %img_channel_valid_V_86, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 534 'load' 'img_channel_valid_V_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 535 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_88, i1* %img_channel_valid_V_87, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 535 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 536 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_27 = load i12* %img_channel_data_V_a_62, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 536 'load' 'img_channel_data_V_l_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 537 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_27, i12* %img_channel_data_V_a_63, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 537 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 538 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_24 = load i4* %img_channel_keep_V_a_63, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 538 'load' 'img_channel_keep_V_l_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 539 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_24, i4* %img_channel_keep_V_a_64, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 539 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 540 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_24 = load i1* %img_channel_user_V_a_61, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 540 'load' 'img_channel_user_V_l_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 541 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_24, i1* %img_channel_user_V_a_62, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 541 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 542 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_24 = load i1* %img_channel_last_V_a_63, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 542 'load' 'img_channel_last_V_l_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 543 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_24, i1* %img_channel_last_V_a_64, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 543 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 544 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_24 = load i1* %img_channel_id_V_add_63, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 544 'load' 'img_channel_id_V_loa_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 545 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_24, i1* %img_channel_id_V_add_64, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 545 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 546 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_24 = load i1* %img_channel_dest_V_a_63, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 546 'load' 'img_channel_dest_V_l_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 547 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_24, i1* %img_channel_dest_V_a_64, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633]   --->   Operation 547 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 548 [1/1] (0.00ns)   --->   "br label %.preheader356" [FSRCNN_V1/FSRCNN.cpp:631]   --->   Operation 548 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 4> <Delay = 2.28>
ST_18 : Operation 549 [1/1] (0.00ns)   --->   "%current_filter_0 = phi i4 [ %current_filter, %.preheader355.loopexit ], [ 0, %.preheader355.preheader ]"   --->   Operation 549 'phi' 'current_filter_0' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 550 [1/1] (1.30ns)   --->   "%icmp_ln640 = icmp eq i4 %current_filter_0, -4" [FSRCNN_V1/FSRCNN.cpp:640]   --->   Operation 550 'icmp' 'icmp_ln640' <Predicate = (!icmp_ln638)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 551 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 551 'speclooptripcount' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 552 [1/1] (1.73ns)   --->   "%current_filter = add i4 %current_filter_0, 1" [FSRCNN_V1/FSRCNN.cpp:640]   --->   Operation 552 'add' 'current_filter' <Predicate = (!icmp_ln638)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 553 [1/1] (0.00ns)   --->   "br i1 %icmp_ln640, label %.loopexit.loopexit, label %.preheader354.preheader" [FSRCNN_V1/FSRCNN.cpp:640]   --->   Operation 553 'br' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln646 = zext i4 %current_filter_0 to i64" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 554 'zext' 'zext_ln646' <Predicate = (!icmp_ln638 & !icmp_ln640)> <Delay = 0.00>
ST_18 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i4 %current_filter_0 to i12" [FSRCNN_V1/FSRCNN.cpp:671]   --->   Operation 555 'zext' 'zext_ln162' <Predicate = (!icmp_ln638 & !icmp_ln640)> <Delay = 0.00>
ST_18 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_79 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_filter_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:671]   --->   Operation 556 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln638 & !icmp_ln640)> <Delay = 0.00>
ST_18 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln642 = zext i10 %tmp_79 to i11" [FSRCNN_V1/FSRCNN.cpp:642]   --->   Operation 557 'zext' 'zext_ln642' <Predicate = (!icmp_ln638 & !icmp_ln640)> <Delay = 0.00>
ST_18 : Operation 558 [1/1] (1.76ns)   --->   "br label %.preheader354" [FSRCNN_V1/FSRCNN.cpp:642]   --->   Operation 558 'br' <Predicate = (!icmp_ln638 & !icmp_ln640)> <Delay = 1.76>
ST_18 : Operation 559 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 559 'br' <Predicate = (!icmp_ln638 & icmp_ln640)> <Delay = 0.00>
ST_18 : Operation 560 [1/1] (0.00ns)   --->   "br label %.preheader373" [FSRCNN_V1/FSRCNN.cpp:559]   --->   Operation 560 'br' <Predicate = (icmp_ln640) | (icmp_ln638)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 3.25>
ST_19 : Operation 561 [1/1] (0.00ns)   --->   "%current_input_channe_13 = phi i4 [ 0, %.preheader354.preheader ], [ %current_input_channe_9, %.preheader354.loopexit ]"   --->   Operation 561 'phi' 'current_input_channe_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 562 [1/1] (1.30ns)   --->   "%icmp_ln642 = icmp eq i4 %current_input_channe_13, -4" [FSRCNN_V1/FSRCNN.cpp:642]   --->   Operation 562 'icmp' 'icmp_ln642' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 563 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 563 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 564 [1/1] (1.73ns)   --->   "%current_input_channe_9 = add i4 %current_input_channe_13, 1" [FSRCNN_V1/FSRCNN.cpp:642]   --->   Operation 564 'add' 'current_input_channe_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 565 [1/1] (0.00ns)   --->   "br i1 %icmp_ln642, label %.preheader.preheader, label %.preheader353.preheader" [FSRCNN_V1/FSRCNN.cpp:642]   --->   Operation 565 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln203_55 = zext i4 %current_input_channe_13 to i8" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 566 'zext' 'zext_ln203_55' <Predicate = (!icmp_ln642)> <Delay = 0.00>
ST_19 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_84 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %current_input_channe_13, i3 0)" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 567 'bitconcatenate' 'tmp_84' <Predicate = (!icmp_ln642)> <Delay = 0.00>
ST_19 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln203_56 = zext i7 %tmp_84 to i8" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 568 'zext' 'zext_ln203_56' <Predicate = (!icmp_ln642)> <Delay = 0.00>
ST_19 : Operation 569 [1/1] (1.87ns)   --->   "%add_ln203_33 = add i8 %zext_ln203_55, %zext_ln203_56" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 569 'add' 'add_ln203_33' <Predicate = (!icmp_ln642)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 570 [1/1] (1.76ns)   --->   "br label %.preheader353" [FSRCNN_V1/FSRCNN.cpp:644]   --->   Operation 570 'br' <Predicate = (!icmp_ln642)> <Delay = 1.76>
ST_19 : Operation 571 [1/1] (0.00ns)   --->   "%biases_layer4_V_addr = getelementptr [12 x i4]* @biases_layer4_V, i64 0, i64 %zext_ln646" [FSRCNN_V1/FSRCNN.cpp:664]   --->   Operation 571 'getelementptr' 'biases_layer4_V_addr' <Predicate = (icmp_ln642)> <Delay = 0.00>
ST_19 : Operation 572 [2/2] (3.25ns)   --->   "%p_Val2_17 = load i4* %biases_layer4_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:664]   --->   Operation 572 'load' 'p_Val2_17' <Predicate = (icmp_ln642)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 12> <ROM>

State 20 <SV = 6> <Delay = 5.70>
ST_20 : Operation 573 [1/1] (0.00ns)   --->   "%subfilter_element_0 = phi i4 [ %subfilter_element, %7 ], [ 0, %.preheader353.preheader ]"   --->   Operation 573 'phi' 'subfilter_element_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 574 [1/1] (1.30ns)   --->   "%icmp_ln644 = icmp eq i4 %subfilter_element_0, -7" [FSRCNN_V1/FSRCNN.cpp:644]   --->   Operation 574 'icmp' 'icmp_ln644' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 575 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 575 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 576 [1/1] (1.73ns)   --->   "%subfilter_element = add i4 %subfilter_element_0, 1" [FSRCNN_V1/FSRCNN.cpp:644]   --->   Operation 576 'add' 'subfilter_element' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 577 [1/1] (0.00ns)   --->   "br i1 %icmp_ln644, label %.preheader351.preheader, label %7" [FSRCNN_V1/FSRCNN.cpp:644]   --->   Operation 577 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln203_57 = zext i4 %subfilter_element_0 to i8" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 578 'zext' 'zext_ln203_57' <Predicate = (!icmp_ln644)> <Delay = 0.00>
ST_20 : Operation 579 [1/1] (1.91ns)   --->   "%add_ln203_34 = add i8 %zext_ln203_57, %add_ln203_33" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 579 'add' 'add_ln203_34' <Predicate = (!icmp_ln644)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 580 [1/1] (0.00ns)   --->   "%p_shl37_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203_34, i4 0)" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 580 'bitconcatenate' 'p_shl37_cast' <Predicate = (!icmp_ln644)> <Delay = 0.00>
ST_20 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_54 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln203_34, i2 0)" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 581 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln644)> <Delay = 0.00>
ST_20 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln203_58 = zext i10 %tmp_54 to i12" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 582 'zext' 'zext_ln203_58' <Predicate = (!icmp_ln644)> <Delay = 0.00>
ST_20 : Operation 583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i12 %p_shl37_cast, %zext_ln203_58" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 583 'sub' 'sub_ln203' <Predicate = (!icmp_ln644)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 584 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln203_35 = add i12 %zext_ln162, %sub_ln203" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 584 'add' 'add_ln203_35' <Predicate = (!icmp_ln644)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 585 [1/1] (1.76ns)   --->   "br label %.preheader351" [FSRCNN_V1/FSRCNN.cpp:648]   --->   Operation 585 'br' <Predicate = (icmp_ln644)> <Delay = 1.76>

State 21 <SV = 7> <Delay = 3.25>
ST_21 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln203_59 = zext i12 %add_ln203_35 to i64" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 586 'zext' 'zext_ln203_59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 587 [1/1] (0.00ns)   --->   "%weights_layer4_V_add = getelementptr [1296 x i6]* @weights_layer4_V, i64 0, i64 %zext_ln203_59" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 587 'getelementptr' 'weights_layer4_V_add' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 588 [2/2] (3.25ns)   --->   "%weights_layer4_V_loa = load i6* %weights_layer4_V_add, align 1" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 588 'load' 'weights_layer4_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 12> <ROM>

State 22 <SV = 8> <Delay = 5.57>
ST_22 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln646_1 = zext i4 %subfilter_element_0 to i64" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 589 'zext' 'zext_ln646_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 590 [1/2] (3.25ns)   --->   "%weights_layer4_V_loa = load i6* %weights_layer4_V_add, align 1" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 590 'load' 'weights_layer4_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 12> <ROM>
ST_22 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i6 %weights_layer4_V_loa to i12" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 591 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 592 [1/1] (0.00ns)   --->   "%subfilter_layer_V_ad = getelementptr [9 x i12]* %subfilter_layer_V, i64 0, i64 %zext_ln646_1" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 592 'getelementptr' 'subfilter_layer_V_ad' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 593 [1/1] (2.32ns)   --->   "store i12 %sext_ln203, i12* %subfilter_layer_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:646]   --->   Operation 593 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_22 : Operation 594 [1/1] (0.00ns)   --->   "br label %.preheader353" [FSRCNN_V1/FSRCNN.cpp:644]   --->   Operation 594 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 7> <Delay = 6.25>
ST_23 : Operation 595 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ %add_ln648, %hls_label_25 ], [ 0, %.preheader351.preheader ]" [FSRCNN_V1/FSRCNN.cpp:648]   --->   Operation 595 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 596 [1/1] (0.00ns)   --->   "%input_line_0 = phi i2 [ %select_ln653_1, %hls_label_25 ], [ 0, %.preheader351.preheader ]" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 596 'phi' 'input_line_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 597 [1/1] (0.00ns)   --->   "%index_input_element2_16 = phi i7 [ %index_input_element_24, %hls_label_25 ], [ 0, %.preheader351.preheader ]"   --->   Operation 597 'phi' 'index_input_element2_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 598 [1/1] (1.55ns)   --->   "%icmp_ln648 = icmp eq i8 %indvar_flatten, -58" [FSRCNN_V1/FSRCNN.cpp:648]   --->   Operation 598 'icmp' 'icmp_ln648' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 599 [1/1] (1.91ns)   --->   "%add_ln648 = add i8 %indvar_flatten, 1" [FSRCNN_V1/FSRCNN.cpp:648]   --->   Operation 599 'add' 'add_ln648' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 600 [1/1] (0.00ns)   --->   "br i1 %icmp_ln648, label %8, label %hls_label_25" [FSRCNN_V1/FSRCNN.cpp:648]   --->   Operation 600 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 601 [1/1] (1.56ns)   --->   "%input_line = add i2 1, %input_line_0" [FSRCNN_V1/FSRCNN.cpp:648]   --->   Operation 601 'add' 'input_line' <Predicate = (!icmp_ln648)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 602 [1/1] (1.48ns)   --->   "%icmp_ln650 = icmp eq i7 %index_input_element2_16, -62" [FSRCNN_V1/FSRCNN.cpp:650]   --->   Operation 602 'icmp' 'icmp_ln650' <Predicate = (!icmp_ln648)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 603 [1/1] (0.99ns)   --->   "%select_ln653 = select i1 %icmp_ln650, i7 0, i7 %index_input_element2_16" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 603 'select' 'select_ln653' <Predicate = (!icmp_ln648)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 604 [1/1] (0.99ns)   --->   "%select_ln653_1 = select i1 %icmp_ln650, i2 %input_line, i2 %input_line_0" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 604 'select' 'select_ln653_1' <Predicate = (!icmp_ln648)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_85 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln653_1, i4 0)" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 605 'bitconcatenate' 'tmp_85' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_23 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln203_60 = zext i6 %tmp_85 to i7" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 606 'zext' 'zext_ln203_60' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_23 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_86 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln653_1, i2 0)" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 607 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_23 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln203_62 = zext i4 %tmp_86 to i7" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 608 'zext' 'zext_ln203_62' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_23 : Operation 609 [1/1] (1.82ns)   --->   "%sub_ln203_4 = sub i7 %zext_ln203_60, %zext_ln203_62" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 609 'sub' 'sub_ln203_4' <Predicate = (!icmp_ln648)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln203_8 = sext i7 %sub_ln203_4 to i8" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 610 'sext' 'sext_ln203_8' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_23 : Operation 611 [1/1] (1.87ns)   --->   "%add_ln203_36 = add i8 %sext_ln203_8, %zext_ln203_55" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 611 'add' 'add_ln203_36' <Predicate = (!icmp_ln648)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i8 %add_ln203_36 to i7" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 612 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_23 : Operation 613 [1/1] (1.87ns)   --->   "%index_input_element_24 = add i7 1, %select_ln653" [FSRCNN_V1/FSRCNN.cpp:650]   --->   Operation 613 'add' 'index_input_element_24' <Predicate = (!icmp_ln648)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 8> <Delay = 7.06>
ST_24 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln203_61 = zext i4 %tmp_86 to i9" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 614 'zext' 'zext_ln203_61' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_24 : Operation 615 [1/1] (0.00ns)   --->   "%p_shl39_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln203, i6 0)" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 615 'bitconcatenate' 'p_shl39_cast' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_24 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_55 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_36, i1 false)" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 616 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_24 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln203_9 = sext i9 %tmp_55 to i13" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 617 'sext' 'sext_ln203_9' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_24 : Operation 618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_37 = add i13 %sext_ln203_9, %p_shl39_cast" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 618 'add' 'add_ln203_37' <Predicate = (!icmp_ln648)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %select_ln653_1, i6 0)" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 619 'bitconcatenate' 'tmp_87' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_24 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln203_63 = zext i8 %tmp_87 to i9" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 620 'zext' 'zext_ln203_63' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_24 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_38 = add i9 %zext_ln203_61, %zext_ln203_63" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 621 'add' 'add_ln203_38' <Predicate = (!icmp_ln648)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln203_64 = zext i7 %select_ln653 to i9" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 622 'zext' 'zext_ln203_64' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_24 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln203_65 = zext i7 %select_ln653 to i13" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 623 'zext' 'zext_ln203_65' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_24 : Operation 624 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln203_39 = add i13 %add_ln203_37, %zext_ln203_65" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 624 'add' 'add_ln203_39' <Predicate = (!icmp_ln648)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln203_66 = zext i13 %add_ln203_39 to i64" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 625 'zext' 'zext_ln203_66' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_24 : Operation 626 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_64 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln203_66" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 626 'getelementptr' 'img_channel_data_V_a_64' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_24 : Operation 627 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln203_40 = add i9 %add_ln203_38, %zext_ln203_64" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 627 'add' 'add_ln203_40' <Predicate = (!icmp_ln648)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 628 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_28 = load i12* %img_channel_data_V_a_64, align 2" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 628 'load' 'img_channel_data_V_l_28' <Predicate = (!icmp_ln648)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>

State 25 <SV = 9> <Delay = 6.50>
ST_25 : Operation 629 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 198, i64 198, i64 198)"   --->   Operation 629 'speclooptripcount' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_25 : Operation 630 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str42)" [FSRCNN_V1/FSRCNN.cpp:651]   --->   Operation 630 'specregionbegin' 'tmp' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_25 : Operation 631 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:652]   --->   Operation 631 'specpipeline' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_25 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln203_67 = zext i9 %add_ln203_40 to i64" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 632 'zext' 'zext_ln203_67' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_25 : Operation 633 [1/1] (0.00ns)   --->   "%channel_from_prev_ou_6 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln203_67" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 633 'getelementptr' 'channel_from_prev_ou_6' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_25 : Operation 634 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_28 = load i12* %img_channel_data_V_a_64, align 2" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 634 'load' 'img_channel_data_V_l_28' <Predicate = (!icmp_ln648)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_25 : Operation 635 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_28, i12* %channel_from_prev_ou_6, align 2" [FSRCNN_V1/FSRCNN.cpp:653]   --->   Operation 635 'store' <Predicate = (!icmp_ln648)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_25 : Operation 636 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str42, i32 %tmp)" [FSRCNN_V1/FSRCNN.cpp:654]   --->   Operation 636 'specregionend' 'empty_83' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_25 : Operation 637 [1/1] (0.00ns)   --->   "br label %.preheader351" [FSRCNN_V1/FSRCNN.cpp:650]   --->   Operation 637 'br' <Predicate = (!icmp_ln648)> <Delay = 0.00>

State 26 <SV = 8> <Delay = 0.00>
ST_26 : Operation 638 [2/2] (0.00ns)   --->   "call fastcc void @CORRELATE.1([5508 x i12]* %channel_from_prev_ou, [9 x i12]* %subfilter_layer_V, [64 x i12]* %correlate_img)" [FSRCNN_V1/FSRCNN.cpp:656]   --->   Operation 638 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 9> <Delay = 1.76>
ST_27 : Operation 639 [1/2] (0.00ns)   --->   "call fastcc void @CORRELATE.1([5508 x i12]* %channel_from_prev_ou, [9 x i12]* %subfilter_layer_V, [64 x i12]* %correlate_img)" [FSRCNN_V1/FSRCNN.cpp:656]   --->   Operation 639 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 640 [1/1] (1.76ns)   --->   "br label %9" [FSRCNN_V1/FSRCNN.cpp:657]   --->   Operation 640 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 10> <Delay = 4.98>
ST_28 : Operation 641 [1/1] (0.00ns)   --->   "%index_input_element2_17 = phi i7 [ 0, %8 ], [ %index_input_element_25, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65 ]"   --->   Operation 641 'phi' 'index_input_element2_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 642 [1/1] (1.48ns)   --->   "%icmp_ln657 = icmp eq i7 %index_input_element2_17, -64" [FSRCNN_V1/FSRCNN.cpp:657]   --->   Operation 642 'icmp' 'icmp_ln657' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 643 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 643 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 644 [1/1] (1.87ns)   --->   "%index_input_element_25 = add i7 %index_input_element2_17, 1" [FSRCNN_V1/FSRCNN.cpp:657]   --->   Operation 644 'add' 'index_input_element_25' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 645 [1/1] (0.00ns)   --->   "br i1 %icmp_ln657, label %.preheader354.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65" [FSRCNN_V1/FSRCNN.cpp:657]   --->   Operation 645 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln659 = zext i7 %index_input_element2_17 to i64" [FSRCNN_V1/FSRCNN.cpp:659]   --->   Operation 646 'zext' 'zext_ln659' <Predicate = (!icmp_ln657)> <Delay = 0.00>
ST_28 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i7 %index_input_element2_17 to i11" [FSRCNN_V1/FSRCNN.cpp:659]   --->   Operation 647 'zext' 'zext_ln1265' <Predicate = (!icmp_ln657)> <Delay = 0.00>
ST_28 : Operation 648 [1/1] (1.73ns)   --->   "%add_ln1265 = add i11 %zext_ln642, %zext_ln1265" [FSRCNN_V1/FSRCNN.cpp:659]   --->   Operation 648 'add' 'add_ln1265' <Predicate = (!icmp_ln657)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln1265_6 = zext i11 %add_ln1265 to i64" [FSRCNN_V1/FSRCNN.cpp:659]   --->   Operation 649 'zext' 'zext_ln1265_6' <Predicate = (!icmp_ln657)> <Delay = 0.00>
ST_28 : Operation 650 [1/1] (0.00ns)   --->   "%out_layer_data_V_add_5 = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln1265_6" [FSRCNN_V1/FSRCNN.cpp:659]   --->   Operation 650 'getelementptr' 'out_layer_data_V_add_5' <Predicate = (!icmp_ln657)> <Delay = 0.00>
ST_28 : Operation 651 [2/2] (3.25ns)   --->   "%p_Val2_20 = load i12* %out_layer_data_V_add_5, align 2" [FSRCNN_V1/FSRCNN.cpp:659]   --->   Operation 651 'load' 'p_Val2_20' <Predicate = (!icmp_ln657)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_28 : Operation 652 [1/1] (0.00ns)   --->   "%correlate_img_addr = getelementptr [64 x i12]* %correlate_img, i64 0, i64 %zext_ln659" [FSRCNN_V1/FSRCNN.cpp:659]   --->   Operation 652 'getelementptr' 'correlate_img_addr' <Predicate = (!icmp_ln657)> <Delay = 0.00>
ST_28 : Operation 653 [2/2] (2.32ns)   --->   "%p_Val2_21 = load i12* %correlate_img_addr, align 2" [FSRCNN_V1/FSRCNN.cpp:659]   --->   Operation 653 'load' 'p_Val2_21' <Predicate = (!icmp_ln657)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_28 : Operation 654 [1/1] (0.00ns)   --->   "br label %.preheader354"   --->   Operation 654 'br' <Predicate = (icmp_ln657)> <Delay = 0.00>

State 29 <SV = 11> <Delay = 8.05>
ST_29 : Operation 655 [1/2] (3.25ns)   --->   "%p_Val2_20 = load i12* %out_layer_data_V_add_5, align 2" [FSRCNN_V1/FSRCNN.cpp:659]   --->   Operation 655 'load' 'p_Val2_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_29 : Operation 656 [1/2] (2.32ns)   --->   "%p_Val2_21 = load i12* %correlate_img_addr, align 2" [FSRCNN_V1/FSRCNN.cpp:659]   --->   Operation 656 'load' 'p_Val2_21' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_29 : Operation 657 [1/1] (1.54ns)   --->   "%add_ln703 = add i12 %p_Val2_21, %p_Val2_20" [FSRCNN_V1/FSRCNN.cpp:659]   --->   Operation 657 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 658 [1/1] (3.25ns)   --->   "store i12 %add_ln703, i12* %out_layer_data_V_add_5, align 2" [FSRCNN_V1/FSRCNN.cpp:659]   --->   Operation 658 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_29 : Operation 659 [1/1] (0.00ns)   --->   "br label %9" [FSRCNN_V1/FSRCNN.cpp:657]   --->   Operation 659 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 6> <Delay = 3.25>
ST_30 : Operation 660 [1/2] (3.25ns)   --->   "%p_Val2_17 = load i4* %biases_layer4_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:664]   --->   Operation 660 'load' 'p_Val2_17' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 12> <ROM>
ST_30 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i4 %p_Val2_17 to i12" [FSRCNN_V1/FSRCNN.cpp:664]   --->   Operation 661 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i4 %p_Val2_17 to i11" [FSRCNN_V1/FSRCNN.cpp:664]   --->   Operation 662 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 663 [1/1] (1.76ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:662]   --->   Operation 663 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 7> <Delay = 4.98>
ST_31 : Operation 664 [1/1] (0.00ns)   --->   "%index_input_element2_18 = phi i7 [ %index_input_element_22, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader.preheader ]"   --->   Operation 664 'phi' 'index_input_element2_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 665 [1/1] (1.48ns)   --->   "%icmp_ln662 = icmp eq i7 %index_input_element2_18, -64" [FSRCNN_V1/FSRCNN.cpp:662]   --->   Operation 665 'icmp' 'icmp_ln662' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 666 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 666 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 667 [1/1] (1.87ns)   --->   "%index_input_element_22 = add i7 %index_input_element2_18, 1" [FSRCNN_V1/FSRCNN.cpp:666]   --->   Operation 667 'add' 'index_input_element_22' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 668 [1/1] (0.00ns)   --->   "br i1 %icmp_ln662, label %.preheader355.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [FSRCNN_V1/FSRCNN.cpp:662]   --->   Operation 668 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln162_4 = zext i7 %index_input_element2_18 to i11" [FSRCNN_V1/FSRCNN.cpp:671]   --->   Operation 669 'zext' 'zext_ln162_4' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_31 : Operation 670 [1/1] (1.73ns)   --->   "%add_ln162 = add i11 %zext_ln162_4, %zext_ln642" [FSRCNN_V1/FSRCNN.cpp:671]   --->   Operation 670 'add' 'add_ln162' <Predicate = (!icmp_ln662)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln162_5 = zext i11 %add_ln162 to i64" [FSRCNN_V1/FSRCNN.cpp:671]   --->   Operation 671 'zext' 'zext_ln162_5' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_31 : Operation 672 [1/1] (0.00ns)   --->   "%out_layer_valid_V_ad = getelementptr [768 x i1]* %out_layer_valid_V, i64 0, i64 %zext_ln162_5" [FSRCNN_V1/FSRCNN.cpp:671]   --->   Operation 672 'getelementptr' 'out_layer_valid_V_ad' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_31 : Operation 673 [1/1] (0.00ns)   --->   "%out_layer_data_V_add_6 = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln162_5" [FSRCNN_V1/FSRCNN.cpp:664]   --->   Operation 673 'getelementptr' 'out_layer_data_V_add_6' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_31 : Operation 674 [2/2] (3.25ns)   --->   "%p_Val2_s = load i12* %out_layer_data_V_add_6, align 2" [FSRCNN_V1/FSRCNN.cpp:664]   --->   Operation 674 'load' 'p_Val2_s' <Predicate = (!icmp_ln662)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_31 : Operation 675 [2/2] (2.56ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:671]   --->   Operation 675 'load' 'tmp_valid_V' <Predicate = (!icmp_ln662)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_31 : Operation 676 [1/1] (0.00ns)   --->   "br label %.preheader355"   --->   Operation 676 'br' <Predicate = (icmp_ln662)> <Delay = 0.00>

State 32 <SV = 8> <Delay = 5.07>
ST_32 : Operation 677 [1/2] (3.25ns)   --->   "%p_Val2_s = load i12* %out_layer_data_V_add_6, align 2" [FSRCNN_V1/FSRCNN.cpp:664]   --->   Operation 677 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_32 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i12 %p_Val2_s to i11" [FSRCNN_V1/FSRCNN.cpp:664]   --->   Operation 678 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 679 [1/1] (1.54ns)   --->   "%aux_sum_V = add i12 %p_Val2_s, %sext_ln1265" [FSRCNN_V1/FSRCNN.cpp:664]   --->   Operation 679 'add' 'aux_sum_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 680 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %trunc_ln703, %sext_ln703" [FSRCNN_V1/FSRCNN.cpp:664]   --->   Operation 680 'add' 'add_ln203' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %aux_sum_V, i32 11)" [FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:665]   --->   Operation 681 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln321_138 = zext i7 %index_input_element_22 to i9" [FSRCNN_V1/FSRCNN.cpp:666]   --->   Operation 682 'zext' 'zext_ln321_138' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 683 [1/1] (1.82ns)   --->   "%add_ln321_92 = add i9 -232, %zext_ln321_138" [FSRCNN_V1/FSRCNN.cpp:666]   --->   Operation 683 'add' 'add_ln321_92' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln321_20 = sext i9 %add_ln321_92 to i10" [FSRCNN_V1/FSRCNN.cpp:666]   --->   Operation 684 'sext' 'sext_ln321_20' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln321_139 = zext i10 %sext_ln321_20 to i64" [FSRCNN_V1/FSRCNN.cpp:666]   --->   Operation 685 'zext' 'zext_ln321_139' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 686 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_65 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_139" [FSRCNN_V1/FSRCNN.cpp:666]   --->   Operation 686 'getelementptr' 'img_channel_keep_V_a_65' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 687 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_63 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_139" [FSRCNN_V1/FSRCNN.cpp:667]   --->   Operation 687 'getelementptr' 'img_channel_user_V_a_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 688 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_65 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_139" [FSRCNN_V1/FSRCNN.cpp:668]   --->   Operation 688 'getelementptr' 'img_channel_last_V_a_65' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 689 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_65 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_139" [FSRCNN_V1/FSRCNN.cpp:669]   --->   Operation 689 'getelementptr' 'img_channel_id_V_add_65' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 690 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_65 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_139" [FSRCNN_V1/FSRCNN.cpp:670]   --->   Operation 690 'getelementptr' 'img_channel_dest_V_a_65' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 691 [2/2] (3.25ns)   --->   "%tmp_keep_V = load i4* %img_channel_keep_V_a_65, align 2" [FSRCNN_V1/FSRCNN.cpp:666]   --->   Operation 691 'load' 'tmp_keep_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_32 : Operation 692 [2/2] (3.25ns)   --->   "%tmp_user_V = load i1* %img_channel_user_V_a_63, align 1" [FSRCNN_V1/FSRCNN.cpp:667]   --->   Operation 692 'load' 'tmp_user_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_32 : Operation 693 [2/2] (3.25ns)   --->   "%tmp_last_V = load i1* %img_channel_last_V_a_65, align 2" [FSRCNN_V1/FSRCNN.cpp:668]   --->   Operation 693 'load' 'tmp_last_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_32 : Operation 694 [2/2] (3.25ns)   --->   "%tmp_id_V = load i1* %img_channel_id_V_add_65, align 1" [FSRCNN_V1/FSRCNN.cpp:669]   --->   Operation 694 'load' 'tmp_id_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_32 : Operation 695 [2/2] (3.25ns)   --->   "%tmp_dest_V = load i1* %img_channel_dest_V_a_65, align 2" [FSRCNN_V1/FSRCNN.cpp:670]   --->   Operation 695 'load' 'tmp_dest_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_32 : Operation 696 [1/2] (2.56ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:671]   --->   Operation 696 'load' 'tmp_valid_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>

State 33 <SV = 9> <Delay = 8.08>
ST_33 : Operation 697 [1/1] (1.99ns)   --->   "%icmp_ln1494 = icmp sgt i12 %aux_sum_V, 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:665]   --->   Operation 697 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 698 [1/1] (0.69ns)   --->   "%select_ln7 = select i1 %tmp_53, i12 %aux_sum_V, i12 0" [FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:665]   --->   Operation 698 'select' 'select_ln7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %select_ln7 to i14" [FSRCNN_V1/FSRCNN.cpp:665]   --->   Operation 699 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 700 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %select_ln7, i2 0)" [FSRCNN_V1/FSRCNN.cpp:665]   --->   Operation 700 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 701 [1/1] (1.81ns)   --->   "%r_V = sub i14 %shl_ln, %sext_ln1118" [FSRCNN_V1/FSRCNN.cpp:665]   --->   Operation 701 'sub' 'r_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln14 = select i1 %icmp_ln1494, i11 %add_ln203, i11 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:665]   --->   Operation 702 'select' 'select_ln14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %select_ln14, i4 0)" [FSRCNN_V1/FSRCNN.cpp:665]   --->   Operation 703 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln728 = zext i15 %lhs_V to i16" [FSRCNN_V1/FSRCNN.cpp:665]   --->   Operation 704 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln1192 = sext i14 %r_V to i16" [FSRCNN_V1/FSRCNN.cpp:665]   --->   Operation 705 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 706 [1/1] (1.94ns) (out node of the LUT)   --->   "%ret_V = add i16 %zext_ln728, %sext_ln1192" [FSRCNN_V1/FSRCNN.cpp:665]   --->   Operation 706 'add' 'ret_V' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_data_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %ret_V, i32 4, i32 15)" [FSRCNN_V1/FSRCNN.cpp:665]   --->   Operation 707 'partselect' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 708 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_data_V_add_6, align 2" [FSRCNN_V1/FSRCNN.cpp:665]   --->   Operation 708 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_33 : Operation 709 [1/2] (3.25ns)   --->   "%tmp_keep_V = load i4* %img_channel_keep_V_a_65, align 2" [FSRCNN_V1/FSRCNN.cpp:666]   --->   Operation 709 'load' 'tmp_keep_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_33 : Operation 710 [1/2] (3.25ns)   --->   "%tmp_user_V = load i1* %img_channel_user_V_a_63, align 1" [FSRCNN_V1/FSRCNN.cpp:667]   --->   Operation 710 'load' 'tmp_user_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_33 : Operation 711 [1/2] (3.25ns)   --->   "%tmp_last_V = load i1* %img_channel_last_V_a_65, align 2" [FSRCNN_V1/FSRCNN.cpp:668]   --->   Operation 711 'load' 'tmp_last_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_33 : Operation 712 [1/2] (3.25ns)   --->   "%tmp_id_V = load i1* %img_channel_id_V_add_65, align 1" [FSRCNN_V1/FSRCNN.cpp:669]   --->   Operation 712 'load' 'tmp_id_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_33 : Operation 713 [1/2] (3.25ns)   --->   "%tmp_dest_V = load i1* %img_channel_dest_V_a_65, align 2" [FSRCNN_V1/FSRCNN.cpp:670]   --->   Operation 713 'load' 'tmp_dest_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_33 : Operation 714 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr4_out_V_valid_V, i12* %corr4_out_V_data_V, i4* %corr4_out_V_keep_V, i1* %corr4_out_V_user_V, i1* %corr4_out_V_last_V, i1* %corr4_out_V_id_V, i1* %corr4_out_V_dest_V, i1 %tmp_valid_V, i12 %tmp_data_V, i4 %tmp_keep_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [FSRCNN_V1/FSRCNN.cpp:671]   --->   Operation 714 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_33 : Operation 715 [1/1] (0.00ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:662]   --->   Operation 715 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row_idx') with incoming values : ('row_idx', FSRCNN_V1/FSRCNN.cpp:559) [45]  (1.77 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln559', FSRCNN_V1/FSRCNN.cpp:559) [46]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln601', FSRCNN_V1/FSRCNN.cpp:601) [80]  (1.49 ns)
	'or' operation ('or_ln601', FSRCNN_V1/FSRCNN.cpp:601) [91]  (0.978 ns)

 <State 4>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', FSRCNN_V1/FSRCNN.cpp:563) [63]  (0 ns)
	'add' operation ('add_ln203_32', FSRCNN_V1/FSRCNN.cpp:564) [70]  (1.73 ns)
	'getelementptr' operation ('out_layer_data_V_add', FSRCNN_V1/FSRCNN.cpp:564) [72]  (0 ns)
	'store' operation ('store_ln564', FSRCNN_V1/FSRCNN.cpp:564) of constant 0 on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:561 [73]  (3.25 ns)

 <State 5>: 3.38ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln638', FSRCNN_V1/FSRCNN.cpp:638) [518]  (1.43 ns)
	blocking operation 1.96 ns on control path)

 <State 6>: 6.94ns
The critical path consists of the following:
	'phi' operation ('filter_line') with incoming values : ('filter_line', FSRCNN_V1/FSRCNN.cpp:576) [105]  (0 ns)
	'add' operation ('filter_line', FSRCNN_V1/FSRCNN.cpp:576) [108]  (1.56 ns)
	'sub' operation ('sub_ln321_8', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576) [127]  (1.83 ns)
	'add' operation ('add_ln321_84', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576) [129]  (1.87 ns)
	'add' operation ('add_ln321_85', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576) [134]  (1.68 ns)

 <State 7>: 4.93ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:574) [137]  (0 ns)
	'add' operation ('add_ln321_90', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576) [144]  (1.68 ns)
	'getelementptr' operation ('img_channel_valid_V_s', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576) [146]  (0 ns)
	'load' operation ('img_channel_valid_V_68', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [162]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_68', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [162]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576) of variable 'img_channel_valid_V_68', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:576 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [163]  (3.25 ns)

 <State 9>: 6.89ns
The critical path consists of the following:
	fifo read on port 'corr3_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:587) [241]  (3.63 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:587) of variable 'tmp.valid.V', FSRCNN_V1/FSRCNN.cpp:587 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [249]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_74', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [259]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592) of variable 'img_channel_valid_V_74', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:592 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [260]  (3.25 ns)

 <State 11>: 6.89ns
The critical path consists of the following:
	fifo read on port 'corr3_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:606) [350]  (3.63 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:606) of variable 'tmp.valid.V', FSRCNN_V1/FSRCNN.cpp:606 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [358]  (3.25 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_81', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [368]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611) of variable 'img_channel_valid_V_81', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:611 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [369]  (3.25 ns)

 <State 13>: 4.89ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:622) [412]  (0 ns)
	'add' operation ('add_ln321_103', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625) [422]  (1.64 ns)
	'getelementptr' operation ('img_channel_valid_V_83', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625) [424]  (0 ns)
	'load' operation ('img_channel_valid_V_85', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [440]  (3.25 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_85', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [440]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625) of variable 'img_channel_valid_V_85', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:625 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [441]  (3.25 ns)

 <State 15>: 3.37ns
The critical path consists of the following:
	'add' operation ('add_ln321_105', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633) [465]  (1.73 ns)
	'add' operation ('add_ln321_106', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633) [467]  (1.64 ns)

 <State 16>: 4.89ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:631) [471]  (0 ns)
	'add' operation ('add_ln321_108', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633) [479]  (1.64 ns)
	'getelementptr' operation ('img_channel_valid_V_86', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633) [481]  (0 ns)
	'load' operation ('img_channel_valid_V_88', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [497]  (3.25 ns)

 <State 17>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_88', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [497]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633) of variable 'img_channel_valid_V_88', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:633 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:557 [498]  (3.25 ns)

 <State 18>: 2.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln640', FSRCNN_V1/FSRCNN.cpp:640) [524]  (1.3 ns)
	blocking operation 0.978 ns on control path)

 <State 19>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('biases_layer4_V_addr', FSRCNN_V1/FSRCNN.cpp:664) [638]  (0 ns)
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:664) on array 'biases_layer4_V' [639]  (3.25 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'phi' operation ('subfilter_element') with incoming values : ('subfilter_element', FSRCNN_V1/FSRCNN.cpp:644) [547]  (0 ns)
	'add' operation ('add_ln203_34', FSRCNN_V1/FSRCNN.cpp:646) [555]  (1.92 ns)
	'sub' operation ('sub_ln203', FSRCNN_V1/FSRCNN.cpp:646) [559]  (0 ns)
	'add' operation ('add_ln203_35', FSRCNN_V1/FSRCNN.cpp:646) [560]  (3.79 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('weights_layer4_V_add', FSRCNN_V1/FSRCNN.cpp:646) [562]  (0 ns)
	'load' operation ('weights_layer4_V_loa', FSRCNN_V1/FSRCNN.cpp:646) on array 'weights_layer4_V' [563]  (3.25 ns)

 <State 22>: 5.58ns
The critical path consists of the following:
	'load' operation ('weights_layer4_V_loa', FSRCNN_V1/FSRCNN.cpp:646) on array 'weights_layer4_V' [563]  (3.25 ns)
	'store' operation ('store_ln646', FSRCNN_V1/FSRCNN.cpp:646) of variable 'sext_ln203', FSRCNN_V1/FSRCNN.cpp:646 on array 'subfilter_layer.V', FSRCNN_V1/FSRCNN.cpp:554 [566]  (2.32 ns)

 <State 23>: 6.25ns
The critical path consists of the following:
	'phi' operation ('input_line_0', FSRCNN_V1/FSRCNN.cpp:653) with incoming values : ('select_ln653_1', FSRCNN_V1/FSRCNN.cpp:653) [572]  (0 ns)
	'add' operation ('input_line', FSRCNN_V1/FSRCNN.cpp:648) [578]  (1.56 ns)
	'select' operation ('select_ln653_1', FSRCNN_V1/FSRCNN.cpp:653) [582]  (0.993 ns)
	'sub' operation ('sub_ln203_4', FSRCNN_V1/FSRCNN.cpp:653) [588]  (1.83 ns)
	'add' operation ('add_ln203_36', FSRCNN_V1/FSRCNN.cpp:653) [590]  (1.87 ns)

 <State 24>: 7.07ns
The critical path consists of the following:
	'add' operation ('add_ln203_37', FSRCNN_V1/FSRCNN.cpp:653) [595]  (0 ns)
	'add' operation ('add_ln203_39', FSRCNN_V1/FSRCNN.cpp:653) [603]  (3.82 ns)
	'getelementptr' operation ('img_channel_data_V_a_64', FSRCNN_V1/FSRCNN.cpp:653) [605]  (0 ns)
	'load' operation ('img_channel_data_V_l_28', FSRCNN_V1/FSRCNN.cpp:653) on array 'img_channel.data.V', FSRCNN_V1/FSRCNN.cpp:557 [609]  (3.25 ns)

 <State 25>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_data_V_l_28', FSRCNN_V1/FSRCNN.cpp:653) on array 'img_channel.data.V', FSRCNN_V1/FSRCNN.cpp:557 [609]  (3.25 ns)
	'store' operation ('store_ln653', FSRCNN_V1/FSRCNN.cpp:653) of variable 'img_channel_data_V_l_28', FSRCNN_V1/FSRCNN.cpp:653 on array 'channel_from_prev_out_layer.V', FSRCNN_V1/FSRCNN.cpp:558 [610]  (3.25 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:657) [618]  (1.77 ns)

 <State 28>: 4.98ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:657) [618]  (0 ns)
	'add' operation ('add_ln1265', FSRCNN_V1/FSRCNN.cpp:659) [626]  (1.73 ns)
	'getelementptr' operation ('out_layer_data_V_add_5', FSRCNN_V1/FSRCNN.cpp:659) [628]  (0 ns)
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:659) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:561 [629]  (3.25 ns)

 <State 29>: 8.05ns
The critical path consists of the following:
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:659) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:561 [629]  (3.25 ns)
	'add' operation ('add_ln703', FSRCNN_V1/FSRCNN.cpp:659) [632]  (1.55 ns)
	'store' operation ('store_ln659', FSRCNN_V1/FSRCNN.cpp:659) of variable 'add_ln703', FSRCNN_V1/FSRCNN.cpp:659 on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:561 [633]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:664) on array 'biases_layer4_V' [639]  (3.25 ns)

 <State 31>: 4.98ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:666) [644]  (0 ns)
	'add' operation ('add_ln162', FSRCNN_V1/FSRCNN.cpp:671) [651]  (1.73 ns)
	'getelementptr' operation ('out_layer_data_V_add_6', FSRCNN_V1/FSRCNN.cpp:664) [654]  (0 ns)
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:664) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:561 [655]  (3.25 ns)

 <State 32>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln321_92', FSRCNN_V1/FSRCNN.cpp:666) [673]  (1.82 ns)
	'getelementptr' operation ('img_channel_keep_V_a_65', FSRCNN_V1/FSRCNN.cpp:666) [676]  (0 ns)
	'load' operation ('tmp.keep.V', FSRCNN_V1/FSRCNN.cpp:666) on array 'img_channel.keep.V', FSRCNN_V1/FSRCNN.cpp:557 [681]  (3.25 ns)

 <State 33>: 8.09ns
The critical path consists of the following:
	'select' operation ('select_ln7', FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:665) [661]  (0.697 ns)
	'sub' operation ('r.V', FSRCNN_V1/FSRCNN.cpp:665) [664]  (1.81 ns)
	'add' operation ('ret.V', FSRCNN_V1/FSRCNN.cpp:665) [669]  (1.94 ns)
	fifo write on port 'corr4_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:671) [687]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
