<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SIMachineFunctionInfo.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIMachineFunctionInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIMachineFunctionInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIMachineFunctionInfo.cpp - SI Machine Function Info -------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVMContext_8h.html">llvm/IR/LLVMContext.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="SIMachineFunctionInfo_8cpp.html#a4446d06b311733b037c79c73d05d7166">   21</a></span>&#160;<span class="preprocessor">#define MAX_LANES 64</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">using namespace </span>llvm;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// Pin the vtable to this file.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keywordtype">void</span> SIMachineFunctionInfo::anchor() {}</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a4a8d2e48e63ca7a296115db1a5e8ca71">   29</a></span>&#160;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4a8d2e48e63ca7a296115db1a5e8ca71">SIMachineFunctionInfo::SIMachineFunctionInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  : <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a>(MF),</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    TIDReg(AMDGPU::NoRegister),</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    HasSpilledVGPRs(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>),</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    PSInputAddr(0),</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    NumUserSGPRs(0),</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    LDSWaveSpillSize(0) { }</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a2419ab1918f08ed5f75199be9440c57c">   37</a></span>&#160;<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SIMachineFunctionInfo::SpilledReg</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2419ab1918f08ed5f75199be9440c57c">SIMachineFunctionInfo::getSpilledReg</a>(</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                                                       <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF,</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                                       <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                                                       <span class="keywordtype">unsigned</span> SubIdx) {</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *FrameInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *TRI = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;      MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&gt;().getRegisterInfo());</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  int64_t Offset = FrameInfo-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#aefac52e417d31959e35868879aba672b">getObjectOffset</a>(FrameIndex);</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  Offset += SubIdx * 4;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordtype">unsigned</span> LaneVGPRIdx = Offset / (64 * 4);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordtype">unsigned</span> Lane = (Offset / 4) % 64;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SpilledReg</a> Spill;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac2b972d24eae56055d2c64aa45995fcc">LaneVGPRs</a>.count(LaneVGPRIdx)) {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordtype">unsigned</span> LaneVGPR = TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a373f26570ddfaa3f8d3dcd835704f345">findUnusedRegister</a>(MRI, &amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac2b972d24eae56055d2c64aa45995fcc">LaneVGPRs</a>[LaneVGPRIdx] = LaneVGPR;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8102e337f77143271ef8ccd4ea2546b3">setPhysRegUsed</a>(LaneVGPR);</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">// Add this register as live-in to all blocks to avoid machine verifer</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">// complaining about use of an undefined physical register.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> BI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">begin</a>(), BE = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">end</a>();</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;         BI != BE; ++BI) {</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;      BI-&gt;addLiveIn(LaneVGPR);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    }</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  }</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a> = <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac2b972d24eae56055d2c64aa45995fcc">LaneVGPRs</a>[LaneVGPRIdx];</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">Lane</a> = Lane;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">return</span> Spill;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a5ed1f8cb6cd4cf494dab26fc7e8a64ea">   71</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5ed1f8cb6cd4cf494dab26fc7e8a64ea">SIMachineFunctionInfo::getMaximumWorkGroupSize</a>(</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&gt;();</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// FIXME: We should get this information from kernel attributes if it</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="comment">// is available.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">getShaderType</a>() == <a class="code" href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a> ? 256 : ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a52ca4d894cb9773a4b205ffacde66f65">getWavefrontSize</a>();</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8102e337f77143271ef8ccd4ea2546b3"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8102e337f77143271ef8ccd4ea2546b3">llvm::MachineRegisterInfo::setPhysRegUsed</a></div><div class="ttdeci">void setPhysRegUsed(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00665">MachineRegisterInfo.h:665</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a9d017af749f76484cb9aec9ff6e4330c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">llvm::MachineFunction::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00328">MachineFunction.h:328</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab0789854909cf47f640a85fa2bac29c7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">llvm::MachineFunction::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00326">MachineFunction.h:326</a></div></div>
<div class="ttc" id="namespaceShaderType_html_ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18"><div class="ttname"><a href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00097">AMDGPU.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4a8d2e48e63ca7a296115db1a5e8ca71"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4a8d2e48e63ca7a296115db1a5e8ca71">llvm::SIMachineFunctionInfo::SIMachineFunctionInfo</a></div><div class="ttdeci">SIMachineFunctionInfo(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00029">SIMachineFunctionInfo.cpp:29</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a5fa18f4613005bbaf3e0889806fb7fe4"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">llvm::SIMachineFunctionInfo::SpilledReg::VGPR</a></div><div class="ttdeci">unsigned VGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00037">SIMachineFunctionInfo.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ad071cd66db5f856033d50ecc7215a337"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">llvm::AMDGPUMachineFunction::getShaderType</a></div><div class="ttdeci">unsigned getShaderType() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00036">AMDGPUMachineFunction.h:36</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="ConvertUTF_8c_html_a3898a228575af19a9b2052f2b3677dce"><div class="ttname"><a href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a></div><div class="ttdeci">#define false</div><div class="ttdef"><b>Definition:</b> <a href="ConvertUTF_8c_source.html#l00065">ConvertUTF.c:65</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html">llvm::AMDGPUMachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00021">AMDGPUMachineFunction.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5ed1f8cb6cd4cf494dab26fc7e8a64ea"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5ed1f8cb6cd4cf494dab26fc7e8a64ea">llvm::SIMachineFunctionInfo::getMaximumWorkGroupSize</a></div><div class="ttdeci">unsigned getMaximumWorkGroupSize(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00071">SIMachineFunctionInfo.cpp:71</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a373f26570ddfaa3f8d3dcd835704f345"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a373f26570ddfaa3f8d3dcd835704f345">llvm::SIRegisterInfo::findUnusedRegister</a></div><div class="ttdeci">unsigned findUnusedRegister(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC) const </div><div class="ttdoc">Returns a register that is not used at any point in the function. If all registers are used...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00467">SIRegisterInfo.cpp:467</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a712453168212ed17dd05eab158dcaa17"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">llvm::SIMachineFunctionInfo::SpilledReg::Lane</a></div><div class="ttdeci">int Lane</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00038">SIMachineFunctionInfo.h:38</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00024">SIRegisterInfo.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_aefac52e417d31959e35868879aba672b"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#aefac52e417d31959e35868879aba672b">llvm::MachineFrameInfo::getObjectOffset</a></div><div class="ttdeci">int64_t getObjectOffset(int ObjectIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00427">MachineFrameInfo.h:427</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">llvm::SIMachineFunctionInfo::SpilledReg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00036">SIMachineFunctionInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00113">Target/TargetMachine.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a2419ab1918f08ed5f75199be9440c57c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2419ab1918f08ed5f75199be9440c57c">llvm::SIMachineFunctionInfo::getSpilledReg</a></div><div class="ttdeci">SpilledReg getSpilledReg(MachineFunction *MF, unsigned FrameIndex, unsigned SubIdx)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00037">SIMachineFunctionInfo.cpp:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00188">MachineFunction.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac2b972d24eae56055d2c64aa45995fcc"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac2b972d24eae56055d2c64aa45995fcc">llvm::SIMachineFunctionInfo::LaneVGPRs</a></div><div class="ttdeci">std::map&lt; unsigned, unsigned &gt; LaneVGPRs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00051">SIMachineFunctionInfo.h:51</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00032">MachineRegisterInfo.h:32</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00181">MachineFunction.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00035">AMDGPUSubtarget.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64DB_html_a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4"><div class="ttname"><a href="namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">llvm::AArch64DB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00339">AArch64BaseInfo.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6745c3bfdfc5b0643b078b96df2db252"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00172">MachineFunction.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a52ca4d894cb9773a4b205ffacde66f65"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a52ca4d894cb9773a4b205ffacde66f65">llvm::AMDGPUSubtarget::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00191">AMDGPUSubtarget.h:191</a></div></div>
<div class="ttc" id="LLVMContext_8h_html"><div class="ttname"><a href="LLVMContext_8h.html">LLVMContext.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a340712de3e78fec11c338735cab17df7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00314">MachineFunction.h:314</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:55:47 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
