Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 22 14:53:38 2025
| Host         : DESKTOP-MNCON82 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.022        0.000                      0                  137        0.209        0.000                      0                  137        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.022        0.000                      0                  137        0.209        0.000                      0                  137        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 div_inst/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.182ns (24.242%)  route 3.694ns (75.758%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    div_inst/CLK
    SLICE_X0Y18          FDRE                                         r  div_inst/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  div_inst/M_reg[0]/Q
                         net (fo=5, routed)           1.169     6.773    div_inst/M[0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I2_O)        0.150     6.923 r  div_inst/Q[0]_i_6/O
                         net (fo=1, routed)           0.588     7.512    div_inst/Q[0]_i_6_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.328     7.840 r  div_inst/Q[0]_i_5/O
                         net (fo=3, routed)           0.601     8.441    div_inst/Q[0]_i_5_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     8.565 r  div_inst/A[0]_i_2/O
                         net (fo=1, routed)           0.706     9.271    div_inst/A[0]_i_2_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.395 r  div_inst/A[0]_i_1/O
                         net (fo=2, routed)           0.629    10.024    div_inst/A[0]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  div_inst/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.513    14.854    div_inst/CLK
    SLICE_X2Y15          FDRE                                         r  div_inst/A_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)       -0.047    15.046    div_inst/A_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 div_inst/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/residuo_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.182ns (25.088%)  route 3.529ns (74.912%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    div_inst/CLK
    SLICE_X0Y18          FDRE                                         r  div_inst/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  div_inst/M_reg[0]/Q
                         net (fo=5, routed)           1.169     6.773    div_inst/M[0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I2_O)        0.150     6.923 r  div_inst/Q[0]_i_6/O
                         net (fo=1, routed)           0.588     7.512    div_inst/Q[0]_i_6_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.328     7.840 r  div_inst/Q[0]_i_5/O
                         net (fo=3, routed)           0.601     8.441    div_inst/Q[0]_i_5_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     8.565 r  div_inst/A[0]_i_2/O
                         net (fo=1, routed)           0.706     9.271    div_inst/A[0]_i_2_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.395 r  div_inst/A[0]_i_1/O
                         net (fo=2, routed)           0.465     9.860    div_inst/A[0]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  div_inst/residuo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.513    14.854    div_inst/CLK
    SLICE_X3Y15          FDCE                                         r  div_inst/residuo_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)       -0.067    15.026    div_inst/residuo_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 R3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rt_tristate_oe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.180ns (25.439%)  route 3.459ns (74.561%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    CLK_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  R3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  R3_reg[0]/Q
                         net (fo=3, routed)           0.823     6.428    mult_inst/resultado_reg[3]_1[0]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.552 f  mult_inst/Rt_tristate_oe[0]_i_2/O
                         net (fo=13, routed)          0.993     7.544    div_inst/Rt_tristate_oe_reg[0]
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.668 f  div_inst/R_tristate_oe[4]_i_9/O
                         net (fo=4, routed)           0.980     8.649    mult_inst/Rt_tristate_oe_reg[4]_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I1_O)        0.148     8.797 f  mult_inst/R_tristate_oe[4]_i_6/O
                         net (fo=2, routed)           0.662     9.459    mult_inst/R_tristate_oe[4]_i_6_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.328     9.787 r  mult_inst/Rt_tristate_oe[4]_i_1/O
                         net (fo=1, routed)           0.000     9.787    mult_inst_n_10
    SLICE_X7Y16          FDRE                                         r  Rt_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.510    14.851    CLK_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  Rt_tristate_oe_reg[4]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y16          FDRE (Setup_fdre_C_D)        0.029    15.105    Rt_tristate_oe_reg[4]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 R2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_tristate_oe_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.952ns (21.178%)  route 3.543ns (78.822%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.624     5.145    CLK_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  R2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  R2_reg[1]/Q
                         net (fo=3, routed)           0.829     6.430    mult_inst/resultado_reg[3]_0[1]
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  mult_inst/R_tristate_oe[1]_i_2/O
                         net (fo=11, routed)          1.125     7.679    mult_inst/R2_reg[1]
    SLICE_X3Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.803 r  mult_inst/R_tristate_oe[2]_i_6/O
                         net (fo=2, routed)           0.276     8.078    mult_inst/R_tristate_oe[2]_i_6_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.124     8.202 r  mult_inst/R_tristate_oe[2]_i_3/O
                         net (fo=1, routed)           0.758     8.960    mult_inst/R_tristate_oe[2]_i_3_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.084 r  mult_inst/R_tristate_oe[2]_i_1/O
                         net (fo=2, routed)           0.556     9.641    mult_inst_n_21
    SLICE_X3Y19          FDCE                                         r  R_tristate_oe_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508    14.849    CLK_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  R_tristate_oe_reg[2]_lopt_replica/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)       -0.067    15.007    R_tristate_oe_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 div_inst/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/A_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.182ns (26.157%)  route 3.337ns (73.843%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    div_inst/CLK
    SLICE_X0Y18          FDRE                                         r  div_inst/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  div_inst/M_reg[0]/Q
                         net (fo=5, routed)           1.169     6.773    div_inst/M[0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I2_O)        0.150     6.923 r  div_inst/Q[0]_i_6/O
                         net (fo=1, routed)           0.588     7.512    div_inst/Q[0]_i_6_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.328     7.840 r  div_inst/Q[0]_i_5/O
                         net (fo=3, routed)           0.182     8.022    div_inst/Q[0]_i_5_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.146 f  div_inst/A[3]_i_2/O
                         net (fo=3, routed)           0.817     8.963    div_inst/A[3]_i_2_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.087 r  div_inst/A[1]_i_1/O
                         net (fo=2, routed)           0.580     9.667    div_inst/A[1]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  div_inst/A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.512    14.853    div_inst/CLK
    SLICE_X2Y16          FDRE                                         r  div_inst/A_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)       -0.031    15.061    div_inst/A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 R2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_tristate_oe_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.952ns (21.350%)  route 3.507ns (78.650%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.624     5.145    CLK_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  R2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  R2_reg[1]/Q
                         net (fo=3, routed)           0.829     6.430    mult_inst/resultado_reg[3]_0[1]
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  mult_inst/R_tristate_oe[1]_i_2/O
                         net (fo=11, routed)          1.125     7.679    mult_inst/R2_reg[1]
    SLICE_X3Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.803 r  mult_inst/R_tristate_oe[2]_i_6/O
                         net (fo=2, routed)           0.276     8.078    mult_inst/R_tristate_oe[2]_i_6_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.124     8.202 r  mult_inst/R_tristate_oe[2]_i_3/O
                         net (fo=1, routed)           0.758     8.960    mult_inst/R_tristate_oe[2]_i_3_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.084 r  mult_inst/R_tristate_oe[2]_i_1/O
                         net (fo=2, routed)           0.520     9.604    mult_inst_n_21
    SLICE_X2Y19          FDCE                                         r  R_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508    14.849    CLK_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  R_tristate_oe_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)       -0.031    15.043    R_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 R3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_tristate_oe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.180ns (26.490%)  route 3.275ns (73.510%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    CLK_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  R3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  R3_reg[0]/Q
                         net (fo=3, routed)           0.823     6.428    mult_inst/resultado_reg[3]_1[0]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.552 r  mult_inst/Rt_tristate_oe[0]_i_2/O
                         net (fo=13, routed)          0.959     7.511    mult_inst/R2_reg[0]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.150     7.661 r  mult_inst/R_tristate_oe[1]_i_6/O
                         net (fo=2, routed)           0.444     8.104    mult_inst/R_tristate_oe[1]_i_6_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.326     8.430 r  mult_inst/R_tristate_oe[1]_i_3/O
                         net (fo=1, routed)           0.669     9.100    mult_inst/R_tristate_oe[1]_i_3_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.224 r  mult_inst/R_tristate_oe[1]_i_1/O
                         net (fo=2, routed)           0.379     9.603    mult_inst_n_22
    SLICE_X2Y18          FDCE                                         r  R_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.509    14.850    CLK_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  R_tristate_oe_reg[1]/C
                         clock pessimism              0.276    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)       -0.028    15.063    R_tristate_oe_reg[1]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 R3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_tristate_oe_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.180ns (26.519%)  route 3.270ns (73.481%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    CLK_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  R3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  R3_reg[0]/Q
                         net (fo=3, routed)           0.823     6.428    mult_inst/resultado_reg[3]_1[0]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.552 f  mult_inst/Rt_tristate_oe[0]_i_2/O
                         net (fo=13, routed)          0.993     7.544    div_inst/Rt_tristate_oe_reg[0]
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.668 f  div_inst/R_tristate_oe[4]_i_9/O
                         net (fo=4, routed)           0.980     8.649    mult_inst/Rt_tristate_oe_reg[4]_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I1_O)        0.148     8.797 f  mult_inst/R_tristate_oe[4]_i_6/O
                         net (fo=2, routed)           0.473     9.270    mult_inst/R_tristate_oe[4]_i_6_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.328     9.598 r  mult_inst/R_tristate_oe[4]_i_1/O
                         net (fo=1, routed)           0.000     9.598    mult_inst_n_19
    SLICE_X5Y16          FDCE                                         r  R_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.510    14.851    CLK_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  R_tristate_oe_reg[4]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y16          FDCE (Setup_fdce_C_D)        0.029    15.105    R_tristate_oe_reg[4]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 div_inst/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/residuo_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.182ns (27.286%)  route 3.150ns (72.714%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    div_inst/CLK
    SLICE_X0Y18          FDRE                                         r  div_inst/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  div_inst/M_reg[0]/Q
                         net (fo=5, routed)           1.169     6.773    div_inst/M[0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I2_O)        0.150     6.923 r  div_inst/Q[0]_i_6/O
                         net (fo=1, routed)           0.588     7.512    div_inst/Q[0]_i_6_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.328     7.840 r  div_inst/Q[0]_i_5/O
                         net (fo=3, routed)           0.182     8.022    div_inst/Q[0]_i_5_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.146 f  div_inst/A[3]_i_2/O
                         net (fo=3, routed)           0.871     9.016    div_inst/A[3]_i_2_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.140 r  div_inst/A[2]_i_1/O
                         net (fo=2, routed)           0.340     9.480    div_inst/A[2]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  div_inst/residuo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.513    14.854    div_inst/CLK
    SLICE_X3Y15          FDCE                                         r  div_inst/residuo_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)       -0.061    15.032    div_inst/residuo_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 div_inst/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/residuo_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.182ns (27.616%)  route 3.098ns (72.384%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    div_inst/CLK
    SLICE_X0Y18          FDRE                                         r  div_inst/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  div_inst/M_reg[0]/Q
                         net (fo=5, routed)           1.169     6.773    div_inst/M[0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I2_O)        0.150     6.923 r  div_inst/Q[0]_i_6/O
                         net (fo=1, routed)           0.588     7.512    div_inst/Q[0]_i_6_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.328     7.840 r  div_inst/Q[0]_i_5/O
                         net (fo=3, routed)           0.182     8.022    div_inst/Q[0]_i_5_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.146 f  div_inst/A[3]_i_2/O
                         net (fo=3, routed)           0.817     8.963    div_inst/A[3]_i_2_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.087 r  div_inst/A[1]_i_1/O
                         net (fo=2, routed)           0.342     9.428    div_inst/A[1]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  div_inst/residuo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.513    14.854    div_inst/CLK
    SLICE_X3Y15          FDCE                                         r  div_inst/residuo_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)       -0.081    15.012    div_inst/residuo_reg[1]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mult_inst/resultado_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_tristate_oe_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.820%)  route 0.153ns (45.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.472    mult_inst/CLK
    SLICE_X5Y13          FDCE                                         r  mult_inst/resultado_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  mult_inst/resultado_reg[6]/Q
                         net (fo=2, routed)           0.153     1.766    mult_inst/Q[1]
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.811 r  mult_inst/R_tristate_oe[6]_i_1/O
                         net (fo=1, routed)           0.000     1.811    mult_inst_n_17
    SLICE_X3Y14          FDCE                                         r  R_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.988    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  R_tristate_oe_reg[6]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.092     1.602    R_tristate_oe_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mult_inst/contador_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/working_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.536%)  route 0.168ns (47.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.472    mult_inst/CLK
    SLICE_X4Y13          FDCE                                         r  mult_inst/contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  mult_inst/contador_reg[1]/Q
                         net (fo=12, routed)          0.168     1.781    mult_inst/contador_reg_n_0_[1]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.826 r  mult_inst/working_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    mult_inst/working_i_1__0_n_0
    SLICE_X6Y13          FDCE                                         r  mult_inst/working_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     1.986    mult_inst/CLK
    SLICE_X6Y13          FDCE                                         r  mult_inst/working_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.120     1.607    mult_inst/working_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 R3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/M_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.971%)  route 0.146ns (44.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.471    CLK_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  R3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  R3_reg[1]/Q
                         net (fo=3, routed)           0.146     1.758    div_inst/tM_reg[3]_0[1]
    SLICE_X1Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  div_inst/M[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    div_inst/B_in[1]
    SLICE_X1Y18          FDRE                                         r  div_inst/M_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.857     1.984    div_inst/CLK
    SLICE_X1Y18          FDRE                                         r  div_inst/M_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.091     1.576    div_inst/M_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 mult_inst/resultado_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rt_tristate_oe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.498%)  route 0.149ns (44.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.472    mult_inst/CLK
    SLICE_X5Y15          FDCE                                         r  mult_inst/resultado_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  mult_inst/resultado_reg[7]/Q
                         net (fo=2, routed)           0.149     1.762    div_inst/Rt_tristate_oe_reg[7][2]
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  div_inst/Rt_tristate_oe[7]_i_2/O
                         net (fo=1, routed)           0.000     1.807    div_inst_n_7
    SLICE_X4Y15          FDRE                                         r  Rt_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     1.985    CLK_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  Rt_tristate_oe_reg[7]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.092     1.577    Rt_tristate_oe_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 mult_inst/resultado_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_tristate_oe_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.931%)  route 0.210ns (53.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.472    mult_inst/CLK
    SLICE_X5Y15          FDCE                                         r  mult_inst/resultado_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  mult_inst/resultado_reg[7]/Q
                         net (fo=2, routed)           0.210     1.823    mult_inst/Q[2]
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  mult_inst/R_tristate_oe[7]_i_1/O
                         net (fo=1, routed)           0.000     1.868    mult_inst_n_16
    SLICE_X2Y14          FDCE                                         r  R_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.988    CLK_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  R_tristate_oe_reg[7]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.120     1.630    R_tristate_oe_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 div_inst/residuo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rt_tristate_oe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.432%)  route 0.206ns (52.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.474    div_inst/CLK
    SLICE_X3Y15          FDCE                                         r  div_inst/residuo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  div_inst/residuo_reg[1]/Q
                         net (fo=2, routed)           0.206     1.821    div_inst/data4[5]
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  div_inst/Rt_tristate_oe[5]_i_1/O
                         net (fo=1, routed)           0.000     1.866    div_inst_n_9
    SLICE_X4Y14          FDRE                                         r  Rt_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     1.986    CLK_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  Rt_tristate_oe_reg[5]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.092     1.600    Rt_tristate_oe_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 operation_active_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.930%)  route 0.210ns (53.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.586     1.469    CLK_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  operation_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  operation_active_reg/Q
                         net (fo=16, routed)          0.210     1.820    mult_inst/operation_active_reg_0
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.045     1.865 r  mult_inst/ready_i_1/O
                         net (fo=1, routed)           0.000     1.865    mult_inst_n_5
    SLICE_X3Y17          FDPE                                         r  ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     1.985    CLK_IBUF_BUFG
    SLICE_X3Y17          FDPE                                         r  ready_reg/C
                         clock pessimism             -0.478     1.507    
    SLICE_X3Y17          FDPE (Hold_fdpe_C_D)         0.092     1.599    ready_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 R1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/M_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.156%)  route 0.192ns (50.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  R1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  R1_reg[0]/Q
                         net (fo=3, routed)           0.192     1.804    div_inst/tM_reg[3]_1[0]
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  div_inst/M[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    div_inst/B_in[0]
    SLICE_X0Y18          FDRE                                         r  div_inst/M_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.857     1.984    div_inst/CLK
    SLICE_X0Y18          FDRE                                         r  div_inst/M_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.092     1.577    div_inst/M_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 div_inst/contador_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/ready_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.867%)  route 0.195ns (51.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.473    div_inst/CLK
    SLICE_X0Y16          FDCE                                         r  div_inst/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  div_inst/contador_reg[2]/Q
                         net (fo=12, routed)          0.195     1.809    div_inst/contador_reg_n_0_[2]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  div_inst/ready_i_1__1/O
                         net (fo=1, routed)           0.000     1.854    div_inst/ready_i_1__1_n_0
    SLICE_X1Y15          FDPE                                         r  div_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     1.987    div_inst/CLK
    SLICE_X1Y15          FDPE                                         r  div_inst/ready_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y15          FDPE (Hold_fdpe_C_D)         0.092     1.580    div_inst/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mult_inst/QM1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_inst/QM1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.472    mult_inst/CLK
    SLICE_X7Y15          FDCE                                         r  mult_inst/QM1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  mult_inst/QM1_reg/Q
                         net (fo=7, routed)           0.179     1.792    mult_inst/QM1
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.837 r  mult_inst/QM1_i_1/O
                         net (fo=1, routed)           0.000     1.837    mult_inst/QM1_i_1_n_0
    SLICE_X7Y15          FDCE                                         r  mult_inst/QM1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     1.985    mult_inst/CLK
    SLICE_X7Y15          FDCE                                         r  mult_inst/QM1_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X7Y15          FDCE (Hold_fdce_C_D)         0.091     1.563    mult_inst/QM1_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y17    Cout_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    R1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    R1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    R1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    R1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    R2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    R2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    R2_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    R2_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    Cout_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    Cout_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    Cout_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    Cout_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    R1_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cout_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.306ns  (logic 3.977ns (42.741%)  route 5.328ns (57.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  Cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Cout_reg/Q
                         net (fo=1, routed)           5.328    10.932    Cout_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.453 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    14.453    Cout
    L1                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SalALU_OBUFT[7]_inst_i_1_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.450ns  (logic 4.001ns (62.030%)  route 2.449ns (37.970%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  SalALU_OBUFT[7]_inst_i_1_lopt_replica_2/Q
                         net (fo=1, routed)           2.449     8.052    SalALU_OBUFT[7]_inst_i_1_lopt_replica_2_1
    E19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.545    11.597 r  SalALU_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    11.597    SalALU[1]
    E19                                                               r  SalALU[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.237ns  (logic 3.960ns (63.497%)  route 2.277ns (36.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.629     5.150    CLK_IBUF_BUFG
    SLICE_X3Y17          FDPE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDPE (Prop_fdpe_C_Q)         0.456     5.606 r  ready_reg/Q
                         net (fo=1, routed)           2.277     7.883    ready_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.387 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000    11.387    ready
    V13                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SalALU_OBUFT[7]_inst_i_1_lopt_replica_8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.173ns  (logic 3.972ns (64.344%)  route 2.201ns (35.656%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.631     5.152    CLK_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  SalALU_OBUFT[7]_inst_i_1_lopt_replica_8/Q
                         net (fo=1, routed)           2.201     7.809    SalALU_OBUFT[7]_inst_i_1_lopt_replica_8_1
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516    11.325 r  SalALU_OBUFT[7]_inst/O
                         net (fo=0)                   0.000    11.325    SalALU[7]
    V14                                                               r  SalALU[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_tristate_oe_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.142ns  (logic 4.023ns (65.492%)  route 2.120ns (34.508%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    CLK_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  R_tristate_oe_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  R_tristate_oe_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.120     7.786    R_tristate_oe_reg[0]_lopt_replica_1
    U16                  OBUFT (Prop_obuft_I_O)       3.505    11.291 r  SalALU_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    11.291    SalALU[0]
    U16                                                               r  SalALU[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_tristate_oe_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.091ns  (logic 3.962ns (65.051%)  route 2.129ns (34.949%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.633     5.154    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  R_tristate_oe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  R_tristate_oe_reg[6]/Q
                         net (fo=1, routed)           2.129     7.739    SalALU_OBUF[6]
    U14                  OBUFT (Prop_obuft_I_O)       3.506    11.245 r  SalALU_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    11.245    SalALU[6]
    U14                                                               r  SalALU[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_tristate_oe_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.047ns  (logic 3.970ns (65.659%)  route 2.077ns (34.341%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.633     5.154    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  R_tristate_oe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  R_tristate_oe_reg[5]/Q
                         net (fo=1, routed)           2.077     7.687    SalALU_OBUF[5]
    U15                  OBUFT (Prop_obuft_I_O)       3.514    11.201 r  SalALU_OBUFT[5]_inst/O
                         net (fo=0)                   0.000    11.201    SalALU[5]
    U15                                                               r  SalALU[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SalALU_OBUFT[7]_inst_i_1_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 4.179ns (71.857%)  route 1.637ns (28.143%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    CLK_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  SalALU_OBUFT[7]_inst_i_1_lopt_replica_5/Q
                         net (fo=1, routed)           1.637     7.263    SalALU_OBUFT[7]_inst_i_1_lopt_replica_5_1
    W18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.701    10.964 r  SalALU_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    10.964    SalALU[4]
    W18                                                               r  SalALU[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SalALU_OBUFT[7]_inst_i_1_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.726ns  (logic 3.972ns (69.373%)  route 1.754ns (30.627%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  SalALU_OBUFT[7]_inst_i_1_lopt_replica_3/Q
                         net (fo=1, routed)           1.754     7.357    SalALU_OBUFT[7]_inst_i_1_lopt_replica_3_1
    U19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516    10.873 r  SalALU_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    10.873    SalALU[2]
    U19                                                               r  SalALU[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_tristate_oe_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.627ns  (logic 3.965ns (70.467%)  route 1.662ns (29.533%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  R_tristate_oe_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  R_tristate_oe_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.662     7.265    R_tristate_oe_reg[3]_lopt_replica_1
    V19                  OBUFT (Prop_obuft_I_O)       3.509    10.774 r  SalALU_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    10.774    SalALU[3]
    V19                                                               r  SalALU[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SalALU_OBUFT[7]_inst_i_1_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.545ns  (logic 0.965ns (62.476%)  route 0.580ns (37.524%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_4/Q
                         net (fo=1, routed)           0.580     2.191    SalALU_OBUFT[7]_inst_i_1_lopt_replica_4_1
    V19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.015 r  SalALU_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     3.015    SalALU[3]
    V19                                                               r  SalALU[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SalALU_OBUFT[7]_inst_i_1_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 0.965ns (60.820%)  route 0.622ns (39.180%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_3/Q
                         net (fo=1, routed)           0.622     2.233    SalALU_OBUFT[7]_inst_i_1_lopt_replica_3_1
    U19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.057 r  SalALU_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     3.057    SalALU[2]
    U19                                                               r  SalALU[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SalALU_OBUFT[7]_inst_i_1_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.631ns  (logic 1.026ns (62.919%)  route 0.605ns (37.081%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.471    CLK_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.148     1.619 r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_5/Q
                         net (fo=1, routed)           0.605     2.224    SalALU_OBUFT[7]_inst_i_1_lopt_replica_5_1
    W18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.102 r  SalALU_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     3.102    SalALU[4]
    W18                                                               r  SalALU[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SalALU_OBUFT[7]_inst_i_1_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 0.965ns (56.499%)  route 0.743ns (43.501%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  SalALU_OBUFT[7]_inst_i_1_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  SalALU_OBUFT[7]_inst_i_1_lopt_replica/Q
                         net (fo=1, routed)           0.743     2.358    SalALU_OBUFT[7]_inst_i_1_lopt_replica_1
    U16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.182 r  SalALU_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     3.182    SalALU[0]
    U16                                                               r  SalALU[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SalALU_OBUFT[7]_inst_i_1_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.006ns (58.870%)  route 0.703ns (41.130%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_6/Q
                         net (fo=1, routed)           0.703     2.305    SalALU_OBUFT[7]_inst_i_1_lopt_replica_6_1
    U15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.183 r  SalALU_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     3.183    SalALU[5]
    U15                                                               r  SalALU[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SalALU_OBUFT[7]_inst_i_1_lopt_replica_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 0.965ns (55.368%)  route 0.778ns (44.632%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_7/Q
                         net (fo=1, routed)           0.778     2.393    SalALU_OBUFT[7]_inst_i_1_lopt_replica_7_1
    U14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.217 r  SalALU_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     3.217    SalALU[6]
    U14                                                               r  SalALU[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SalALU_OBUFT[7]_inst_i_1_lopt_replica_8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 0.965ns (53.880%)  route 0.826ns (46.120%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_8/Q
                         net (fo=1, routed)           0.826     2.441    SalALU_OBUFT[7]_inst_i_1_lopt_replica_8_1
    V14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.265 r  SalALU_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     3.265    SalALU[7]
    V14                                                               r  SalALU[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SalALU_OBUFT[7]_inst_i_1_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SalALU[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 0.965ns (49.739%)  route 0.975ns (50.261%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  SalALU_OBUFT[7]_inst_i_1_lopt_replica_2/Q
                         net (fo=1, routed)           0.975     2.586    SalALU_OBUFT[7]_inst_i_1_lopt_replica_2_1
    E19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.410 r  SalALU_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     3.410    SalALU[1]
    E19                                                               r  SalALU[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.346ns (69.401%)  route 0.594ns (30.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.472    CLK_IBUF_BUFG
    SLICE_X3Y17          FDPE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  ready_reg/Q
                         net (fo=1, routed)           0.594     2.207    ready_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.412 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000     3.412    ready
    V13                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cout_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.516ns  (logic 1.363ns (38.779%)  route 2.152ns (61.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  Cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  Cout_reg/Q
                         net (fo=1, routed)           2.152     3.764    Cout_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.986 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     4.986    Cout
    L1                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Oper[2]
                            (input port)
  Destination:            R_tristate_oe_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.889ns  (logic 2.060ns (23.174%)  route 6.829ns (76.826%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  Oper[2] (IN)
                         net (fo=0)                   0.000     0.000    Oper[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  Oper_IBUF[2]_inst/O
                         net (fo=46, routed)          4.469     5.927    mult_inst/Oper_IBUF[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.152     6.079 f  mult_inst/R_tristate_oe[4]_i_4/O
                         net (fo=10, routed)          1.274     7.353    mult_inst/R_tristate_oe[4]_i_4_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.326     7.679 f  mult_inst/R_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.591     8.270    mult_inst/R_tristate_oe[3]_i_4_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.394 r  mult_inst/R_tristate_oe[3]_i_1/O
                         net (fo=2, routed)           0.495     8.889    mult_inst_n_20
    SLICE_X3Y19          FDCE                                         r  R_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508     4.849    CLK_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  R_tristate_oe_reg[3]/C

Slack:                    inf
  Source:                 Oper[2]
                            (input port)
  Destination:            R_tristate_oe_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.889ns  (logic 2.060ns (23.174%)  route 6.829ns (76.826%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  Oper[2] (IN)
                         net (fo=0)                   0.000     0.000    Oper[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  Oper_IBUF[2]_inst/O
                         net (fo=46, routed)          4.469     5.927    mult_inst/Oper_IBUF[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.152     6.079 f  mult_inst/R_tristate_oe[4]_i_4/O
                         net (fo=10, routed)          1.274     7.353    mult_inst/R_tristate_oe[4]_i_4_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.326     7.679 f  mult_inst/R_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.591     8.270    mult_inst/R_tristate_oe[3]_i_4_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.394 r  mult_inst/R_tristate_oe[3]_i_1/O
                         net (fo=2, routed)           0.495     8.889    mult_inst_n_20
    SLICE_X3Y19          FDCE                                         r  R_tristate_oe_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508     4.849    CLK_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  R_tristate_oe_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 Oper[1]
                            (input port)
  Destination:            operation_active_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.120ns  (logic 1.948ns (23.992%)  route 6.172ns (76.008%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Oper[1] (IN)
                         net (fo=0)                   0.000     0.000    Oper[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  Oper_IBUF[1]_inst/O
                         net (fo=24, routed)          4.431     5.883    mult_inst/Oper_IBUF[1]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124     6.007 r  mult_inst/last_oper[4]_i_2/O
                         net (fo=1, routed)           0.488     6.495    mult_inst/last_oper[4]_i_2_n_0
    SLICE_X4Y19          LUT5 (Prop_lut5_I2_O)        0.124     6.619 r  mult_inst/last_oper[4]_i_1/O
                         net (fo=8, routed)           1.092     7.710    mult_inst/last_oper_reg[3]
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.834 r  mult_inst/operation_active_i_3/O
                         net (fo=1, routed)           0.162     7.996    mult_inst/operation_active_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I4_O)        0.124     8.120 r  mult_inst/operation_active_i_1/O
                         net (fo=1, routed)           0.000     8.120    mult_inst_n_25
    SLICE_X4Y18          FDCE                                         r  operation_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.507     4.848    CLK_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  operation_active_reg/C

Slack:                    inf
  Source:                 Oper[2]
                            (input port)
  Destination:            R_tristate_oe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.969ns  (logic 1.936ns (24.293%)  route 6.033ns (75.707%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  Oper[2] (IN)
                         net (fo=0)                   0.000     0.000    Oper[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Oper_IBUF[2]_inst/O
                         net (fo=46, routed)          4.469     5.927    mult_inst/Oper_IBUF[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.152     6.079 r  mult_inst/R_tristate_oe[4]_i_4/O
                         net (fo=10, routed)          1.185     7.264    mult_inst/R_tristate_oe[4]_i_4_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.326     7.590 r  mult_inst/R_tristate_oe[1]_i_1/O
                         net (fo=2, routed)           0.379     7.969    mult_inst_n_22
    SLICE_X2Y18          FDCE                                         r  R_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.509     4.850    CLK_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  R_tristate_oe_reg[1]/C

Slack:                    inf
  Source:                 Oper[0]
                            (input port)
  Destination:            Rt_tristate_oe_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.833ns  (logic 1.702ns (21.736%)  route 6.130ns (78.264%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Oper[0] (IN)
                         net (fo=0)                   0.000     0.000    Oper[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Oper_IBUF[0]_inst/O
                         net (fo=44, routed)          4.227     5.682    mult_inst/Oper_IBUF[0]
    SLICE_X4Y17          LUT5 (Prop_lut5_I3_O)        0.124     5.806 r  mult_inst/Rt_tristate_oe[7]_i_3/O
                         net (fo=2, routed)           0.680     6.486    mult_inst/Rt_tristate_oe[7]_i_3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.610 r  mult_inst/Rt_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           1.223     7.833    mult_inst_n_26
    SLICE_X7Y16          FDRE                                         r  Rt_tristate_oe_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.510     4.851    CLK_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  Rt_tristate_oe_reg[4]/C

Slack:                    inf
  Source:                 Oper[2]
                            (input port)
  Destination:            R_tristate_oe_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.664ns  (logic 1.706ns (22.259%)  route 5.958ns (77.741%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  Oper[2] (IN)
                         net (fo=0)                   0.000     0.000    Oper[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Oper_IBUF[2]_inst/O
                         net (fo=46, routed)          4.644     6.101    mult_inst/Oper_IBUF[2]
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.225 r  mult_inst/R_tristate_oe[2]_i_3/O
                         net (fo=1, routed)           0.758     6.983    mult_inst/R_tristate_oe[2]_i_3_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.124     7.107 r  mult_inst/R_tristate_oe[2]_i_1/O
                         net (fo=2, routed)           0.556     7.664    mult_inst_n_21
    SLICE_X3Y19          FDCE                                         r  R_tristate_oe_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508     4.849    CLK_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  R_tristate_oe_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 Oper[2]
                            (input port)
  Destination:            R_tristate_oe_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.628ns  (logic 1.706ns (22.365%)  route 5.922ns (77.635%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  Oper[2] (IN)
                         net (fo=0)                   0.000     0.000    Oper[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Oper_IBUF[2]_inst/O
                         net (fo=46, routed)          4.644     6.101    mult_inst/Oper_IBUF[2]
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.225 r  mult_inst/R_tristate_oe[2]_i_3/O
                         net (fo=1, routed)           0.758     6.983    mult_inst/R_tristate_oe[2]_i_3_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.124     7.107 r  mult_inst/R_tristate_oe[2]_i_1/O
                         net (fo=2, routed)           0.520     7.628    mult_inst_n_21
    SLICE_X2Y19          FDCE                                         r  R_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508     4.849    CLK_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  R_tristate_oe_reg[2]/C

Slack:                    inf
  Source:                 Oper[2]
                            (input port)
  Destination:            R_tristate_oe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.625ns  (logic 1.936ns (25.390%)  route 5.689ns (74.610%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  Oper[2] (IN)
                         net (fo=0)                   0.000     0.000    Oper[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Oper_IBUF[2]_inst/O
                         net (fo=46, routed)          4.469     5.927    mult_inst/Oper_IBUF[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.152     6.079 r  mult_inst/R_tristate_oe[4]_i_4/O
                         net (fo=10, routed)          0.870     6.949    mult_inst/R_tristate_oe[4]_i_4_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.326     7.275 r  mult_inst/R_tristate_oe[0]_i_1/O
                         net (fo=2, routed)           0.350     7.625    mult_inst_n_23
    SLICE_X2Y18          FDCE                                         r  R_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.509     4.850    CLK_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  R_tristate_oe_reg[0]/C

Slack:                    inf
  Source:                 Oper[2]
                            (input port)
  Destination:            Rt_tristate_oe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.616ns  (logic 1.936ns (25.420%)  route 5.680ns (74.580%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  Oper[2] (IN)
                         net (fo=0)                   0.000     0.000    Oper[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Oper_IBUF[2]_inst/O
                         net (fo=46, routed)          4.469     5.927    mult_inst/Oper_IBUF[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.152     6.079 r  mult_inst/R_tristate_oe[4]_i_4/O
                         net (fo=10, routed)          1.211     7.290    mult_inst/R_tristate_oe[4]_i_4_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.326     7.616 r  mult_inst/Rt_tristate_oe[3]_i_1/O
                         net (fo=1, routed)           0.000     7.616    mult_inst_n_11
    SLICE_X4Y16          FDRE                                         r  Rt_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.510     4.851    CLK_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  Rt_tristate_oe_reg[3]/C

Slack:                    inf
  Source:                 Oper[2]
                            (input port)
  Destination:            R_tristate_oe_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 1.936ns (25.427%)  route 5.678ns (74.573%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  Oper[2] (IN)
                         net (fo=0)                   0.000     0.000    Oper[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  Oper_IBUF[2]_inst/O
                         net (fo=46, routed)          4.469     5.927    mult_inst/Oper_IBUF[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.152     6.079 f  mult_inst/R_tristate_oe[4]_i_4/O
                         net (fo=10, routed)          1.209     7.288    mult_inst/R_tristate_oe[4]_i_4_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.326     7.614 r  mult_inst/R_tristate_oe[4]_i_1/O
                         net (fo=1, routed)           0.000     7.614    mult_inst_n_19
    SLICE_X5Y16          FDCE                                         r  R_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.510     4.851    CLK_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  R_tristate_oe_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LDR2
                            (input port)
  Destination:            R2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.219ns (35.530%)  route 0.398ns (64.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  LDR2 (IN)
                         net (fo=0)                   0.000     0.000    LDR2
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  LDR2_IBUF_inst/O
                         net (fo=4, routed)           0.398     0.617    LDR2_IBUF
    SLICE_X5Y18          FDCE                                         r  R2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     1.982    CLK_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  R2_reg[0]/C

Slack:                    inf
  Source:                 LDR2
                            (input port)
  Destination:            R2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.219ns (35.530%)  route 0.398ns (64.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  LDR2 (IN)
                         net (fo=0)                   0.000     0.000    LDR2
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  LDR2_IBUF_inst/O
                         net (fo=4, routed)           0.398     0.617    LDR2_IBUF
    SLICE_X5Y18          FDCE                                         r  R2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     1.982    CLK_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  R2_reg[1]/C

Slack:                    inf
  Source:                 LDR2
                            (input port)
  Destination:            R2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.219ns (35.530%)  route 0.398ns (64.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  LDR2 (IN)
                         net (fo=0)                   0.000     0.000    LDR2
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  LDR2_IBUF_inst/O
                         net (fo=4, routed)           0.398     0.617    LDR2_IBUF
    SLICE_X5Y18          FDCE                                         r  R2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     1.982    CLK_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  R2_reg[2]/C

Slack:                    inf
  Source:                 LDR2
                            (input port)
  Destination:            R2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.219ns (35.530%)  route 0.398ns (64.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  LDR2 (IN)
                         net (fo=0)                   0.000     0.000    LDR2
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  LDR2_IBUF_inst/O
                         net (fo=4, routed)           0.398     0.617    LDR2_IBUF
    SLICE_X5Y18          FDCE                                         r  R2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     1.982    CLK_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  R2_reg[3]/C

Slack:                    inf
  Source:                 LDR3
                            (input port)
  Destination:            R3_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.219ns (34.669%)  route 0.413ns (65.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  LDR3 (IN)
                         net (fo=0)                   0.000     0.000    LDR3
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  LDR3_IBUF_inst/O
                         net (fo=4, routed)           0.413     0.632    LDR3_IBUF
    SLICE_X3Y18          FDCE                                         r  R3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.857     1.984    CLK_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  R3_reg[0]/C

Slack:                    inf
  Source:                 LDR3
                            (input port)
  Destination:            R3_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.219ns (34.669%)  route 0.413ns (65.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  LDR3 (IN)
                         net (fo=0)                   0.000     0.000    LDR3
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  LDR3_IBUF_inst/O
                         net (fo=4, routed)           0.413     0.632    LDR3_IBUF
    SLICE_X3Y18          FDCE                                         r  R3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.857     1.984    CLK_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  R3_reg[1]/C

Slack:                    inf
  Source:                 LDR3
                            (input port)
  Destination:            R3_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.219ns (34.669%)  route 0.413ns (65.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  LDR3 (IN)
                         net (fo=0)                   0.000     0.000    LDR3
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  LDR3_IBUF_inst/O
                         net (fo=4, routed)           0.413     0.632    LDR3_IBUF
    SLICE_X3Y18          FDCE                                         r  R3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.857     1.984    CLK_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  R3_reg[2]/C

Slack:                    inf
  Source:                 LDR3
                            (input port)
  Destination:            R3_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.219ns (34.669%)  route 0.413ns (65.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  LDR3 (IN)
                         net (fo=0)                   0.000     0.000    LDR3
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  LDR3_IBUF_inst/O
                         net (fo=4, routed)           0.413     0.632    LDR3_IBUF
    SLICE_X3Y18          FDCE                                         r  R3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.857     1.984    CLK_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  R3_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div_inst/contador_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.210ns (32.931%)  route 0.427ns (67.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=76, routed)          0.427     0.636    div_inst/reset_IBUF
    SLICE_X0Y14          FDCE                                         f  div_inst/contador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.988    div_inst/CLK
    SLICE_X0Y14          FDCE                                         r  div_inst/contador_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div_inst/contador_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.210ns (32.931%)  route 0.427ns (67.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=76, routed)          0.427     0.636    div_inst/reset_IBUF
    SLICE_X0Y14          FDCE                                         f  div_inst/contador_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.988    div_inst/CLK
    SLICE_X0Y14          FDCE                                         r  div_inst/contador_reg[1]/C





