example-0: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
next_state <= ((in || reset) ? '0' : next_state);

always @(posedge clk)
// let position in transition. For delayed outputs of the state machine,
// take just one line of code, where the value of 'true' is the delayed output
execute(out) next_state == '0' ? out <= 0 : out <= 1;

// Module acting as an or of two select modules - for use with interrupt-driven hardware
module async_fsm(clk, reset, open, closest, i, out);
input clk, reset;
input open;
input closest;
output i, out;
always @(posedge clk)
    if (closest) next_state <= '0';
    else        next_state <= '1';

reg enable_index;
always @(
================================================================
