
*** Running vivado
    with args -log testtop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testtop.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source testtop.tcl -notrace
Command: synth_design -top testtop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 285.000 ; gain = 74.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testtop' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/testtop.v:23]
INFO: [Synth 8-638] synthesizing module 'risc_cpu' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/risc_cpu.v:23]
INFO: [Synth 8-638] synthesizing module 'divider' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'divider' (1#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/divider.v:23]
WARNING: [Synth 8-350] instance 'DIVIDER' of module 'divider' requires 4 connections, but only 3 given [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/risc_cpu.v:74]
INFO: [Synth 8-638] synthesizing module 'clock' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'clock' (2#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/clock.v:23]
INFO: [Synth 8-638] synthesizing module 'cu_contrl' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/cu_contrl.v:23]
INFO: [Synth 8-256] done synthesizing module 'cu_contrl' (3#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/cu_contrl.v:23]
INFO: [Synth 8-638] synthesizing module 'cu' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/cu.v:23]
	Parameter adc bound to: 5'b00000 
	Parameter sbb bound to: 5'b00001 
	Parameter mul bound to: 5'b00010 
	Parameter div bound to: 5'b00011 
	Parameter addi bound to: 5'b00100 
	Parameter cmp bound to: 5'b00101 
	Parameter andd bound to: 5'b00110 
	Parameter orr bound to: 5'b00111 
	Parameter nott bound to: 5'b01000 
	Parameter xorr bound to: 5'b01001 
	Parameter test bound to: 5'b01010 
	Parameter shl bound to: 5'b01011 
	Parameter shr bound to: 5'b01100 
	Parameter sar bound to: 5'b01101 
	Parameter mov bound to: 5'b01110 
	Parameter movil bound to: 5'b01111 
	Parameter movih bound to: 5'b10000 
	Parameter in bound to: 5'b10001 
	Parameter out bound to: 5'b10010 
	Parameter load bound to: 5'b10011 
	Parameter store bound to: 5'b10100 
	Parameter push bound to: 5'b10101 
	Parameter pop bound to: 5'b10110 
	Parameter jr bound to: 5'b10111 
	Parameter jrc bound to: 5'b11000 
	Parameter jrnc bound to: 5'b11001 
	Parameter jrz bound to: 5'b11010 
	Parameter jrnz bound to: 5'b11011 
	Parameter clc bound to: 5'b11100 
	Parameter stc bound to: 5'b11101 
	Parameter nop bound to: 5'b11110 
	Parameter halt bound to: 5'b11111 
INFO: [Synth 8-256] done synthesizing module 'cu' (4#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/cu.v:23]
INFO: [Synth 8-638] synthesizing module 'instreg' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/instreg.v:23]
INFO: [Synth 8-256] done synthesizing module 'instreg' (5#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/instreg.v:23]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/pc.v:23]
WARNING: [Synth 8-5788] Register pc_value_reg in module pc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/pc.v:36]
INFO: [Synth 8-256] done synthesizing module 'pc' (6#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-638] synthesizing module 'sp' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/sp.v:23]
INFO: [Synth 8-256] done synthesizing module 'sp' (7#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/sp.v:23]
INFO: [Synth 8-638] synthesizing module 'flags' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/flags.v:23]
INFO: [Synth 8-256] done synthesizing module 'flags' (8#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/flags.v:23]
INFO: [Synth 8-638] synthesizing module 'regarray' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/regarray.v:23]
	Parameter num bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/regarray.v:65]
INFO: [Synth 8-256] done synthesizing module 'regarray' (9#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/regarray.v:23]
INFO: [Synth 8-638] synthesizing module 'mar' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/mar.v:23]
	Parameter pc bound to: 2'b00 
	Parameter dr bound to: 2'b01 
	Parameter sr bound to: 2'b10 
	Parameter sp bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'mar' (10#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/mar.v:23]
INFO: [Synth 8-638] synthesizing module 'mdr' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/mdr.v:23]
	Parameter regin1 bound to: 2'b01 
	Parameter regin2 bound to: 2'b10 
	Parameter memin bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'mdr' (11#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/mdr.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/alu.v:23]
	Parameter adc bound to: 5'b00000 
	Parameter sbb bound to: 5'b00001 
	Parameter mul bound to: 5'b00010 
	Parameter div bound to: 5'b00011 
	Parameter addi bound to: 5'b00100 
	Parameter cmp bound to: 5'b00101 
	Parameter andd bound to: 5'b00110 
	Parameter orr bound to: 5'b00111 
	Parameter nott bound to: 5'b01000 
	Parameter xorr bound to: 5'b01001 
	Parameter test bound to: 5'b01010 
	Parameter shl bound to: 5'b01011 
	Parameter shr bound to: 5'b01100 
	Parameter sar bound to: 5'b01101 
	Parameter mov bound to: 5'b01110 
	Parameter movil bound to: 5'b01111 
	Parameter movih bound to: 5'b10000 
	Parameter clc bound to: 5'b11100 
	Parameter stc bound to: 5'b11101 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "1" *) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/alu.v:32]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "1" *) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/alu.v:33]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "1" *) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/alu.v:34]
INFO: [Synth 8-256] done synthesizing module 'alu' (12#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-638] synthesizing module 'alu_in_contrl' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/alu_contrl.v:23]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "1" *) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/alu_contrl.v:29]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "1" *) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/alu_contrl.v:30]
INFO: [Synth 8-256] done synthesizing module 'alu_in_contrl' (13#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/alu_contrl.v:23]
INFO: [Synth 8-256] done synthesizing module 'risc_cpu' (14#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/risc_cpu.v:23]
INFO: [Synth 8-638] synthesizing module 'addr_decode' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/addr_decode.v:23]
INFO: [Synth 8-256] done synthesizing module 'addr_decode' (15#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/addr_decode.v:23]
INFO: [Synth 8-638] synthesizing module 'rom' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-256] done synthesizing module 'rom' (16#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-256] done synthesizing module 'ram' (17#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/display.v:23]
WARNING: [Synth 8-567] referenced signal 'pc' should be on the sensitivity list [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/display.v:43]
WARNING: [Synth 8-567] referenced signal 'ir' should be on the sensitivity list [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/display.v:43]
INFO: [Synth 8-256] done synthesizing module 'display_control' (18#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/disp.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/disp.v:29]
INFO: [Synth 8-256] done synthesizing module 'display' (19#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/disp.v:23]
INFO: [Synth 8-256] done synthesizing module 'testtop' (20#1) [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/testtop.v:23]
WARNING: [Synth 8-3331] design ram has unconnected port addr[15]
WARNING: [Synth 8-3331] design ram has unconnected port addr[14]
WARNING: [Synth 8-3331] design ram has unconnected port addr[13]
WARNING: [Synth 8-3331] design ram has unconnected port addr[12]
WARNING: [Synth 8-3331] design ram has unconnected port addr[11]
WARNING: [Synth 8-3331] design ram has unconnected port addr[10]
WARNING: [Synth 8-3331] design ram has unconnected port addr[9]
WARNING: [Synth 8-3331] design cu has unconnected port flag_in[7]
WARNING: [Synth 8-3331] design cu has unconnected port flag_in[6]
WARNING: [Synth 8-3331] design cu has unconnected port flag_in[5]
WARNING: [Synth 8-3331] design cu has unconnected port flag_in[4]
WARNING: [Synth 8-3331] design cu has unconnected port flag_in[1]
WARNING: [Synth 8-3331] design cu has unconnected port flag_in[0]
WARNING: [Synth 8-3331] design divider has unconnected port rst
WARNING: [Synth 8-3331] design divider has unconnected port clkcon[1]
WARNING: [Synth 8-3331] design divider has unconnected port clkcon[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 322.969 ; gain = 112.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 322.969 ; gain = 112.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/constrs_1/new/fordisplay.xdc]
Finished Parsing XDC File [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/constrs_1/new/fordisplay.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/constrs_1/new/fordisplay.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/testtop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/testtop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 641.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 641.238 ; gain = 430.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 641.238 ; gain = 430.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 641.238 ; gain = 430.434
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fetch" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'reg_read1_reg' into 'reg_read2_reg' [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/cu.v:91]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cu'
INFO: [Synth 8-5546] ROM "reg_write2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg_write1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "flag_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "io" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hlt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdr_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdr_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdr_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdr_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdr_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "mar_ena" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mar_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mar_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sp_push" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sp_pop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_read2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ir_ena" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/pc.v:39]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/User/Desktop/MyCPU/MyCPU.srcs/sources_1/new/sp.v:39]
INFO: [Synth 8-5544] ROM "register_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "flag_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flag_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flag_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "index" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                        000000001 |                             0000
                 iSTATE0 |                        000000010 |                             0001
                 iSTATE1 |                        000000100 |                             0010
                 iSTATE2 |                        000001000 |                             0011
                 iSTATE3 |                        000010000 |                             0100
                 iSTATE4 |                        000100000 |                             0101
                 iSTATE5 |                        001000000 |                             0110
                 iSTATE6 |                        010000000 |                             0111
                 iSTATE7 |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 641.238 ; gain = 430.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 15    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 20    
	   4 Input     16 Bit        Muxes := 12    
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  20 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 30    
	   8 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module cu_contrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cu 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 30    
	   8 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module instreg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flags 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module regarray 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 18    
Module mar 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module mdr 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 3     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	  20 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module alu_in_contrl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module addr_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module rom 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
Module display_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "flag_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flag_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "flag_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP alu_out0, operation Mode is: A*B.
DSP Report: operator alu_out0 is absorbed into DSP alu_out0.
INFO: [Synth 8-5545] ROM "DIVIDER/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DIVIDER/clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLOCK/fetch" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O110" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DISCON/index" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design cu has unconnected port flag_in[7]
WARNING: [Synth 8-3331] design cu has unconnected port flag_in[6]
WARNING: [Synth 8-3331] design cu has unconnected port flag_in[5]
WARNING: [Synth 8-3331] design cu has unconnected port flag_in[4]
WARNING: [Synth 8-3331] design cu has unconnected port flag_in[1]
WARNING: [Synth 8-3331] design cu has unconnected port flag_in[0]
WARNING: [Synth 8-3331] design risc_cpu has unconnected port clkcon[1]
WARNING: [Synth 8-3331] design risc_cpu has unconnected port clkcon[0]
INFO: [Synth 8-3886] merging instance 'reg_out2_reg__0i_65' (FDE) to 'reg_out2_reg__0i_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_33' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_64' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_32' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_63' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_31' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_62' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_30' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_61' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_29' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_60' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_28' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_59' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_27' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_58' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_26' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_57' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_25' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_56' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_24' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_55' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_23' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_54' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_22' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_53' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_21' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_52' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_20' (FDE) to 'REGARRAYi_51'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_51' (FDE) to 'REGARRAYi_19'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_19' (FDE) to 'REGARRAYi_18'
INFO: [Synth 8-3886] merging instance 'REGARRAYi_50' (FDE) to 'REGARRAYi_18'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_113' (FDPE) to 'mem_out_reg__0i_109'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_129' (FDPE) to 'mem_out_reg__0i_109'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_121' (FDPE) to 'mem_out_reg__0i_109'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_137' (FDPE) to 'mem_out_reg__0i_109'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_111' (FDPE) to 'mem_out_reg__0i_109'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_127' (FDPE) to 'mem_out_reg__0i_109'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_119' (FDPE) to 'mem_out_reg__0i_109'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_135' (FDPE) to 'mem_out_reg__0i_109'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_109' (FDPE) to 'mem_out_reg__0i_117'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_125' (FDPE) to 'mem_out_reg__0i_117'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_117' (FDPE) to 'mem_out_reg__0i_133'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_133' (FDPE) to 'mem_out_reg__0i_131'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_107' (FDPE) to 'mem_out_reg__0i_131'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_123' (FDPE) to 'mem_out_reg__0i_131'
INFO: [Synth 8-3886] merging instance 'mem_out_reg__0i_115' (FDPE) to 'mem_out_reg__0i_131'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_201' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_199' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_197' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_195' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_193' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_191' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_189' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_187' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_185' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_183' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_181' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_179' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_177' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_175' (FDPE) to 'reg_out_reg__0i_173'
INFO: [Synth 8-3886] merging instance 'reg_out_reg__0i_173' (FDPE) to 'reg_out_reg__0i_171'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 641.238 ; gain = 430.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------+-----------+----------------------+---------------------------------------------------------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives                                                    | 
+------------+-------------+-----------+----------------------+---------------------------------------------------------------+
|testtop     | RAM/ram_reg | Implied   | 512 x 16             | RAM16X1S x 32  RAM32X1S x 16  RAM64X1S x 16  RAM128X1S x 16   | 
+------------+-------------+-----------+----------------------+---------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 647.715 ; gain = 436.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 659.340 ; gain = 448.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 677.219 ; gain = 466.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 677.219 ; gain = 466.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 677.219 ; gain = 466.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 677.219 ; gain = 466.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 677.219 ; gain = 466.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 677.219 ; gain = 466.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 677.219 ; gain = 466.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |   136|
|3     |DSP48E1   |     1|
|4     |LUT1      |   151|
|5     |LUT2      |   261|
|6     |LUT3      |   320|
|7     |LUT4      |   104|
|8     |LUT5      |   251|
|9     |LUT6      |   232|
|10    |MUXF7     |    51|
|11    |RAM128X1S |    16|
|12    |RAM16X1S  |    32|
|13    |RAM32X1S  |    16|
|14    |RAM64X1S  |    16|
|15    |FDCE      |    55|
|16    |FDPE      |     5|
|17    |FDRE      |   409|
|18    |FDSE      |     2|
|19    |LDC       |     2|
|20    |IBUF      |     4|
|21    |OBUF      |    16|
|22    |OBUFT     |    16|
+------+----------+------+

Report Instance Areas: 
+------+-------------+----------------+------+
|      |Instance     |Module          |Cells |
+------+-------------+----------------+------+
|1     |top          |                |  2099|
|2     |  DISCON     |display_control |    89|
|3     |  MyCPU      |risc_cpu        |  1870|
|4     |    ALU      |alu             |   453|
|5     |    ALUCON   |alu_in_contrl   |   402|
|6     |    CLOCK    |clock           |   114|
|7     |    CU       |cu              |    68|
|8     |    CUCON    |cu_contrl       |     3|
|9     |    DIVIDER  |divider         |    83|
|10    |    FLAGS    |flags           |    15|
|11    |    INSREG   |instreg         |   192|
|12    |    MAR      |mar             |    98|
|13    |    MDR      |mdr             |    64|
|14    |    PC       |pc              |    36|
|15    |    REGARRAY |regarray        |   321|
|16    |    SP       |sp              |    21|
|17    |  RAM        |ram__4          |    97|
+------+-------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 677.219 ; gain = 466.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 677.219 ; gain = 147.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 677.219 ; gain = 466.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 82 instances were transformed.
  LDC => LDCE: 2 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
192 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 677.219 ; gain = 466.414
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/MyCPU/MyCPU.runs/synth_1/testtop.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 677.219 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 21:50:48 2017...
