
"D:/2023.2.0.38.1_Radiant/tcltk/windows/bin/tclsh" "test_pablo_test_pablo_synthesize.tcl"

synthesis -f test_pablo_test_pablo_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2023.2.0.38.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jun 19 23:55:27 2024


Command Line:  D:\2023.2.0.38.1_Radiant\ispfpga\bin\nt64\synthesis.exe -f test_pablo_test_pablo_lattice.synproj -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/test_pablo/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine Launched.
The -top option is not used.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - User-Selected Strategy Settings
Optimization goal = Area
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = test_pablo_test_pablo.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/test_pablo/source/test_pablo/test_pablo.sdc.
-path D:/2023.2.0.38.1_Radiant/ispfpga/ice40tp/data (searchpath added)
-path D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/test_pablo (searchpath added)
-path D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/test_pablo/test_pablo (searchpath added)
Mixed language design
CRITICAL <35001476> - A top-level module has not been specified for the mixed language design.
Verilog design file = D:/2023.2.0.38.1_Radiant/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/Users/valen/Downloads/top/en_gen.v
Verilog design file = C:/Users/valen/Downloads/top/ModulatingWaves.v
Verilog design file = C:/Users/valen/Downloads/top/pwm.v
Verilog design file = C:/Users/valen/Downloads/top/rst_gen.v
Verilog design file = C:/Users/valen/Downloads/top/top.v
VHDL library = pmi
VHDL design file = D:/2023.2.0.38.1_Radiant/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(1): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_addsub.v(40): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(2): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_add.v(50): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(3): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_complex_mult.v(52): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(4): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_counter.v(39): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(5): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo.v(44): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(6): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo_dc.v(47): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(7): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mac.v(52): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(8): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(9): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsub.v(52): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(10): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mult.v(51): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(11): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp.v(48): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(12): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq.v(45): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(13): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_rom.v(45): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(14): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_sub.v(50): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(15): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(16): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(17): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/valen/downloads/top/en_gen.v. VERI-1482
Analyzing Verilog file c:/users/valen/downloads/top/modulatingwaves.v. VERI-1482
Analyzing Verilog file c:/users/valen/downloads/top/pwm.v. VERI-1482
Analyzing Verilog file c:/users/valen/downloads/top/rst_gen.v. VERI-1482
Analyzing Verilog file c:/users/valen/downloads/top/top.v. VERI-1482
Analyzing VHDL file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
WARNING <35001200> - Setting top as the top-level module. To specify the top-level module explicitly, go to View->Set Views->Hierarchy or Project->Active Implementation->Set Top-Level Unit.
INFO <35921504> - The default VHDL library search path is now "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/test_pablo/test_pablo". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO <35901018> - c:/users/valen/downloads/top/top.v(3): compiling module top. VERI-1018
INFO <35901018> - c:/users/valen/downloads/top/rst_gen.v(1): compiling module rst_gen. VERI-1018
INFO <35901018> - c:/users/valen/downloads/top/en_gen.v(1): compiling module en_gen(LIMIT=11). VERI-1018
WARNING <35901209> - c:/users/valen/downloads/top/en_gen.v(16): expression size 32 truncated to fit in target size 4. VERI-1209
INFO <35901018> - c:/users/valen/downloads/top/modulatingwaves.v(1): compiling module SineWaveGenerator. VERI-1018
WARNING <35901209> - c:/users/valen/downloads/top/modulatingwaves.v(49): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING <35901209> - c:/users/valen/downloads/top/modulatingwaves.v(50): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING <35901209> - c:/users/valen/downloads/top/modulatingwaves.v(51): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING <35931002> - c:/users/valen/downloads/top/modulatingwaves.v(10): net sine_wave_lut does not have a driver. VDB-1002
INFO <35901018> - c:/users/valen/downloads/top/pwm.v(1): compiling module pwm. VERI-1018
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35931038> - c:/users/valen/downloads/top/modulatingwaves.v(10): ram sine_wave_lut_original_ramnet has no write-port on it. VDB-1038
WARNING <35935040> - Register Vb_gnd clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register Vc_gnd clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register Va_gnd clock is stuck at Zero. VDB-5040



WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
INFO <35002039> - Special Primitives IFD1P3AZ and OFD1P3AZ for ThunderPlus are synthesized using IOL_B.

################### Begin Area Report (top)######################
Number of register bits => 145 of 5280 (2 % )
CCU2 => 52
FD1P3XZ => 145
IB => 1
IOL_B => 3
LUT4 => 2520
OB => 8
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 7

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sine_gen/address[4], loads : 765
  Net : sine_gen/address[5], loads : 694
  Net : sine_gen/address[3], loads : 485
  Net : sine_gen/address[6], loads : 469
  Net : sine_gen/address[2], loads : 429
  Net : sine_gen/address[1], loads : 406
  Net : sine_gen/address[7], loads : 342
  Net : sine_gen/address[0], loads : 341
  Net : sine_gen/address[8], loads : 158
  Net : sine_gen/address[9], loads : 130
################### End Clock Report ##################

Peak Memory Usage: 1042 MB

--------------------------------------------------------------
Total CPU Time: 1 mins 28 secs 
Total REAL Time: 1 mins 30 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: a5460488e2ca8193e39290c38b3a3cbd20a043ca



postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o test_pablo_test_pablo_syn.udb test_pablo_test_pablo.vm -ldc "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/test_pablo/test_pablo/test_pablo_test_pablo.ldc"
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2023.2.0.38.1
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o test_pablo_test_pablo_syn.udb -ldc D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/test_pablo/test_pablo/test_pablo_test_pablo.ldc -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/test_pablo/promote.xml test_pablo_test_pablo.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'test_pablo_test_pablo.vm' ...
CPU Time to convert: 0.34375
REAL Time to convert: 1
convert PEAK Memory Usage: 50 MB
convert CURRENT Memory Usage: 48 MB
Reading constraint file 'D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/test_pablo/test_pablo/test_pablo_test_pablo.ldc' ...
Removing unused logic ...
Starting design annotation....
 
Constraint Summary:
   Total number of constraints: 0
   Total number of constraints dropped: 0
 
Writing output file 'test_pablo_test_pablo_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 50 MB
Checksum -- postsyn: 84801c6179185692c9900be12730b9605f40221f



pnmainc -run pnmain "test_pablo_test_pablo_map.tcl"
map:  version Radiant Software (64-bit) 2023.2.0.38.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i test_pablo_test_pablo_syn.udb -o test_pablo_test_pablo_map.udb -mp test_pablo_test_pablo.mrp -hierrpt -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/test_pablo/promote.xml 

Loading device for application GENERIC from file 'itpa08.nph' in environment: D:/2023.2.0.38.1_Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...




Design Summary:
   Number of slice registers: 145 out of  5280 (3%)
   Number of I/O registers:      3 out of   117 (3%)
   Number of LUT4s:           2627 out of  5280 (50%)
      Number of logic LUT4s:             2521
      Number of replicated LUT4s:          2
      Number of ripple logic:             52 (104 LUT4s)
   Number of IO sites used:   9 out of 39 (23%)
      Number of IO sites used for general PIO: 9
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 9 out of 36 (25%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 9 out of 39 (23%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 112 loads, 112 rising, 0 falling (Driver: Port gpio_20)
   Number of Clock Enables:  8
      Net sine_gen.n604532: 11 loads, 11 SLICEs
      Net sine_gen.n602622: 11 loads, 11 SLICEs
      Net sine_gen.n604208: 3 loads, 3 SLICEs
      Net sine_gen.n604526: 24 loads, 24 SLICEs
      Net sine_gen.n604597: 14 loads, 14 SLICEs
      Net en: 3 loads, 0 SLICEs
      Net sine_gen.n604530: 1 loads, 1 SLICEs
      Net sine_gen.n602681: 11 loads, 11 SLICEs
   Number of LSRs:  2
      Net sine_gen.n604815: 24 loads, 24 SLICEs
      Net en_gen_inst.n589947: 4 loads, 4 SLICEs
   Top 10 highest fanout non-clock nets:
      Net address[4]: 787 loads
      Net address[5]: 714 loads
      Net address[3]: 501 loads
      Net address[6]: 479 loads
      Net address[2]: 449 loads
      Net address[1]: 419 loads
      Net address[0]: 350 loads
      Net address[7]: 344 loads
      Net address[8]: 159 loads
      Net address[9]: 131 loads
Running physical design DRC...

 


   Number of warnings:  0
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 0
   Total number of constraints dropped: 0


Total CPU Time: 2 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 102 MB

Checksum -- map: fd0ca5d43b8870acba525384793ed6ccc92f9327
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /2 secs 

pnmainc -run pnmain "test_pablo_test_pablo_par.tcl"

Lattice Place and Route Report for Design "test_pablo_test_pablo_map.udb"
Wed Jun 19 23:57:08 2024

PAR: Place And Route Radiant Software (64-bit) 2023.2.0.38.1.
Command Line: par -w -t 1 -cores 1 -hsp m -exp parPathBased=ON \
	test_pablo_test_pablo_map.udb test_pablo_test_pablo_par.dir/5_1.udb 

Loading test_pablo_test_pablo_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: D:/2023.2.0.38.1_Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Number of Signals: 2862
Number of Connections: 9726
Device utilization summary:

   SLICE (est.)    1415/2640         54% used
     LUT           2627/5280         50% used
     REG            145/5280          3% used
   PIO                9/56           16% used
                      9/36           25% bonded
   IOLOGIC            3/56            5% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              0/1             0% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                0/1             0% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   0 out of 9 pins locked (0% locked).
.
..............
Finished Placer Phase 0 (HIER). CPU time: 25 secs , REAL time: 27 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 26 secs , REAL time: 27 secs 

Starting Placer Phase 1. CPU time: 26 secs , REAL time: 27 secs 
..  ..
....................

Placer score = 489595.

Device SLICE utilization summary after final SLICE packing:
   SLICE           1415/2640         53% used

Finished Placer Phase 1. CPU time: 40 secs , REAL time: 42 secs 

Starting Placer Phase 2.
.

Placer score =  1179939
Finished Placer Phase 2.  CPU time: 40 secs , REAL time: 42 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "clk_c" from comp "gpio_20" on CLK_PIN site "35 (PR13B)", clk load = 85, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   9 out of 56 (16.1%) I/O sites used.
   9 out of 36 (25.0%) bonded I/O sites used.
   Number of I/O components: 9; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 1 / 14 (  7%) | 3.3V       |            |            |
| 1        | 5 / 14 ( 35%) | 3.3V       |            |            |
| 2        | 3 / 8 ( 37%)  | 3.3V       |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 40 secs , REAL time: 42 secs 


Checksum -- place: b4e4f0b71bfc6efb99e5d85a9beef04536334cb9
Writing design to file test_pablo_test_pablo_par.dir/5_1.udb ...


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------


Start NBR router at 23:57:50 06/19/24

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
238 connections routed with dedicated routing resources
1 global clock signals routed
323 connections routed (of 9674 total) (3.34%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (1 used out of 8 available):
#7  Signal "clk_c"
       Clock   loads: 85    out of    85 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment

Start NBR section for initial routing at 23:57:51 06/19/24
Level 4, iteration 1
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
575(0.22%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 23:57:54 06/19/24
Level 4, iteration 1
298(0.11%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 2
189(0.07%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 3
171(0.07%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 4
105(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 5
69(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 6
32(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 7
25(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 8
15(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 9
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 10
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 11
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 13
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 

Start NBR section for post-routing at 23:57:56 06/19/24

End NBR router with 0 unrouted connection

Checksum -- route: dee3051ba6e4a8b1dfcca317ff56aa2cccf9ef2

Total CPU time 3 secs 
Total REAL time: 7 secs 
Completely routed.
End of route.  9674 routed (100.00%); 0 unrouted.

Writing design to file test_pablo_test_pablo_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Estimated worst slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Estimated worst slack<hold/<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold/<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Note: user must run 'timing' for timing closure signoff.

Total CPU  Time: 44 secs 
Total REAL Time: 49 secs 
Peak Memory Usage: 164.33 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /49 secs 

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "test_pablo_test_pablo.twr" "test_pablo_test_pablo.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt test_pablo_test_pablo.twr test_pablo_test_pablo.udb -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/test_pablo/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: D:/2023.2.0.38.1_Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.17 seconds

Initializing timer
Starting design annotation....
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  85  counted  9553  covered  0
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 126 MB

 7.081303s wall, 6.703125s user + 0.109375s system = 6.812500s CPU (96.2%)


tmcheck -par "test_pablo_test_pablo.par" 

pnmainc -run pnmain "test_pablo_test_pablo_bit.tcl"
Loading test_pablo_test_pablo.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: D:/2023.2.0.38.1_Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.2.0.38.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/test_pablo/test_pablo/test_pablo_test_pablo.bin".
Bitstream generation complete!

Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 144 MB

Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /0 secs 

ibisgen "test_pablo_test_pablo.udb" "D:/2023.2.0.38.1_Radiant/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.2.0.38.1

Wed Jun 19 23:58:10 2024

Loading test_pablo_test_pablo.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: D:/2023.2.0.38.1_Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: D:\Facultad ITBA\Ano 5\Cuatrimestre 1\E4\TPs-G1_E4\TP3\Laticce\8bits\test_pablo\test_pablo\IBIS\test_pablo_test_pablo.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.

backanno "test_pablo_test_pablo.udb"  -o "test_pablo_test_pablo_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.2.0.38.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: D:/2023.2.0.38.1_Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the test_pablo_test_pablo design file.

Writing Verilog netlist to file test_pablo_test_pablo_vo.vo
Writing SDF timing to file test_pablo_test_pablo_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 7 secs 
Total REAL Time: 8 secs 
Peak Memory Usage: 158 MB
