$date
	Tue Aug 31 11:31:15 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module testbench $end
$var wire 1 ! RegWr $end
$var wire 1 " RegDst $end
$var wire 1 # R_type $end
$var wire 1 $ MemtoReg $end
$var wire 1 % MemWr $end
$var wire 1 & Jump $end
$var wire 1 ' ExtOp $end
$var wire 1 ( Branch $end
$var wire 3 ) ALUctr [2:0] $end
$var wire 1 * ALUSrc $end
$var reg 32 + Instruction [31:0] $end
$scope module ctrller $end
$var wire 1 * ALUSrc $end
$var wire 1 ( Branch $end
$var wire 1 ' ExtOp $end
$var wire 32 , Instruction [31:0] $end
$var wire 1 & Jump $end
$var wire 1 % MemWr $end
$var wire 1 $ MemtoReg $end
$var wire 1 " RegDst $end
$var wire 1 ! RegWr $end
$var wire 1 - sw $end
$var wire 1 . ori $end
$var wire 1 / lw $end
$var wire 1 0 jump $end
$var wire 1 1 beq $end
$var wire 1 2 addiu $end
$var wire 1 # R_type $end
$var wire 3 3 ALUop [2:0] $end
$var wire 3 4 ALUfunc [2:0] $end
$var wire 3 5 ALUctr [2:0] $end
$scope module alud $end
$var wire 6 6 func [5:0] $end
$var wire 3 7 outCtr [2:0] $end
$upscope $end
$scope module opd $end
$var wire 6 8 op [5:0] $end
$var wire 1 - sw $end
$var wire 1 . ori $end
$var wire 1 / lw $end
$var wire 1 0 jump $end
$var wire 1 1 beq $end
$var wire 1 2 addiu $end
$var wire 1 # R_type $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 8
b1 7
b0 6
b1 5
b1 4
b1 3
02
01
00
0/
0.
0-
b0 ,
b0 +
0*
b1 )
0(
0'
0&
0%
0$
1#
1"
1!
$end
#10
b100000 6
b1000100010100000100000 +
b1000100010100000100000 ,
#20
b101 )
b101 5
b101 4
b101 7
b100010 6
b1000100010100000100010 +
b1000100010100000100010 ,
#30
b100 )
b100 5
b100 4
b100 7
b100011 6
b1000100010100000100011 +
b1000100010100000100011 ,
#40
b111 )
b111 5
b111 4
b111 7
b101010 6
b1000100010100000101010 +
b1000100010100000101010 ,
#50
b110 )
b110 5
b110 4
b110 7
b101011 6
b1000100010100000101011 +
b1000100010100000101011 ,
#60
1*
b10 )
b10 5
b0 4
b0 7
0"
0#
b10 3
1.
b1101 8
b1 6
b110100001000100000000000000001 +
b110100001000100000000000000001 ,
#70
1'
b0 )
b0 5
b0 3
0.
12
b1001 8
b100100001000100000000000000001 +
b100100001000100000000000000001 ,
#80
02
1$
1/
b100011 8
b10001100001000100000000000000001 +
b10001100001000100000000000000001 ,
#90
0!
0$
0/
1%
1-
b101011 8
b10101100001000100000000000000001 +
b10101100001000100000000000000001 ,
#100
b101 4
b101 7
0'
0*
b100 )
b100 5
0%
0-
b100 3
1(
11
b100 8
b10 6
b10000001000100000000000000010 +
b10000001000100000000000000010 ,
#110
b0 4
b0 7
b0 )
b0 5
b0 3
0(
01
1&
10
b10 8
b1 6
b1000000000000000000000000001 +
b1000000000000000000000000001 ,
#120
b1 )
b1 5
b1 4
b1 7
1!
b1 3
1"
1#
0&
00
b0 8
b0 6
b0 +
b0 ,
#500
