#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Mar 16 15:51:16 2017
# Process ID: 12824
# Current directory: D:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Praticas/03/34-demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1844 D:\Users\jgnro\Desktop\UA\4A2S\4A2S\CR\Praticas\03\34-demo\34-demo.xpr
# Log file: D:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Praticas/03/34-demo/vivado.log
# Journal file: D:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Praticas/03/34-demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Praticas/03/34-demo/34-demo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Repositório'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Praticas/03'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Praticas/03' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Praticas/03/34-demo'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 801.797 ; gain = 126.078
open_bd_design {D:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Praticas/03/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- ua.pt:user:BinToBCD16:1.0 - BinToBCD16_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- ua.pt:user:EightDispControl:1.0 - EightDispControl_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:user:hamming:1.0 - hamming_0
Successfully read diagram <design_1> from BD file <D:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Praticas/03/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 848.047 ; gain = 45.641
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 898.426 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274674834A
set_property PROGRAM.FILE {D:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Praticas/03/34-demo/34-demo.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {D:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Praticas/03/34-demo/34-demo.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 15:56:53 2017...
