verilog work "basichomework5.v"
