# Reading E:/Modelisim/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/Gma3a/year3/Term1/Arch/Five-stages-pipeline-processsor/1 - fetch/fetch_stage.v}
