Source Block: miaow/src/verilog/rtl/lsu/lsu.v@107:117@HdlStmAssign
	 //vgpr_source1_data_i <= vgpr_source1_data;
      end
   end
   assign sgpr_source2_data_i = sgpr_source2_data;
   assign sgpr_source1_data_i = sgpr_source1_data;
   assign vgpr_source2_data_i = vgpr_source2_data;
   assign vgpr_source1_data_i = vgpr_source1_data;
   
   
   //flops_issue_lsu
   wire router_lsu_select;

Diff Content:
- 112    assign vgpr_source2_data_i = vgpr_source2_data;

Clone Blocks:
Clone Blocks 1:
miaow/src/verilog/rtl/lsu/lsu.v@108:118
      end
   end
   assign sgpr_source2_data_i = sgpr_source2_data;
   assign sgpr_source1_data_i = sgpr_source1_data;
   assign vgpr_source2_data_i = vgpr_source2_data;
   assign vgpr_source1_data_i = vgpr_source1_data;
   
   
   //flops_issue_lsu
   wire router_lsu_select;
   wire [5:0] rd_wfid;

Clone Blocks 2:
miaow/src/verilog/rtl/lsu/lsu.v@106:116
	 //vgpr_source2_data_i <= vgpr_source2_data;
	 //vgpr_source1_data_i <= vgpr_source1_data;
      end
   end
   assign sgpr_source2_data_i = sgpr_source2_data;
   assign sgpr_source1_data_i = sgpr_source1_data;
   assign vgpr_source2_data_i = vgpr_source2_data;
   assign vgpr_source1_data_i = vgpr_source1_data;
   
   
   //flops_issue_lsu

Clone Blocks 3:
miaow/src/verilog/rtl/lsu/lsu.v@105:115
	 //sgpr_source1_data_i <= sgpr_source1_data;
	 //vgpr_source2_data_i <= vgpr_source2_data;
	 //vgpr_source1_data_i <= vgpr_source1_data;
      end
   end
   assign sgpr_source2_data_i = sgpr_source2_data;
   assign sgpr_source1_data_i = sgpr_source1_data;
   assign vgpr_source2_data_i = vgpr_source2_data;
   assign vgpr_source1_data_i = vgpr_source1_data;
   
   

