
---------- Begin Simulation Statistics ----------
final_tick                               353561837950000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              189809162                       # Simulator instruction rate (inst/s)
host_mem_usage                                 994260                       # Number of bytes of host memory used
host_op_rate                                348556920                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.41                       # Real time elapsed on the host
host_tick_rate                            17864995898                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78236380                       # Number of instructions simulated
sim_ops                                     143699507                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007365                       # Number of seconds simulated
sim_ticks                                  7365482000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   8430698034500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                58000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              149000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              199000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               29000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   83                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  83                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  33                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 33                       # Transaction distribution
system.iobus.trans_dist::MessageReq                29                       # Transaction distribution
system.iobus.trans_dist::MessageResp               29                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      55323.51                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29206.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples       110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    100493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     18323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10456.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1026.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         7.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.49                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    109150223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        109150223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker       103184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker       130338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    109150223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     18073223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127456968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker       103184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker       130338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    109150223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     29259592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138643337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11186369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11186369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        15614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    487.931344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   299.698677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.474573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3598     23.04%     23.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2934     18.79%     41.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1331      8.52%     50.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1089      6.97%     57.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          744      4.76%     62.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          505      3.23%     65.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          623      3.99%     69.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          418      2.68%     72.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4372     28.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15614                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                7558848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  938782                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  199168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   58560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                82393                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       803944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        803944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker          760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       803944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       133118                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             938782                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data        82393                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           82393                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           95                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker          120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       100493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        20511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     49118.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     42920.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28323.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28932.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker          728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker          880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       803944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       114075                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 98839.424222338741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 119476.227081947931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 109150222.619510859251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15487784.777696831152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker      4666250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker      5150500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   2846276000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    593426000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        11916                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  14988401.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         5849                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 794109.604775356245                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 178601796250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 11006                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           57                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              249941                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                858                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           57                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker          120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       100493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        20511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              121219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        11916                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11916                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    86.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             14810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             27481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               30                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.007433596000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2074.035088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    976.612151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5519.070522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           48     84.21%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            6     10.53%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      1.75%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      1.75%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  118103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    121219                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1003                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   193                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  5696                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                114327                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      121219                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 86.97                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   102717                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   3112                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  590535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    7365496000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3449518750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1235012500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.052632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.048311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.397360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               56     98.25%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    11916                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  323                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  185                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 2391                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 9017                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      11916                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                76.37                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     695                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1333039050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 86115540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1976424270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            645.334791                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      5922000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     245960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF        40750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     69658000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2712050750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4332039000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             15865920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 45763905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        26752320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               682555440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         581449440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     1229280.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4753201785                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           4401190500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                3789720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            412860690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 25511220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2136992130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            543.914819                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     12210000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     242580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     94147750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1640086750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     695092250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4681395750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             17415360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 13548150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       629825280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               161235480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         573459120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         34250640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4006194810                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           6415600000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 986580                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       200986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       200986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        64854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        65106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_ctrls.port          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port          190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total          190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 266580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port       803944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       803944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       215511                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       215667                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port          760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total          760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1021447                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              149000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               20000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               58000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           145051500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              29000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          228882000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           59531000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer5.occupancy             293500                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             238750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            133290                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  133290    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              133290                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              121281                       # Transaction distribution
system.membus.trans_dist::ReadResp             121281                       # Transaction distribution
system.membus.trans_dist::WriteReq              11959                       # Transaction distribution
system.membus.trans_dist::WriteResp             11959                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                21                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               21                       # Transaction distribution
system.membus.trans_dist::MessageReq               29                       # Transaction distribution
system.membus.trans_dist::MessageResp              29                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     17933                       # Number of branches fetched
system.switch_cpus.committedInsts               76959                       # Number of instructions committed
system.switch_cpus.committedOps                154244                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               20534                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    22                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               11928                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 353561837950000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              100523                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    30                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 14731418                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           14731418                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        75608                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        46944                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        10953                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           8835                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  8835                       # number of float instructions
system.switch_cpus.num_fp_register_reads        13416                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         7703                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                4970                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        146631                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               146631                       # number of integer instructions
system.switch_cpus.num_int_register_reads       284494                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       119795                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               20595                       # Number of load instructions
system.switch_cpus.num_mem_refs                 32554                       # number of memory refs
system.switch_cpus.num_store_insts              11959                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           882      0.57%      0.57% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            115326     74.77%     75.34% # Class of executed instruction
system.switch_cpus.op_class::IntMult               68      0.04%     75.38% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                28      0.02%     75.40% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            1604      1.04%     76.44% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     76.44% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     76.44% # Class of executed instruction
system.switch_cpus.op_class::FloatMult            200      0.13%     76.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     76.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     76.57% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            200      0.13%     76.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     76.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     76.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1226      0.79%     77.49% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     77.49% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.01%     77.51% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             441      0.29%     77.79% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     77.79% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     77.79% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     77.79% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     77.79% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     77.79% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd          900      0.58%     78.38% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          302      0.20%     78.57% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv          300      0.19%     78.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult          200      0.13%     78.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     78.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     78.90% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     78.90% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     78.90% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     78.90% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     78.90% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     78.90% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     78.90% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     78.90% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     78.90% # Class of executed instruction
system.switch_cpus.op_class::MemRead            19280     12.50%     91.39% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           11142      7.22%     98.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         1315      0.85%     99.47% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          817      0.53%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             154249                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 7647427886000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353570133835000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              173916073                       # Simulator instruction rate (inst/s)
host_mem_usage                                 994260                       # Number of bytes of host memory used
host_op_rate                                319423487                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.45                       # Real time elapsed on the host
host_tick_rate                            18418241148                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78322516                       # Number of instructions simulated
sim_ops                                     143868974                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008296                       # Number of seconds simulated
sim_ticks                                  8295885000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF     8295885000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                58000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              149000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              199000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               29000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   83                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  83                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  33                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 33                       # Transaction distribution
system.iobus.trans_dist::MessageReq                29                       # Transaction distribution
system.iobus.trans_dist::MessageResp               29                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      55808.92                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29324.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        67.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    113002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     20941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10574.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1029.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         4.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.57                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    108971617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        108971617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker        69432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    108971617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     18331860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127372908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker        69432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    108971617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     27905642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            136946691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data      9573783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9573783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        17707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    484.382448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   300.772063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.058915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3807     21.50%     21.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3818     21.56%     43.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1117      6.31%     49.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1649      9.31%     58.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          790      4.46%     63.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          530      2.99%     66.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          604      3.41%     69.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          456      2.58%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4936     27.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17707                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                8537920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1056671                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  215424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   38912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                79423                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       904016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        904016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       904016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       152079                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1056671                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data        79423                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           79423                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           72                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       113002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        23697                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     39645.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28329.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29872.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker          536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       904016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       131978                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 64610.345972732270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 108971616.650905847549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15908851.195502350107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker      2854500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   3201248250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    707878500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        11877                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  19196550.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         3779                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 455527.047445812030                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 227997432750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 11272                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           38                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              280725                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                570                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           38                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       113002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        23697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              136771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        11877                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11877                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    86.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             23104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               12                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.006708764500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           38                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3511.763158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1329.872010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8962.872451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           31     81.58%     81.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      5.26%     86.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      2.63%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      2.63%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      2.63%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      2.63%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            1      2.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            38                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  133401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    136771                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   850                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   170                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  7630                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                128121                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      136771                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 86.85                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   115856                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   3366                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  667025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    8295885000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3911981250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1410637500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           38                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               38    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            38                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    11877                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  269                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  165                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 3180                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 8263                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      11877                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                73.88                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     447                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1582343940                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                104229720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2152896840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            651.391385                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      5562000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     276900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     55241250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3236440750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4721741000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             18946560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 55391820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        21207360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               811718040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         654591600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5403868020                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           4776982250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2542140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            384333330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 22219680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2084680380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            527.317463                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     24487750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     266760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    290456500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2531992500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     610416250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4571772000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             22583520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 11806245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       972254400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               140793660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         630620640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        104548920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4374565035                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           7394190750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 631620                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       226004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       226004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        71148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        71400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port          144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total          144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 297606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port       904016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       904016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       231502                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       231658                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port          576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total          576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1136366                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              149000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               20000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               58000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           160525500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy              29000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          257562750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           66985500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             182500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            148803                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  148803    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              148803                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              136845                       # Transaction distribution
system.membus.trans_dist::ReadResp             136845                       # Transaction distribution
system.membus.trans_dist::WriteReq              11920                       # Transaction distribution
system.membus.trans_dist::WriteResp             11920                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                 9                       # Transaction distribution
system.membus.trans_dist::SoftPFResp                9                       # Transaction distribution
system.membus.trans_dist::MessageReq               29                       # Transaction distribution
system.membus.trans_dist::MessageResp              29                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     19049                       # Number of branches fetched
system.switch_cpus.committedInsts               86136                       # Number of instructions committed
system.switch_cpus.committedOps                169467                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               23716                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    18                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               11887                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8295885000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              113002                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 16591770                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           16591770                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        80888                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        49425                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        11457                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          17082                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 17082                       # number of float instructions
system.switch_cpus.num_fp_register_reads        28751                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        15614                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                5660                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        156200                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               156200                       # number of integer instructions
system.switch_cpus.num_int_register_reads       301140                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       126604                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               23786                       # Number of load instructions
system.switch_cpus.num_mem_refs                 35706                       # number of memory refs
system.switch_cpus.num_store_insts              11920                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           722      0.43%      0.43% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            123379     72.80%     73.23% # Class of executed instruction
system.switch_cpus.op_class::IntMult               69      0.04%     73.27% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.01%     73.28% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            1804      1.06%     74.34% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     74.34% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     74.34% # Class of executed instruction
system.switch_cpus.op_class::FloatMult            400      0.24%     74.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     74.58% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     74.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     74.58% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            200      0.12%     74.69% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     74.69% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     74.69% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1026      0.61%     75.30% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     75.30% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.01%     75.31% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             668      0.39%     75.70% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     75.70% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     75.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     75.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         2715      1.60%     77.31% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     77.31% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          606      0.36%     77.66% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv          526      0.31%     77.97% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     77.97% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1623      0.96%     78.93% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     78.93% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     78.93% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     78.93% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     78.93% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     78.93% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     78.93% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     78.93% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     78.93% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     78.93% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     78.93% # Class of executed instruction
system.switch_cpus.op_class::MemRead            20373     12.02%     90.95% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           10903      6.43%     97.39% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         3413      2.01%     99.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         1017      0.60%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             169476                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON   8295885000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353580476930000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              138485339                       # Simulator instruction rate (inst/s)
host_mem_usage                                 994260                       # Number of bytes of host memory used
host_op_rate                                254377425                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.57                       # Real time elapsed on the host
host_tick_rate                            18260440506                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78429475                       # Number of instructions simulated
sim_ops                                     144080722                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010343                       # Number of seconds simulated
sim_ticks                                 10343095000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    10343095000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                58000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              149000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              199000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               29000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   83                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  83                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  33                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 33                       # Transaction distribution
system.iobus.trans_dist::MessageReq                29                       # Transaction distribution
system.iobus.trans_dist::MessageResp               29                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      55518.49                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29537.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    139803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     25765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10787.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1021.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    108132430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        108132430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    108132430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     18759375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126891806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    108132430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     28408131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            136540562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data      9648756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9648756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        22140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    478.586450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   299.632240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.436480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4363     19.71%     19.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5361     24.21%     43.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1260      5.69%     49.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2315     10.46%     60.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          856      3.87%     63.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          666      3.01%     66.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          756      3.41%     70.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          473      2.14%     72.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6090     27.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22140                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               10565632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1312454                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  375872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   30720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                99798                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1118424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1118424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      1118424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       194030                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1312454                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data        99798                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           99798                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       139803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        31158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28392.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29109.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1118424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       159106                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 108132430.379881456494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15382823.033144334331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   3969385750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    906980250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        15339                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  17094505.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         2961                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 286277.946784787346                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 262212620250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 14859                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           30                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              348096                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                452                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           30                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       139803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        31158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              170961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        15339                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15339                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    86.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             42462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             47522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               14                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.008045713750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           30                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5502.933333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1542.126827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13397.114643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           24     80.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      6.67%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      3.33%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            1      3.33%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      3.33%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      3.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            30                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  165084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    170961                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   759                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   161                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 12237                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                157804                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      170961                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 86.66                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   143071                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   5873                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  825440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   10343095000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              4876366000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1780966000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           30                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               30    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            30                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    15339                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  242                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  156                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 5071                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 9870                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      15339                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                74.79                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     359                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1996935720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                134696100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2666067840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            653.432300                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      7248000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     345540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     50674250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4092784000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5846848750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             25545120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 71596470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19463520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1025403960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         816856560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6758512350                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           5897523000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                1947060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            428095080                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 23369220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2849767440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            532.383629                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     35823500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     338260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    190280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2886840500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     642310500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   6249580500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             29797440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 12424830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1108526880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               153324360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         799646640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        100923300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5506494450                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           9326670750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 558540                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       279606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       279606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        92994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        93246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      1118424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      1118424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       293828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       293984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1412524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              149000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               20000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               58000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           201639500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy              29000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          318801250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           87264750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            186455                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  186455    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              186455                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              171044                       # Transaction distribution
system.membus.trans_dist::ReadResp             171044                       # Transaction distribution
system.membus.trans_dist::WriteReq              15382                       # Transaction distribution
system.membus.trans_dist::WriteResp             15382                       # Transaction distribution
system.membus.trans_dist::MessageReq               29                       # Transaction distribution
system.membus.trans_dist::MessageResp              29                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     24472                       # Number of branches fetched
system.switch_cpus.committedInsts              106959                       # Number of instructions committed
system.switch_cpus.committedOps                211748                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               31159                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               15349                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  10343095000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              139803                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 20686190                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           20686190                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       105475                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        62661                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        14547                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          20633                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 20633                       # number of float instructions
system.switch_cpus.num_fp_register_reads        33166                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        18795                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                7772                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        196910                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               196910                       # number of integer instructions
system.switch_cpus.num_int_register_reads       378479                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       158396                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               31238                       # Number of load instructions
system.switch_cpus.num_mem_refs                 46620                       # number of memory refs
system.switch_cpus.num_store_insts              15382                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           704      0.33%      0.33% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            152912     72.21%     72.55% # Class of executed instruction
system.switch_cpus.op_class::IntMult               56      0.03%     72.57% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.01%     72.58% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            2204      1.04%     73.62% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     73.62% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     73.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMult            800      0.38%     74.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     74.00% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     74.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     74.00% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            200      0.09%     74.09% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     74.09% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     74.09% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1026      0.48%     74.58% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     74.58% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.01%     74.59% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            1044      0.49%     75.08% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     75.08% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     75.08% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     75.08% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         2732      1.29%     76.37% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     76.37% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     76.37% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         1007      0.48%     76.84% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv          902      0.43%     77.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     77.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1509      0.71%     77.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     77.98% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     77.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus.op_class::MemRead            26730     12.62%     90.61% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           13965      6.60%     97.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         4508      2.13%     99.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         1417      0.67%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             211748                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  10343095000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353595089808000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               95802530                       # Simulator instruction rate (inst/s)
host_mem_usage                                 994260                       # Number of bytes of host memory used
host_op_rate                                176014075                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.82                       # Real time elapsed on the host
host_tick_rate                            17813896763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78580901                       # Number of instructions simulated
sim_ops                                     144383100                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014613                       # Number of seconds simulated
sim_ticks                                 14612878000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    14612878000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                58000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              149000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              199000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               29000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   83                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  83                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  33                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 33                       # Transaction distribution
system.iobus.trans_dist::MessageReq                29                       # Transaction distribution
system.iobus.trans_dist::MessageResp               29                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54962.08                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29470.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    197131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     35986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10720.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1018.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      28.99                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107921793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107921793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107921793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19424579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127346372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107921793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     29389693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137311486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data      9965114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9965114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        31488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    473.815041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   296.664838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.650312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6026     19.14%     19.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8390     26.65%     45.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1245      3.95%     49.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3664     11.64%     61.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          982      3.12%     64.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          835      2.65%     67.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1001      3.18%     70.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          739      2.35%     72.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8606     27.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31488                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               14882112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1860897                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  685760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   37248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               145619                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1577048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1577048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      1577048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       283849                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1860897                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       145619                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          145619                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       197131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        46117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28394.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27219.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1577048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       225122                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107921793.366098046303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15405726.373682172969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   5597504250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1255274500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        22624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  18691275.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         3659                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 250395.575738057902                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 422871414500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 22040                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           36                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              491351                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                546                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           36                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       197131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        46117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              243248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        22624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22624                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    86.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             74029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             59291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               16                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015646277750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    6459.083333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1500.281055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  16710.050360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           29     80.56%     80.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      5.56%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            2      5.56%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            2      5.56%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      2.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  232529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    243248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   786                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   175                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 19632                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                222655                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      243248                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 86.52                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   201188                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  10715                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1162665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   14612878000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              6852778750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2492785000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.166667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.142163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35     97.22%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      2.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            36                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    22624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  263                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  170                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 8128                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                14063                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      22624                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                74.66                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     436                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           2852276580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                195935880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3734185140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            654.982927                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     10764000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     487760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     67786000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5858048750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   8188519250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             38820960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                104134800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        26030400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1464356880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1153064640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             9571185600                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           8255778000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2380320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            564172320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 28909860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3847211010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            527.228725                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     43194750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     478140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    259505750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4579740500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     815015000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8437282000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             37937280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 15362160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1758616800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               195928740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1130322960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        124867020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             7704329040                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          13276498000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 657720                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       394262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       394262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       137482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       137738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 532058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      1577048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      1577048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       429468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       429632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2006796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              149000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               24000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               58000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           288496500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              29000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          449539750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy          128374500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            266029                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  266029    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              266029                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              243331                       # Transaction distribution
system.membus.trans_dist::ReadResp             243331                       # Transaction distribution
system.membus.trans_dist::WriteReq              22669                       # Transaction distribution
system.membus.trans_dist::WriteResp             22669                       # Transaction distribution
system.membus.trans_dist::MessageReq               29                       # Transaction distribution
system.membus.trans_dist::MessageResp              29                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     35419                       # Number of branches fetched
system.switch_cpus.committedInsts              151426                       # Number of instructions committed
system.switch_cpus.committedOps                302378                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               46118                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               22636                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  14612878000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              197131                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29225756                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           29225756                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       155273                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        91486                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        20899                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          27193                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 27193                       # number of float instructions
system.switch_cpus.num_fp_register_reads        42684                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        24755                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               11612                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        283818                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               283818                       # number of integer instructions
system.switch_cpus.num_int_register_reads       544870                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       227145                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               46197                       # Number of load instructions
system.switch_cpus.num_mem_refs                 68866                       # number of memory refs
system.switch_cpus.num_store_insts              22669                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           754      0.25%      0.25% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            217642     71.98%     72.23% # Class of executed instruction
system.switch_cpus.op_class::IntMult               85      0.03%     72.25% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            2804      0.93%     73.19% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     73.19% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     73.19% # Class of executed instruction
system.switch_cpus.op_class::FloatMult           1400      0.46%     73.65% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     73.65% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            200      0.07%     73.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     73.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     73.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1026      0.34%     74.05% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     74.05% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.01%     74.06% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            1643      0.54%     74.60% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     74.60% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     74.60% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     74.60% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     74.60% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     74.60% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         3028      1.00%     75.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     75.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     75.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         1608      0.53%     76.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         1501      0.50%     76.63% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     76.63% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1789      0.59%     77.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     77.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead            39900     13.20%     90.42% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           20652      6.83%     97.25% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         6297      2.08%     99.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         2017      0.67%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             302378                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  14612878000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353615134528000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               72446236                       # Simulator instruction rate (inst/s)
host_mem_usage                                 995284                       # Number of bytes of host memory used
host_op_rate                                133135984                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.09                       # Real time elapsed on the host
host_tick_rate                            18430193287                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78787503                       # Number of instructions simulated
sim_ops                                     144797009                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020045                       # Number of seconds simulated
sim_ticks                                 20044720000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    20044720000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   86                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  86                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.trans_dist::MessageReq                30                       # Transaction distribution
system.iobus.trans_dist::MessageResp               30                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54598.13                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29461.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    268942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     49772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10711.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1015.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107336795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107336795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker         3193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker         6386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107336795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20055755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127402129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker         3193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker         6386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107336795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     30305736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137652110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10249981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10249981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        43969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    463.957425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   289.196136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.566137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7892     17.95%     17.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13372     30.41%     48.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2119      4.82%     53.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3906      8.88%     62.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1398      3.18%     65.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1074      2.44%     67.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1319      3.00%     70.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          738      1.68%     72.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12151     27.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43969                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               20352192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2553740                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 1085696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   47104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               205458                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      2151536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2151536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      2151536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       402012                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2553740                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       205458                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          205458                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       268942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        66001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     43656.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     72734.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28443.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26023.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker          120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      2151536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       308980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 3192.860763333187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 5986.613931249726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107336794.926544249058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15414533.103979503736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       349250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker      1163750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   7649641750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1717544250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        32165                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15762987.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         4661                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 232530.062779624772                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 507016502000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 31431                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           46                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              673193                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                691                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           46                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       268942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        66001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              334967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        32165                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              32165                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    86.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            116272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             62036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             71777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               22                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.016013410500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           46                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    6913.239130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1648.479814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  16094.265574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           35     76.09%     76.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            3      6.52%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      2.17%     84.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      2.17%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      2.17%     89.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      2.17%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            1      2.17%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            3      6.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            46                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  317999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    334967                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1037                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   189                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 29399                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                304342                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      334967                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 86.23                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   274211                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  16964                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1590015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   20044720000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              9368699000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   3406142750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           46                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               46    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            46                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    32165                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  282                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  184                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                12196                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                19503                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      32165                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                76.43                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     561                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           3961237800                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                278595660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5076405180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            656.767083                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     14814000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     669500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     86861000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    8139653500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11133891500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             53166720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                148084695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        33359040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2028174120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1582698000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            13164712275                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          11220752500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2991060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            730071960                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 35328720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5419206600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            524.225187                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     43854000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     654160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    424309000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6015718500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1022219750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11884458750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             45474720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 18777660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2310052800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               242367300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1546434240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        158946420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10507947090                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          18324456000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 850860                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       537884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       537884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       196332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       196598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_ctrls.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 734590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      2151536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      2151536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           52                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       607470                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       607642                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_ctrls.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2759490                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               26000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           399297500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          613547250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy          182816750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy              40250                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy              20750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            367295                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  367295    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              367295                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              334850                       # Transaction distribution
system.membus.trans_dist::ReadResp             334850                       # Transaction distribution
system.membus.trans_dist::WriteReq              32212                       # Transaction distribution
system.membus.trans_dist::WriteResp             32212                       # Transaction distribution
system.membus.trans_dist::SoftPFReq               203                       # Transaction distribution
system.membus.trans_dist::SoftPFResp              203                       # Transaction distribution
system.membus.trans_dist::MessageReq               30                       # Transaction distribution
system.membus.trans_dist::MessageResp              30                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     48433                       # Number of branches fetched
system.switch_cpus.committedInsts              206602                       # Number of instructions committed
system.switch_cpus.committedOps                413909                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               66004                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     2                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               32178                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  20044720000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              268946                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 40089440                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           40089440                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       212761                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       123499                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        27969                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          36673                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 36673                       # number of float instructions
system.switch_cpus.num_fp_register_reads        56977                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        33396                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               16662                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        389294                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               389294                       # number of integer instructions
system.switch_cpus.num_int_register_reads       753959                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       310072                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               66085                       # Number of load instructions
system.switch_cpus.num_mem_refs                 98296                       # number of memory refs
system.switch_cpus.num_store_insts              32211                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1415      0.34%      0.34% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            293928     71.01%     71.35% # Class of executed instruction
system.switch_cpus.op_class::IntMult              101      0.02%     71.38% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     71.38% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            3604      0.87%     72.25% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     72.25% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     72.25% # Class of executed instruction
system.switch_cpus.op_class::FloatMult           2200      0.53%     72.78% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     72.78% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     72.78% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     72.78% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            200      0.05%     72.83% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     72.83% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     72.83% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1060      0.26%     73.09% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     73.09% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     73.09% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            2443      0.59%     73.68% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     73.68% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     73.68% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     73.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         3655      0.88%     74.57% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            1      0.00%     74.57% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         2420      0.58%     75.15% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         2300      0.56%     75.71% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     75.71% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         2255      0.54%     76.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     76.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     76.25% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     76.25% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     76.25% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     76.25% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     76.25% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     76.25% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     76.25% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     76.25% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     76.25% # Class of executed instruction
system.switch_cpus.op_class::MemRead            57321     13.85%     90.10% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           29368      7.10%     97.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         8764      2.12%     99.31% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         2843      0.69%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             413910                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  20044720000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353642891987000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               51285388                       # Simulator instruction rate (inst/s)
host_mem_usage                                 995284                       # Number of bytes of host memory used
host_op_rate                                 94282741                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.54                       # Real time elapsed on the host
host_tick_rate                            18002488387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    79071760                       # Number of instructions simulated
sim_ops                                     145370182                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027757                       # Number of seconds simulated
sim_ticks                                 27757459000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    27757459000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   86                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  86                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.trans_dist::MessageReq                30                       # Transaction distribution
system.iobus.trans_dist::MessageResp               30                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54542.11                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29526.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    368894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     71506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10776.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1013.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         1.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.51                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106319242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106319242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106319242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20499787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126819029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106319242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     30931578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137250820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10431791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10431791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        61380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.197393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   287.061626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.435443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10676     17.39%     17.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20082     32.72%     50.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2454      4.00%     54.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5053      8.23%     62.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1927      3.14%     65.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1754      2.86%     68.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1768      2.88%     71.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          841      1.37%     72.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16825     27.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        61380                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               28134208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 3520174                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 1511424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   51392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               289560                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      2951152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2951152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      2951152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       569022                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3520174                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       289560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          289560                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       368894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        94319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28497.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26157.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      2951152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       442636                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106319241.973842054605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15946560.526307540014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  10512529250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2467110000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        45705                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  16678404.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         5111                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 184130.687178534601                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 762286494750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 44902                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           50                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              931904                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                755                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           50                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       368894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        94319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              463213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        45705                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45705                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    86.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            178557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             87970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             91872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               36                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015762645750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8791.940000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1715.419227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  19613.874111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           39     78.00%     78.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      4.00%     82.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      2.00%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      2.00%     86.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      2.00%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            5     10.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      2.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            50                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  439593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    463213                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1233                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   200                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 43923                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                417857                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      463213                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 86.08                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   378394                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  23616                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 2197985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   27757459000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             12979639250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   4737195500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.060000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.055087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.424264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               49     98.00%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            50                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    45705                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  294                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  195                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                18213                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                27003                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      45705                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                77.96                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     626                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           5535651330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                394706340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6978708930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            658.063706                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     19248000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     926900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF       694750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    116253250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11388283750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  15306079250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             75557760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                209791395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        44630880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2832045300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2191191600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     719040.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            18266176335                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          15423027250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                3173760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            950723520                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 43546860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      7996853760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            527.781295                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     59094000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     916500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    273823750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7699759250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1271253500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  17537028500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             61568160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 23145705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2956765920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               306677280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2166606000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        142289220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            14649867645                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          25510581250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1017900                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       737788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       737788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       280048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       280318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1018166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      2951152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      2951152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       858582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       858762                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3810034                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               30000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           554623500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          841789750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          260999000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            509083                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  509083    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              509083                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              462899                       # Transaction distribution
system.membus.trans_dist::ReadResp             462899                       # Transaction distribution
system.membus.trans_dist::WriteReq              45754                       # Transaction distribution
system.membus.trans_dist::WriteResp             45754                       # Transaction distribution
system.membus.trans_dist::SoftPFReq               400                       # Transaction distribution
system.membus.trans_dist::SoftPFResp              400                       # Transaction distribution
system.membus.trans_dist::MessageReq               30                       # Transaction distribution
system.membus.trans_dist::MessageResp              30                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     67716                       # Number of branches fetched
system.switch_cpus.committedInsts              284257                       # Number of instructions committed
system.switch_cpus.committedOps                573173                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               94320                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               45720                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27757459000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              368894                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 55514918                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           55514918                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       299190                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       171074                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        38722                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          49013                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 49013                       # number of float instructions
system.switch_cpus.num_fp_register_reads        74267                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        44580                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               24002                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        542289                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               542289                       # number of integer instructions
system.switch_cpus.num_int_register_reads      1053371                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       430355                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               94402                       # Number of load instructions
system.switch_cpus.num_mem_refs                140156                       # number of memory refs
system.switch_cpus.num_store_insts              45754                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1324      0.23%      0.23% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            404644     70.60%     70.83% # Class of executed instruction
system.switch_cpus.op_class::IntMult              131      0.02%     70.85% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            4804      0.84%     71.69% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.69% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.69% # Class of executed instruction
system.switch_cpus.op_class::FloatMult           3400      0.59%     72.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     72.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     72.28% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            200      0.03%     72.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     72.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     72.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1026      0.18%     72.50% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     72.50% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     72.50% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            3642      0.64%     73.14% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         3955      0.69%     73.83% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         3604      0.63%     74.46% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         3500      0.61%     75.07% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         2755      0.48%     75.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     75.55% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     75.55% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus.op_class::MemRead            82130     14.33%     89.88% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           41737      7.28%     97.16% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        12272      2.14%     99.30% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         4017      0.70%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             573173                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  27757459000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353682471913000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               37189755                       # Simulator instruction rate (inst/s)
host_mem_usage                                 995284                       # Number of bytes of host memory used
host_op_rate                                 68405115                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.14                       # Real time elapsed on the host
host_tick_rate                            18519448279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    79479313                       # Number of instructions simulated
sim_ops                                     146194978                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039580                       # Number of seconds simulated
sim_ticks                                 39579926000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    39579926000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   86                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  86                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.trans_dist::MessageReq                30                       # Transaction distribution
system.iobus.trans_dist::MessageResp               30                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54063.33                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29438.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    527907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     98447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10688.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1010.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         1.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      28.32                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106701968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106701968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106701968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20880155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127582123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106701968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31478735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138180703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10598580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10598580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        87957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    455.746331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   282.672579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.399928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15011     17.07%     17.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31165     35.43%     52.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2441      2.78%     55.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6619      7.53%     62.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2095      2.38%     65.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2196      2.50%     67.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2900      3.30%     70.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1440      1.64%     72.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24090     27.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        87957                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               40013952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 5049691                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 2582528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   72704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               419491                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      4223256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4223256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      4223256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       826435                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5049691                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       419491                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          419491                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       527907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       137663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28471.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24517.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      4223256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       617655                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106701968.063305616379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15605259.090176165104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  15030506500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3375088000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        66533                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  16825927.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         7387                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 186635.012910332356                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 1119479440000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 65397                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           71                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1326908                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1067                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           71                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       527907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       137663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              665570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        66533                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              66533                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    85.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            272680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            127587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            118568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               44                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.008286834500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           71                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8805.887324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1592.734950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  19688.608448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           55     77.46%     77.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            5      7.04%     84.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      1.41%     85.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      1.41%     87.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            3      4.23%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            6      8.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            71                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  625214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    665570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1472                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   221                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 65808                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                598069                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      665570                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 85.97                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   537508                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  40352                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3126090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   39579926000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             18405594500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   6682757000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           71                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               71    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            71                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    66533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  327                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  216                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                27297                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                38693                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      66533                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                78.17                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     888                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           7941307830                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                571892580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      9908917050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            658.855972                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     25896000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1321580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    143413750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   16359247250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  21729789000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            111872640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                303964320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        55050720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              4055698500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3124215120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            26077470600                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          21873202750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                4551840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1286585760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 56127540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     10962912600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            522.905304                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     90517500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1293760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    773872000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  11710901500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1669075000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  24041800000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             89052480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 29832495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4496996160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               408358020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3058448640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        306738060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            20696553255                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          36526543250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1378080                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      1055814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      1055814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       408392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       408668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1464542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      4223256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      4223256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      1245926                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      1246118                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5469494                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               36000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           798636500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1204740500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          379048000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            732271                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  732271    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              732271                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              665056                       # Transaction distribution
system.membus.trans_dist::ReadResp             665056                       # Transaction distribution
system.membus.trans_dist::WriteReq              66585                       # Transaction distribution
system.membus.trans_dist::WriteResp             66585                       # Transaction distribution
system.membus.trans_dist::SoftPFReq               600                       # Transaction distribution
system.membus.trans_dist::SoftPFResp              600                       # Transaction distribution
system.membus.trans_dist::MessageReq               30                       # Transaction distribution
system.membus.trans_dist::MessageResp              30                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     97801                       # Number of branches fetched
system.switch_cpus.committedInsts              407553                       # Number of instructions committed
system.switch_cpus.committedOps                824796                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              137664                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               66551                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  39579926000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              527907                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 79159852                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           79159852                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       435475                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       248475                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        55863                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          68923                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 68923                       # number of float instructions
system.switch_cpus.num_fp_register_reads       103342                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        62685                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               35162                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        782738                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               782738                       # number of integer instructions
system.switch_cpus.num_int_register_reads      1519892                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       619982                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              137746                       # Number of load instructions
system.switch_cpus.num_mem_refs                204331                       # number of memory refs
system.switch_cpus.num_store_insts              66585                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1496      0.18%      0.18% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            580993     70.44%     70.62% # Class of executed instruction
system.switch_cpus.op_class::IntMult              182      0.02%     70.64% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     70.65% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            6604      0.80%     71.45% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.45% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMult           5200      0.63%     72.08% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     72.08% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     72.08% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            200      0.02%     72.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     72.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     72.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1026      0.12%     72.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     72.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     72.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            5442      0.66%     72.89% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.89% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.89% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         4918      0.60%     73.48% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     73.48% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     73.48% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         5409      0.66%     74.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         5300      0.64%     74.78% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.78% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         3663      0.44%     75.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     75.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     75.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead           120066     14.56%     89.78% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           60768      7.37%     97.15% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        17680      2.14%     99.29% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         5817      0.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             824796                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  39579926000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353740675779000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               25326738                       # Simulator instruction rate (inst/s)
host_mem_usage                                 995284                       # Number of bytes of host memory used
host_op_rate                                 46620831                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.16                       # Real time elapsed on the host
host_tick_rate                            18408312505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    80076720                       # Number of instructions simulated
sim_ops                                     147406227                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058204                       # Number of seconds simulated
sim_ticks                                 58203866000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    58203866000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   86                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  86                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.trans_dist::MessageReq                30                       # Transaction distribution
system.iobus.trans_dist::MessageResp               30                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54011.69                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29474.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    773044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    146953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10724.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1009.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         1.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      28.68                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106253286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106253286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker         1512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106253286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     21062329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127317127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker         1512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106253286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31801272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138056070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10738943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10738943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       129278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    455.454076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   285.191500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.709058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20285     15.69%     15.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        47103     36.44%     52.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4428      3.43%     55.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9522      7.37%     62.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3155      2.44%     65.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3542      2.74%     68.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3751      2.90%     71.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2123      1.64%     72.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35369     27.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       129278                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               58773248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 7410349                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 3835264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  107072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               625048                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      6184352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6184352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           88                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      6184352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1225909                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7410349                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       625048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          625048                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           11                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       773044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       205203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     61840.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28573.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24261.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           80                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      6184352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       908606                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 1374.479145423089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106253285.649444654584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15610749.980078643188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       680250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  22088565250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4978476500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        99358                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  16775391.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        11155                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 191653.935839932004                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 1666769305250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 97683                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          104                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1950708                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1570                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          104                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       773044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       205203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              978258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        99358                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              99358                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    85.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            418993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            189350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            164089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               68                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015999030750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8830.057692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1715.069433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  18405.681026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           76     73.08%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      1.92%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            6      5.77%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            5      4.81%     85.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575            2      1.92%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            2      1.92%     89.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            4      3.85%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            3      2.88%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.96%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            3      2.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  918328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    978258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  2136                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   250                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 99814                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                876058                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      978258                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 85.96                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   789403                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  59926                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 4591660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   58203866000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             27067722000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   9848997000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.086538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.079084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.523442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              101     97.12%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.96%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.96%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    99358                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  375                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  245                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                41430                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                57308                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      99358                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                79.16                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    1326                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          11696340720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                847139580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     14530156140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            659.551976                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     41892000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1943500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF        55250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    206343000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   24148393500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  31863682250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            185192160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                450265365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        79222080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              5995893540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4594434000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     2458560.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            38388474855                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          32069534250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                6926940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1832031870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 75891060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     16657642380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            524.340924                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    129618000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1912040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    863790750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  16456987750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2311687250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  36529742250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            127828800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 40344645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      6319439520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               560996940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4520062560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        381381060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            30518668875                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          53850490500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1806120                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      1546088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      1546088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       609122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       609406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2155576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      6184352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      6184352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      1850957                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      1851165                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           88                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           88                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8035725                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               44000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          1176974500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1764200750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          564927500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy              27750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1077788                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1077788    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1077788                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              977143                       # Transaction distribution
system.membus.trans_dist::ReadResp             977143                       # Transaction distribution
system.membus.trans_dist::WriteReq              99414                       # Transaction distribution
system.membus.trans_dist::WriteResp             99414                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              1201                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             1201                       # Transaction distribution
system.membus.trans_dist::MessageReq               30                       # Transaction distribution
system.membus.trans_dist::MessageResp              30                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    144029                       # Number of branches fetched
system.switch_cpus.committedInsts              597407                       # Number of instructions committed
system.switch_cpus.committedOps               1211249                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              205204                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               99383                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  58203866000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              773044                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                116407732                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          116407732                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       644348                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       365277                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        82043                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          99767                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 99767                       # number of float instructions
system.switch_cpus.num_fp_register_reads       148241                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        90728                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               52484                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       1152338                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              1152338                       # number of integer instructions
system.switch_cpus.num_int_register_reads      2242292                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       910674                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              205286                       # Number of load instructions
system.switch_cpus.num_mem_refs                304700                       # number of memory refs
system.switch_cpus.num_store_insts              99414                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1611      0.13%      0.13% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            850066     70.18%     70.31% # Class of executed instruction
system.switch_cpus.op_class::IntMult              255      0.02%     70.33% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     70.34% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            9404      0.78%     71.11% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.11% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.11% # Class of executed instruction
system.switch_cpus.op_class::FloatMult           8000      0.66%     71.77% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.77% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.77% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.77% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            200      0.02%     71.79% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.79% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.79% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1026      0.08%     71.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.88% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            8242      0.68%     72.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         6335      0.52%     73.08% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     73.08% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     73.08% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         8210      0.68%     73.76% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         8100      0.67%     74.43% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         5069      0.42%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::MemRead           179200     14.79%     89.64% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           90797      7.50%     97.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        26086      2.15%     99.29% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         8617      0.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            1211250                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  58203866000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353827091071000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               17253885                       # Simulator instruction rate (inst/s)
host_mem_usage                                 995284                       # Number of bytes of host memory used
host_op_rate                                 31796981                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.69                       # Real time elapsed on the host
host_tick_rate                            18415149332                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    80964693                       # Number of instructions simulated
sim_ops                                     149210673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086415                       # Number of seconds simulated
sim_ticks                                 86415292000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    86415292000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   86                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  86                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.trans_dist::MessageReq                30                       # Transaction distribution
system.iobus.trans_dist::MessageResp               30                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53914.20                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29378.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   1148012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    220317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10628.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1011.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.29                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106278597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106278597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker         1111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106278597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     21183068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127462776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker         1111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106278597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31900326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138180034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10717258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10717258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       190961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.596677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   287.991240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.962511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29178     15.28%     15.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        70741     37.04%     52.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4683      2.45%     54.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15402      8.07%     62.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4007      2.10%     64.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4972      2.60%     67.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6652      3.48%     71.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2756      1.44%     72.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52570     27.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       190961                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               87400064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                11014733                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 5726848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  173632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               926135                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      9184096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9184096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           96                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      9184096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1830541                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11014733                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       926135                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          926135                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      1148012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       307084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     46520.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28533.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23974.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           96                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      9184096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1361094                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 1110.914489532709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106278597.079785361886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15750615.064750345424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       558250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  32757319000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7362262500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       147722                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15939110.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        18322                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 212022.659137690585                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 2354557256500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                145007                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          169                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             2900472                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2546                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          169                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      1148012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       307084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1455108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       147722                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             147722                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    86.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            638778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            281729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            238000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            75092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              175                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.013274613750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8079.810651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2383.206927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13778.902796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           99     58.58%     58.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            6      3.55%     62.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            3      1.78%     63.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           16      9.47%     73.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            8      4.73%     78.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287           16      9.47%     87.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            1      0.59%     88.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            1      0.59%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            1      0.59%     89.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            2      1.18%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            2      1.18%     91.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            3      1.78%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            5      2.96%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      0.59%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            1      0.59%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            2      1.18%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 1365622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   1455108                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  2852                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   308                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                151078                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               1300870                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     1455108                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 86.05                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  1175176                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  89482                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 6828130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   86415292000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             40120139750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  14514652250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.053254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.048621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.412027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              166     98.22%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.59%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.59%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   147722                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  461                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  303                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                62649                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                84309                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     147722                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                81.07                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    2201                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          17431562160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1256261580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     21534729390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            659.927555                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     52914000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2885480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    253238750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   35990651250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  47233008000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            272528160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                667718865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        97224480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              8935581480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6821274720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            57027832395                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          47485727500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               10951560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2663449830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                107207100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     24442234410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            517.369138                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    155908500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2772120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3301567250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  23217144500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3366108500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  53602443250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            174216960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 56978130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      8915556000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               814988160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6553291680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        977412600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            44708605170                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          80121124750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                3210300                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      2296024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      2296024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       909612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       909912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3206020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      9184096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      9184096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      2756676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      2756916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11941228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          1750552500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2619971000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          843742500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy              31750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1603010                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1603010    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1603010                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             1453394                       # Transaction distribution
system.membus.trans_dist::ReadResp            1453394                       # Transaction distribution
system.membus.trans_dist::WriteReq             147786                       # Transaction distribution
system.membus.trans_dist::WriteResp            147786                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              1800                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             1800                       # Transaction distribution
system.membus.trans_dist::MessageReq               30                       # Transaction distribution
system.membus.trans_dist::MessageResp              30                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    215493                       # Number of branches fetched
system.switch_cpus.committedInsts              887973                       # Number of instructions committed
system.switch_cpus.committedOps               1804446                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              307088                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     3                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              147752                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  86415292000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             1148012                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                172830584                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          172830584                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       966724                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       548122                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       122652                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         145924                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                145924                       # number of float instructions
system.switch_cpus.num_fp_register_reads       215333                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       132687                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               78624                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       1719896                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              1719896                       # number of integer instructions
system.switch_cpus.num_int_register_reads      3340969                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      1358656                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              307167                       # Number of load instructions
system.switch_cpus.num_mem_refs                454953                       # number of memory refs
system.switch_cpus.num_store_insts             147786                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          2090      0.12%      0.12% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           1267227     70.23%     70.34% # Class of executed instruction
system.switch_cpus.op_class::IntMult              388      0.02%     70.37% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     70.37% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           13604      0.75%     71.12% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.12% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMult          12200      0.68%     71.80% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.80% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.80% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            200      0.01%     71.81% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.81% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.81% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1026      0.06%     71.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           12442      0.69%     72.55% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.55% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.55% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.55% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         8410      0.47%     73.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     73.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     73.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        12408      0.69%     73.71% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        12300      0.68%     74.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         7166      0.40%     74.79% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.79% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.79% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus.op_class::MemRead           268484     14.88%     89.67% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          134969      7.48%     97.15% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        38683      2.14%     99.29% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        12817      0.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            1804446                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  86415292000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353955755649000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               11733996                       # Simulator instruction rate (inst/s)
host_mem_usage                                 995284                       # Number of bytes of host memory used
host_op_rate                                 21660647                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.01                       # Real time elapsed on the host
host_tick_rate                            18347330645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    82286247                       # Number of instructions simulated
sim_ops                                     151899593                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.128665                       # Number of seconds simulated
sim_ticks                                128664578000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   128664578000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   86                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  86                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.trans_dist::MessageReq                30                       # Transaction distribution
system.iobus.trans_dist::MessageResp               30                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53827.61                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29343.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   1708052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    330453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10593.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1011.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.61                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106201848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106201848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker          746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106201848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     21349722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127552317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker          746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106201848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     32126729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138329323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10777007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10777007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       286210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    455.837378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   285.537963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.404457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        43339     15.14%     15.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       107925     37.71%     52.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7561      2.64%     55.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21239      7.42%     62.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6665      2.33%     65.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7122      2.49%     67.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9163      3.20%     70.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4760      1.66%     72.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        78436     27.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       286210                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              130140608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                16411465                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 8682496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  324608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1386619                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     13664416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13664416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           96                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     13664416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      2746953                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16411465                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      1386619                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1386619                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      1708052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       461047                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     38000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28514.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23780.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           96                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     13664416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      2037803                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 746.126101622157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106201848.343994095922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15838104.252749346197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       456000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  48703814000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10963921500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       221197                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  16010468.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        34932                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 271496.635227762512                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 3541467624750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                216127                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          316                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             4319942                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4759                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          316                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      1708052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       461047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2169111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       221197                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             221197                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    85.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            963804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            418491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             74181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            339369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           120223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              374                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.008851117750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    6435.395570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2473.046483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8951.861377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          163     51.58%     51.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            9      2.85%     54.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            5      1.58%     56.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           35     11.08%     67.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239           38     12.03%     79.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287           40     12.66%     91.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            3      0.95%     92.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.32%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.32%     93.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            1      0.32%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575            2      0.63%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623            1      0.32%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            1      0.32%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            1      0.32%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            2      0.63%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            4      1.27%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      0.32%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            4      1.27%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            4      1.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 2033443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   2169111                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  4296                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   422                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                227203                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               1937190                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     2169111                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 85.97                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  1748114                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                 135664                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                10167235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  128664578000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             59668191500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  21541060250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.050633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.046660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.378761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              310     98.10%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      0.95%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.63%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   221197                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  621                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  408                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                94040                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               126128                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     221197                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                82.72                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    4194                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          25846984590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1881789840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     32091648660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            659.650386                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     88896000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4296240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      6388500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    477947250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   53417871250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  70377235000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            430441920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               1000187430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       183513600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             13257666240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10156311360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          4520400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            84873638490                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          70860992500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               20149200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4045078530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                161756700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     36193789890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            514.855397                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    188798000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4087980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6150968500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  33644088000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5219842750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  79372900750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            240546720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 85979520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     12919226400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              1261145340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         9663984720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1665707220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            66243652410                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         119167927000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                6326640                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      3416104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      3416104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      1364488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      1364808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4780996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     13664416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     13664416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      4133572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      4133852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17798484                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               80000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          2611505500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         3898064000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy         1266034500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2390498                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2390498    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2390498                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             2166197                       # Transaction distribution
system.membus.trans_dist::ReadResp            2166197                       # Transaction distribution
system.membus.trans_dist::WriteReq             221271                       # Transaction distribution
system.membus.trans_dist::WriteResp            221271                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              3000                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             3000                       # Transaction distribution
system.membus.trans_dist::MessageReq               30                       # Transaction distribution
system.membus.trans_dist::MessageResp              30                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    321621                       # Number of branches fetched
system.switch_cpus.committedInsts             1321554                       # Number of instructions committed
system.switch_cpus.committedOps               2688920                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              461051                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     3                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              221237                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 128664578000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             1708052                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                257329156                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          257329156                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      1444058                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       815921                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       182996                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         214046                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                214046                       # number of float instructions
system.switch_cpus.num_fp_register_reads       314355                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       194611                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              117788                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       2566892                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              2566892                       # number of integer instructions
system.switch_cpus.num_int_register_reads      4991976                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      2027465                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              461130                       # Number of load instructions
system.switch_cpus.num_mem_refs                682400                       # number of memory refs
system.switch_cpus.num_store_insts             221270                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          2426      0.09%      0.09% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           1886092     70.14%     70.23% # Class of executed instruction
system.switch_cpus.op_class::IntMult              575      0.02%     70.25% # Class of executed instruction
system.switch_cpus.op_class::IntDiv               497      0.02%     70.27% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           19804      0.74%     71.01% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.01% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.01% # Class of executed instruction
system.switch_cpus.op_class::FloatMult          18400      0.68%     71.69% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.69% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.69% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            200      0.01%     71.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1026      0.04%     71.74% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.74% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.74% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           18642      0.69%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd        11478      0.43%     72.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        18606      0.69%     73.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        18500      0.69%     74.24% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult        10256      0.38%     74.62% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.62% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.62% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.62% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.62% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.62% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.62% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.62% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.62% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.62% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.62% # Class of executed instruction
system.switch_cpus.op_class::MemRead           403857     15.02%     89.64% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          202253      7.52%     97.16% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        57273      2.13%     99.29% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        19017      0.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            2688920                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 128664578000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               354147347107000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8074485                       # Simulator instruction rate (inst/s)
host_mem_usage                                 995284                       # Number of bytes of host memory used
host_op_rate                                 14941041                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.43                       # Real time elapsed on the host
host_tick_rate                            18361359549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    84252508                       # Number of instructions simulated
sim_ops                                     155901942                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.191591                       # Number of seconds simulated
sim_ticks                                191591458000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   191591458000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          294                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iobridge.slave           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio           26                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          150                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iobridge.slave         1032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total         1032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     1310                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                64000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              159000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy               18997                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy                38000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              244000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               82000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               32000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                  114                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 114                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  50                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 50                       # Transaction distribution
system.iobus.trans_dist::MessageReq                32                       # Transaction distribution
system.iobus.trans_dist::MessageResp               32                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53818.92                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29361.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.pc.south_bridge.ide::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples       117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   2540317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    494996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10611.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1010.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.07                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106072245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106072245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.pc.south_bridge.ide         5386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker         4885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106072245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     21383996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127466513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.pc.south_bridge.ide         5386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker         4885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106072245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     32178945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138261462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10794949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10794949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       428590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    453.274523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   283.267146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.663225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        65020     15.17%     15.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       164526     38.39%     53.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10580      2.47%     56.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30963      7.22%     63.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8750      2.04%     65.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11272      2.63%     67.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13302      3.10%     71.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7087      1.65%     72.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       117090     27.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       428590                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              193697088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                24421495                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                12988224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  571648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2068220                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     20322536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      20322536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.pc.south_bridge.ide         1032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker          936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     20322536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4096991                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24421495                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      2068220                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2068220                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.pc.south_bridge.ide           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker          117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      2540317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       689007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.pc.south_bridge.ide     79895.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     53899.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28543.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23720.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.pc.south_bridge.ide         1032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker          936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     20322536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      3040794                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.pc.south_bridge.ide 5386.461436083439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 4885.395255982655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106072244.619590505958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15871239.938056111336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.pc.south_bridge.ide      1358220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker      6306250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  72510508747                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  16343697750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       330469                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15093741.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        62397                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 325677.358747382183                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 4988013683500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                321539                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          558                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             6430600                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8380                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          558                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.pc.south_bridge.ide           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker          117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      2540317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       689007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3229458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       330469                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             330469                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    85.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0           1455279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            630045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            106898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            496677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           171289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              663                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.007869723250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5423.862007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2959.586333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4332.422109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            48      8.60%      8.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          148     26.52%     35.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           28      5.02%     40.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            8      1.43%     41.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            8      1.43%     43.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.54%     43.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            4      0.72%     44.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            5      0.90%     45.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            4      0.72%     45.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            4      0.72%     46.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            8      1.43%     48.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            9      1.61%     49.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            7      1.25%     50.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167           12      2.15%     53.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           20      3.58%     56.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           28      5.02%     61.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           13      2.33%     63.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           51      9.14%     73.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           32      5.73%     78.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239           19      3.41%     82.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751           55      9.86%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775           11      1.97%     94.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287           30      5.38%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.18%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            2      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 3026496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   3229458                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  6406                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   710                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                341489                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               2880837                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    16                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     3229458                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 85.88                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  2599248                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                 202941                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                15132585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  191591430000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             88861870967                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  32114677217                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.169334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              557     99.82%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   330469                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  836                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  550                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               141595                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               187488                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     330469                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                85.20                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    7608                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          38646531810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               2828625240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     47632083060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            660.365185                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    131735750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6397560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF         8500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    646765250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   79973578000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 104441810500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            666982080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               1503453765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       248362080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             19833127860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         15123831840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     614640.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           126520328595                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         105088333000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               36602640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5906031630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                231528780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     53428913520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            511.145954                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    242995750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6024720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  11062490750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  49521480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7571395252                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 117168376248                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            340767840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                123045285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     19015906080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              1776203520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14242438080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2856125460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            97931198505                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         177752316248                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               10022400                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::system.mem_ctrls.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::total           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      5080634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      5080634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      2038952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      2039360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7120326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::system.mem_ctrls.port         1032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::total         1032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     20322536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     20322536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      6165211                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      6165589                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port          936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total          936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26490221                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              197000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              114000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               64000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          3890396503                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              32000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy              83500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5798216253                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy         1892191250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             298750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3560163                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3560163    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3560163                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             3224753                       # Transaction distribution
system.membus.trans_dist::ReadResp            3224753                       # Transaction distribution
system.membus.trans_dist::WriteReq             330576                       # Transaction distribution
system.membus.trans_dist::WriteResp            330576                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              4802                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             4802                       # Transaction distribution
system.membus.trans_dist::MessageReq               32                       # Transaction distribution
system.membus.trans_dist::MessageResp              32                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes         1024                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            1                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    478939                       # Number of branches fetched
system.switch_cpus.committedInsts             1966261                       # Number of instructions committed
system.switch_cpus.committedOps               4002349                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              689036                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    28                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              330528                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 191591458000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             2540317                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                383182364                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          383182364                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      2153792                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1217752                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       271858                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         317544                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                317544                       # number of float instructions
system.switch_cpus.num_fp_register_reads       464973                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       288707                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              176308                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       3823353                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              3823353                       # number of integer instructions
system.switch_cpus.num_int_register_reads      7437823                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      3016946                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              689101                       # Number of load instructions
system.switch_cpus.num_mem_refs               1019677                       # number of memory refs
system.switch_cpus.num_store_insts             330576                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          2729      0.07%      0.07% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           2805655     70.10%     70.17% # Class of executed instruction
system.switch_cpus.op_class::IntMult              857      0.02%     70.19% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                49      0.00%     70.19% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           29204      0.73%     70.92% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     70.92% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     70.92% # Class of executed instruction
system.switch_cpus.op_class::FloatMult          27800      0.69%     71.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.62% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            200      0.00%     71.62% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.62% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.62% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1026      0.03%     71.65% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.65% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.65% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           28042      0.70%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd        16214      0.41%     72.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        28008      0.70%     73.45% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        27900      0.70%     74.15% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.15% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult        14970      0.37%     74.52% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.52% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.52% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.52% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.52% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.52% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.52% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.52% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.52% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.52% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.52% # Class of executed instruction
system.switch_cpus.op_class::MemRead           603614     15.08%     89.60% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          302159      7.55%     97.15% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        85487      2.14%     99.29% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        28417      0.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            4002349                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 191591458000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               354430231666000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5646334                       # Simulator instruction rate (inst/s)
host_mem_usage                                 995284                       # Number of bytes of host memory used
host_op_rate                                 10483299                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.44                       # Real time elapsed on the host
host_tick_rate                            18326673003                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    87154542                       # Number of instructions simulated
sim_ops                                     161816638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.282885                       # Number of seconds simulated
sim_ticks                                282884559000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   282884559000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           62                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           62                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                62000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              159000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              213000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               31000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   89                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  89                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  35                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 35                       # Transaction distribution
system.iobus.trans_dist::MessageReq                31                       # Transaction distribution
system.iobus.trans_dist::MessageResp               31                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53780.39                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29389.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   3747883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    729822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10639.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1009.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         3.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.09                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    105990458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105990458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker          226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    105990458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     21435408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127426093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker          226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    105990458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     32260319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138251003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10824910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10824910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       640892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    447.148387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   278.768534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.927219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        96204     15.01%     15.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       256818     40.07%     55.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12190      1.90%     56.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45164      7.05%     64.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10756      1.68%     65.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15794      2.46%     68.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22875      3.57%     71.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8891      1.39%     73.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       172200     26.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       640892                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              285679424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                36046874                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                19591616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  894208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              3062200                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     29983064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29983064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     29983064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6063746                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36046874                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      3062200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3062200                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      3747883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1021969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     45375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28527.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23746.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     29983064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4482619                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 226.240697711606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 105990458.107683435082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15846107.033364094794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       363000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst 106919310250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  24268127250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       490135                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15571807.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        94754                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 334956.422983836324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 7632287630500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                476163                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          872                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             9486800                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13106                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          872                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      3747883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1021969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4769860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       490135                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             490135                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    85.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0           2186501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            933068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             59674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            153550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            722407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           254702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2106                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.004773260500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5118.978211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3200.462887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3597.348598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            63      7.22%      7.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          172     19.72%     26.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           57      6.54%     33.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           11      1.26%     34.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           15      1.72%     36.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            8      0.92%     37.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            5      0.57%     37.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            6      0.69%     38.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            5      0.57%     39.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            6      0.69%     39.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            6      0.69%     40.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143           57      6.54%     47.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            9      1.03%     48.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          222     25.46%     73.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           34      3.90%     77.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           54      6.19%     83.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            5      0.57%     84.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           17      1.95%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           56      6.42%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            9      1.03%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751           17      1.95%     95.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263           13      1.49%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            4      0.46%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            3      0.34%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            3      0.34%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311           10      1.15%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            4      0.46%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 4463737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   4769860                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  9291                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   655                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                510758                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               4249156                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     4769860                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 85.70                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  3825302                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                 306119                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                22318705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  282884587000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            131187800500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  47492656750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.022936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.021398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.233629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              863     98.97%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8      0.92%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   490135                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                 1008                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  650                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               211981                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               276496                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     490135                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                82.47                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   11523                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          57428148660                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               4255197240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     70036364550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            661.182287                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    176130000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    9446320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF        18250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    830960250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  118849851500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 153581279000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            969947040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               2261698560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       318986400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             29382435180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         22331100480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     1229280.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           187038259560                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         154412257500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               52925580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8555746170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                320743080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     78357573960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            508.473155                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    309540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    8836620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  18149030250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  72883999500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   10870283750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 171835085500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            480497280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                170486580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     27987655680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2488675560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         20889769680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       4567905960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           143839204170                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         262868085000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               20008260                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      7495766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      7495766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio          158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      3024208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      3024614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10520458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     29983064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     29983064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      9125946                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      9126386                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39109638                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              159000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              158000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               62000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          5750130500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              31000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         8555274750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy         2808875750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy              21000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5260229                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5260229    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5260229                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             4762349                       # Transaction distribution
system.membus.trans_dist::ReadResp            4762349                       # Transaction distribution
system.membus.trans_dist::WriteReq             490249                       # Transaction distribution
system.membus.trans_dist::WriteResp            490249                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              7600                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             7600                       # Transaction distribution
system.membus.trans_dist::MessageReq               31                       # Transaction distribution
system.membus.trans_dist::MessageResp              31                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    709031                       # Number of branches fetched
system.switch_cpus.committedInsts             2902034                       # Number of instructions committed
system.switch_cpus.committedOps               5914696                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses             1021972                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     2                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              490214                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 282884559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             3747883                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                565769670                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          565769670                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      3190241                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1797332                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       401708                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         471462                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                471462                       # number of float instructions
system.switch_cpus.num_fp_register_reads       688776                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       428628                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              262140                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       5651621                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              5651621                       # number of integer instructions
system.switch_cpus.num_int_register_reads     10994881                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      4456053                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             1022055                       # Number of load instructions
system.switch_cpus.num_mem_refs               1512304                       # number of memory refs
system.switch_cpus.num_store_insts             490249                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          3065      0.05%      0.05% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           4140759     70.01%     70.06% # Class of executed instruction
system.switch_cpus.op_class::IntMult             1224      0.02%     70.08% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     70.08% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           43204      0.73%     70.81% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     70.81% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     70.81% # Class of executed instruction
system.switch_cpus.op_class::FloatMult          41800      0.71%     71.52% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.52% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.52% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            200      0.00%     71.52% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.52% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.52% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1026      0.02%     71.54% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.54% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.54% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           42042      0.71%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd        23173      0.39%     72.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        42005      0.71%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        41900      0.71%     74.06% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.06% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult        21962      0.37%     74.43% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.43% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.43% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus.op_class::MemRead           894576     15.12%     89.56% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          447832      7.57%     97.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead       127479      2.16%     99.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        42417      0.72%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            5914696                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 282884559000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               354430233926000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                           164943624974                       # Simulator instruction rate (inst/s)
host_mem_usage                                 995284                       # Number of bytes of host memory used
host_op_rate                             277031639643                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.00                       # Real time elapsed on the host
host_tick_rate                             3769386908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    87154562                       # Number of instructions simulated
sim_ops                                     161816674                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000002                       # Number of seconds simulated
sim_ticks                                     2260000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF        2260000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54439.02                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28513.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9763.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1047.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    136.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     99115044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         99115044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker     14159292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     99115044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     23008850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             136283186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker     14159292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     99115044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     28318584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            141592920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data      5309735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5309735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples            4                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            3     75.00%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1     25.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            4                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   2368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                     308                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                   12                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data           52                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                308                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              12                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           28                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     45375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25794.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     21607.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           32                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data           40                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 14159292.035398229957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 99115044.247787609696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 17699115.044247787446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       181500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       722250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data       151250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data            2                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data         0.00                       # Per-master write average memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState                  76                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    74.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000000052250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                        39                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    38                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                          39                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 78.38                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                       29                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                     185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                       2232000                       # Total gap between requests
system.mem_ctrls.totMemAccLat                 1055000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                       361250                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy               371070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                    35700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy          659490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            555.816372                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT        809250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      1450750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                    11385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                  178500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                1256145                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime              1199000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy               160740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                    21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy          869820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            505.068584                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT        352000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN      1908000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                     3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                   85680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy                1141455                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime              1877250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port          224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total          224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy               43500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy              63750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer4.occupancy              17750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy              10500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                41                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      41    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  41                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq                  39                       # Transaction distribution
system.membus.trans_dist::ReadResp                 39                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                         4                       # Number of branches fetched
system.switch_cpus.committedInsts                  20                       # Number of instructions committed
system.switch_cpus.committedOps                    36                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses                   9                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses                   2                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      2260000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses                  28                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                     3912                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles               3912                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads            7                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes            6                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              8                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     8                       # number of float instructions
system.switch_cpus.num_fp_register_reads           11                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            7                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   2                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses            32                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                   32                       # number of integer instructions
system.switch_cpus.num_int_register_reads           63                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes           23                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   8                       # Number of load instructions
system.switch_cpus.num_mem_refs                    10                       # number of memory refs
system.switch_cpus.num_store_insts                  2                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu                21     58.33%     58.33% # Class of executed instruction
system.switch_cpus.op_class::IntMult                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               1      2.78%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      2.78%     63.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     63.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     63.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            2      5.56%     69.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      2.78%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::MemRead                5     13.89%     86.11% # Class of executed instruction
system.switch_cpus.op_class::MemWrite               2      5.56%     91.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            3      8.33%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total                 36                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON      2260000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
