//
// Written by Synplify
// Product Version "F-2011.09-SP1 "
// Program "Synplify Pro", Mapper "mapsbt, Build 785R"
// Fri May 17 00:47:29 2013
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "noname"
// file 1 "\c:\synopsys\fpga_f201109sp1\lib\vhd\std.vhd "
// file 2 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\header_star_ssdu.vhd "
// file 3 "\c:\synopsys\fpga_f201109sp1\lib\vhd\std1164.vhd "
// file 4 "\c:\synopsys\fpga_f201109sp1\lib\vhd\arith.vhd "
// file 5 "\c:\synopsys\fpga_f201109sp1\lib\vhd\unsigned.vhd "
// file 6 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\br_cell_1clk.vhd "
// file 7 "\c:\synopsys\fpga_f201109sp1\lib\vhd\signed.vhd "
// file 8 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd "
// file 9 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\mesure_temperature.vhd "
// file 10 "\c:\synopsys\fpga_f201109sp1\lib\vhd\numeric.vhd "
// file 11 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\comptage_temperature.vhd "
// file 12 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd "
// file 13 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\mega_func_pll_40mhz_switchover_cycloneiii.vhd "
// file 14 "\c:\synopsys\fpga_f201109sp1\lib\altera\quartus_ii81\altera_mf.vhd "
// file 15 "\c:\synopsys\fpga_f201109sp1\lib\vhdl_sim\synplify.vhd "
// file 16 "\c:\synopsys\fpga_f201109sp1\lib\vhd\synattr.vhd "
// file 17 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ir_5_bits.vhd "
// file 18 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ir_cell.vhd "
// file 19 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\mux_2_1.vhd "
// file 20 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\mux_tdo.vhd "
// file 21 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd "
// file 22 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd "
// file 23 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd "
// file 24 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_avec_pulse.vhd "
// file 25 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\identificateur_8bits.vhd "
// file 26 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\filtre_latchup.vhd "
// file 27 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_latchup.vhd "
// file 28 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_latchup_general.vhd "
// file 29 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd "
// file 30 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd "
// file 31 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\gestion_hybrides_v4.vhd "
// file 32 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\mega_func_fifo8x256_cycloneiii.vhd "
// file 33 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\mega_func_fifo21x32_cycloneiii.vhd "
// file 34 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\date_stamp.vhd "
// file 35 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd "
// file 36 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\shiftreg.vhd "
// file 37 "\c:\synopsys\fpga_f201109sp1\lib\vhd\lpm.vhd "
// file 38 "\c:\synopsys\fpga_f201109sp1\lib\altera\altera.v "
// file 39 "\c:\synopsys\fpga_f201109sp1\lib\altera\quartus_ii101\cycloneiii.v "
// file 40 "\c:\synopsys\fpga_f201109sp1\lib\altera\quartus_ii101\altera_mf.v "
// file 41 "\c:\synopsys\fpga_f201109sp1\lib\altera\quartus_ii101\altera_lpm.v "
// file 42 "\c:\synopsys\fpga_f201109sp1\lib\altera\quartus_ii101\altera_primitives.v "
// file 43 "\c:\synopsys\fpga_f201109sp1\lib\vlog\scemi_objects.v "
// file 44 "\c:\synopsys\fpga_f201109sp1\lib\vlog\hypermods.v "
// file 45 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\c__altera_10_0_quartus_eda_fv_lib_verilog\cycloneiii_crcblock.v "
// file 46 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.sdc "
// file 47 "\d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\pin_assign.sdc "

// VQM4.1+ 
module mega_func_pll_40MHz_switchover_cycloneIII (
  clock40mhz_xtal,
  clock40mhz_fpga,
  pll_40MHz_switchover_locked,
  data_out,
  reset_n_in_RNIGR9,
  ladder_fpga_activeclock,
  clock40mhz_fpga_bad,
  clock40mhz_xtal_bad,
  ladder_fpga_clock40MHz_i,
  clock80mhz_adc_i,
  ladder_fpga_clock1MHz,
  ladder_fpga_clock1MHz_i,
  ladder_fpga_clock4MHz,
  ladder_fpga_clock4MHz_i,
  ladder_fpga_clock40MHz,
  c0_derived_clock_RNI2IJE_0,
  clock80mhz_adc,
  c1_derived_clock_RNIDAU2_0
)
;
input clock40mhz_xtal ;
input clock40mhz_fpga ;
output pll_40MHz_switchover_locked ;
input data_out ;
input reset_n_in_RNIGR9 ;
output ladder_fpga_activeclock ;
output clock40mhz_fpga_bad ;
output clock40mhz_xtal_bad ;
output ladder_fpga_clock40MHz_i ;
output clock80mhz_adc_i ;
output ladder_fpga_clock1MHz ;
output ladder_fpga_clock1MHz_i ;
output ladder_fpga_clock4MHz ;
output ladder_fpga_clock4MHz_i ;
output ladder_fpga_clock40MHz ;
output c0_derived_clock_RNI2IJE_0 ;
output clock80mhz_adc ;
output c1_derived_clock_RNIDAU2_0 ;
wire clock40mhz_xtal ;
wire clock40mhz_fpga ;
wire pll_40MHz_switchover_locked ;
wire data_out ;
wire reset_n_in_RNIGR9 ;
wire ladder_fpga_activeclock ;
wire clock40mhz_fpga_bad ;
wire clock40mhz_xtal_bad ;
wire ladder_fpga_clock40MHz_i ;
wire clock80mhz_adc_i ;
wire ladder_fpga_clock1MHz ;
wire ladder_fpga_clock1MHz_i ;
wire ladder_fpga_clock4MHz ;
wire ladder_fpga_clock4MHz_i ;
wire ladder_fpga_clock40MHz ;
wire c0_derived_clock_RNI2IJE_0 ;
wire clock80mhz_adc ;
wire c1_derived_clock_RNIDAU2_0 ;
wire [4:4] sub_wire1;
wire c1 ;
wire c0 ;
wire clkbad1 ;
wire clkbad0 ;
wire c3 ;
wire c2 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
  assign  c1_derived_clock_RNIDAU2_0 = ~ c1;
  assign  c0_derived_clock_RNI2IJE_0 = ~ c0;
  assign  ladder_fpga_clock4MHz_i = ~ c2;
  assign  ladder_fpga_clock1MHz_i = ~ c3;
  assign  clock80mhz_adc_i = ~ c1;
  assign  ladder_fpga_clock40MHz_i = ~ c0;
//@35:651
//@35:651
//@35:651
//@35:651
//@35:651
//@35:651
// @13:182
  altpll altpll_component (
	.activeclock(ladder_fpga_activeclock),
	.areset(reset_n_in_RNIGR9),
	.clk({sub_wire1[4], c3, c2, c1, c0}),
	.clkswitch(data_out),
	.locked(pll_40MHz_switchover_locked),
	.clkbad({clkbad1, clkbad0}),
	.inclk({clock40mhz_xtal, clock40mhz_fpga})
);
defparam altpll_component.width_clock =  5;
defparam altpll_component.switch_over_type =  "AUTO";
defparam altpll_component.self_reset_on_loss_lock =  "OFF";
defparam altpll_component.primary_clock =  "inclk0";
defparam altpll_component.port_extclk3 =  "PORT_UNUSED";
defparam altpll_component.port_extclk2 =  "PORT_UNUSED";
defparam altpll_component.port_extclk1 =  "PORT_UNUSED";
defparam altpll_component.port_extclk0 =  "PORT_UNUSED";
defparam altpll_component.port_clkena5 =  "PORT_UNUSED";
defparam altpll_component.port_clkena4 =  "PORT_UNUSED";
defparam altpll_component.port_clkena3 =  "PORT_UNUSED";
defparam altpll_component.port_clkena2 =  "PORT_UNUSED";
defparam altpll_component.port_clkena1 =  "PORT_UNUSED";
defparam altpll_component.port_clkena0 =  "PORT_UNUSED";
defparam altpll_component.port_clk5 =  "PORT_UNUSED";
defparam altpll_component.port_clk4 =  "PORT_UNUSED";
defparam altpll_component.port_clk3 =  "PORT_USED";
defparam altpll_component.port_clk2 =  "PORT_USED";
defparam altpll_component.port_clk1 =  "PORT_USED";
defparam altpll_component.port_clk0 =  "PORT_USED";
defparam altpll_component.port_scanwrite =  "PORT_UNUSED";
defparam altpll_component.port_scanread =  "PORT_UNUSED";
defparam altpll_component.port_scandone =  "PORT_UNUSED";
defparam altpll_component.port_scandataout =  "PORT_UNUSED";
defparam altpll_component.port_scandata =  "PORT_UNUSED";
defparam altpll_component.port_scanclkena =  "PORT_UNUSED";
defparam altpll_component.port_scanclk =  "PORT_UNUSED";
defparam altpll_component.port_scanaclr =  "PORT_UNUSED";
defparam altpll_component.port_pllena =  "PORT_UNUSED";
defparam altpll_component.port_phaseupdown =  "PORT_UNUSED";
defparam altpll_component.port_phasestep =  "PORT_UNUSED";
defparam altpll_component.port_phasedone =  "PORT_UNUSED";
defparam altpll_component.port_phasecounterselect =  "PORT_UNUSED";
defparam altpll_component.port_pfdena =  "PORT_UNUSED";
defparam altpll_component.port_locked =  "PORT_USED";
defparam altpll_component.port_inclk1 =  "PORT_USED";
defparam altpll_component.port_inclk0 =  "PORT_USED";
defparam altpll_component.port_fbin =  "PORT_UNUSED";
defparam altpll_component.port_configupdate =  "PORT_UNUSED";
defparam altpll_component.port_clkswitch =  "PORT_USED";
defparam altpll_component.port_clkloss =  "PORT_UNUSED";
defparam altpll_component.port_clkbad1 =  "PORT_USED";
defparam altpll_component.port_clkbad0 =  "PORT_USED";
defparam altpll_component.port_areset =  "PORT_USED";
defparam altpll_component.port_activeclock =  "PORT_USED";
defparam altpll_component.pll_type =  "AUTO";
defparam altpll_component.operation_mode =  "NORMAL";
defparam altpll_component.lpm_type =  "altpll";
defparam altpll_component.lpm_hint =  "CBX_MODULE_PREFIX=mega_func_pll_40MHz_switchover_cycloneIII";
defparam altpll_component.intended_device_family =  "Cyclone III";
defparam altpll_component.inclk1_input_frequency =  25000;
defparam altpll_component.inclk0_input_frequency =  25000;
defparam altpll_component.compensate_clock =  "CLK0";
defparam altpll_component.clk3_phase_shift =  "0";
defparam altpll_component.clk3_multiply_by =  1;
defparam altpll_component.clk3_duty_cycle =  50;
defparam altpll_component.clk3_divide_by =  40;
defparam altpll_component.clk2_phase_shift =  "0";
defparam altpll_component.clk2_multiply_by =  1;
defparam altpll_component.clk2_duty_cycle =  50;
defparam altpll_component.clk2_divide_by =  10;
defparam altpll_component.clk1_phase_shift =  "0";
defparam altpll_component.clk1_multiply_by =  2;
defparam altpll_component.clk1_duty_cycle =  50;
defparam altpll_component.clk1_divide_by =  1;
defparam altpll_component.clk0_phase_shift =  "0";
defparam altpll_component.clk0_multiply_by =  1;
defparam altpll_component.clk0_duty_cycle =  50;
defparam altpll_component.clk0_divide_by =  1;
defparam altpll_component.bandwidth_type =  "AUTO";
assign clock40mhz_fpga_bad = clkbad0;
assign clock40mhz_xtal_bad = clkbad1;
assign ladder_fpga_clock1MHz = c3;
assign ladder_fpga_clock4MHz = c2;
assign ladder_fpga_clock40MHz = c0;
assign clock80mhz_adc = c1;
endmodule /* mega_func_pll_40MHz_switchover_cycloneIII */

// VQM4.1+ 
module tap_control (
  sc_trstb_hybride_c_0,
  ladder_fpga_sc_updateDR_configgen,
  G_1857,
  G_1864,
  G_1876,
  G_1907,
  G_1873,
  G_1870,
  G_1867,
  G_1861,
  ladder_fpga_sc_tms_c,
  data_out_3,
  data_out_1_0,
  data_out_2,
  data_out_1,
  data_out_0,
  data_out,
  etat_present_ret_0,
  etat_present_ret,
  reset_bar,
  shiftDR,
  shiftIR,
  ladder_fpga_sc_tck_c_i,
  ladder_fpga_sc_tck_c
)
;
input sc_trstb_hybride_c_0 ;
output ladder_fpga_sc_updateDR_configgen ;
output G_1857 ;
output G_1864 ;
output G_1876 ;
output G_1907 ;
output G_1873 ;
output G_1870 ;
output G_1867 ;
output G_1861 ;
input ladder_fpga_sc_tms_c ;
input data_out_3 ;
input data_out_1_0 ;
input data_out_2 ;
input data_out_1 ;
input data_out_0 ;
input data_out ;
output etat_present_ret_0 ;
output etat_present_ret ;
output reset_bar ;
output shiftDR ;
output shiftIR ;
input ladder_fpga_sc_tck_c_i ;
input ladder_fpga_sc_tck_c ;
wire sc_trstb_hybride_c_0 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire G_1857 ;
wire G_1864 ;
wire G_1876 ;
wire G_1907 ;
wire G_1873 ;
wire G_1870 ;
wire G_1867 ;
wire G_1861 ;
wire ladder_fpga_sc_tms_c ;
wire data_out_3 ;
wire data_out_1_0 ;
wire data_out_2 ;
wire data_out_1 ;
wire data_out_0 ;
wire data_out ;
wire etat_present_ret_0 ;
wire etat_present_ret ;
wire reset_bar ;
wire shiftDR ;
wire shiftIR ;
wire ladder_fpga_sc_tck_c_i ;
wire ladder_fpga_sc_tck_c ;
wire [15:1] etat_present;
wire [0:0] etat_present_i;
wire etat_present_ns_10_1_0_a2_3_0_g0_0 ;
wire etat_present_tr29_0_a2_0_a3_0_g0 ;
wire etat_present_ns_9_1_0_a2_3_0_g0_0 ;
wire etat_present_ns_8_1_0_a2_2_a3_0_g0_x ;
wire etat_present_ns_7_1_0_1_g0_0 ;
wire etat_present_tr21_0_a2_0_a3_0_g0 ;
wire etat_present_tr20_0_a2_0_a3_0_g0 ;
wire etat_present_ns_6_1_0_a2_0_a3_0_g0 ;
wire etat_present_tr17_0_a2_1_a3_0_g0 ;
wire etat_present_ns_5_1_0_1_g0_0 ;
wire etat_present_ns_4_1_0_a2_5_a3_0_g0 ;
wire etat_present_ns_3_1_0_1_g0_0 ;
wire etat_present_tr9_0_a2_0_a3_0_g0 ;
wire etat_present_ns_2_1_0_a3_0_g0 ;
wire etat_present_ns_1_1_0_1_g0_0 ;
wire etat_present_ns_0_1_0_a2_6_0_g0_0 ;
wire NN_1 ;
wire sc_updateDR_0x01_0_0_g0 ;
wire sc_updateDR_0x03 ;
wire sc_updateDR_0x03_0_0_g0 ;
wire VCC ;
wire sc_updateDR_0x04 ;
wire sc_updateDR_0x04_0_0_g0 ;
wire sc_updateDR_0x08 ;
wire sc_updateDR_0x08_0_0_g0 ;
wire sc_updateDR_0x09 ;
wire sc_updateDR_0x09_0_0_g0 ;
wire sc_updateDR_0x0b ;
wire sc_updateDR_0x0b_0_0_g0 ;
wire updateIR ;
wire etat_present_s15_0_a2_0_a2_0_a3_0_g0 ;
wire etat_present_s4_0_a2_0_a2_4_a3_0_g0 ;
wire clockIR_0_0_a2_0 ;
wire clockDR_0_0_a2_0 ;
wire sc_updateDR_0x01 ;
wire clockIR_0_0_a2 ;
wire clockDR_0_0_a2 ;
wire etat_present_ns_5_1_0_a2_5 ;
wire etat_present_tr20_0_a2_0_a2_0 ;
wire sc_updateDR_0x04_0_0_g2_2 ;
wire sc_updateDR_0x08_0_0_g2_0 ;
wire etat_present_ns_1_1_0_0_o2 ;
wire etat_present_ns_3_1_0_a2_4 ;
wire sc_updateDR_0x01_0_sqmuxa_i_a2_0 ;
wire sc_updateDR_0x02_0_sqmuxa_i_a2_1 ;
wire sc_updateDR_0x01_0_sqmuxa_i_a2_1 ;
wire sc_updateDR_bypass_0_sqmuxa_i_a2_0 ;
wire etat_present_ns_7_1_0_a2_8 ;
wire sc_updateDR_0x04_0_0_g2_3 ;
wire etat_present_s4_0_a2_0_a2_4_a3_0_g0_1 ;
wire etat_present_ns_7_1_0_a2_5 ;
wire etat_present_ns_7_1_0_a2_6 ;
wire etat_present_ns_1_1_0_g0_0_a3_0_0 ;
wire etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_2 ;
wire etat_present_ns_3_1_0_a2_5 ;
wire etat_present_ns_1_1_0_a2_8 ;
wire etat_present_ns_3_1_0_0_a2 ;
wire etat_present_ns_9_1_0_a2_3_0_g0_0_a3_0_1 ;
wire etat_present_ns_8_1_0_a2_2_a3_0_g0_2 ;
wire etat_present_tr20_0_a2_0_a2_1 ;
wire etat_present_ns_5_1_0_0_a2 ;
wire etat_present_ns_1_1_0_a2_4 ;
wire etat_present_ns_5_1_0_a2_3 ;
wire etat_present_ns_1_1_0_1_g0_0_a3 ;
wire etat_present_tr17_0_a2_1_a3_0_g0_1_x ;
wire etat_present_tr21_0_a2_0_a3_0_g0_1_x ;
wire etat_present_tr20_0_a2_0_a3_0_g0_1_x ;
wire etat_present_tr9_0_a2_0_a3_0_g0_1_x ;
wire etat_present_ns_7_1_0_1_g0_0_a3_0_2 ;
wire etat_present_ns_10_1_0_a2_3_0_g0_0_a3 ;
wire etat_present_ns_5_1_0_1_g0_0_a3_0 ;
wire etat_present_ns_3_1_0_1_g0_0_a3 ;
wire etat_present_ns_3_1_0_1_g0_0_a3_1_x ;
wire etat_present_ns_9_1_0_a2_3_0_g0_0_a3 ;
wire etat_present_ns_3_1_0_1_g2_0_x ;
wire etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_3_x ;
wire etat_present_ns_9_1_0_a2_3_0_g0_0_a3_1_x ;
wire etat_present_ns_7_1_0_1_g0_0_a3_x ;
wire N_5_0 ;
wire N_4_0 ;
wire N_5 ;
wire N_4 ;
wire N_3018 ;
wire N_3017 ;
wire N_3016 ;
wire N_3015 ;
wire N_3014 ;
wire N_3013 ;
wire N_3012 ;
wire N_3011 ;
wire N_3010 ;
wire N_3009 ;
wire N_3008 ;
wire N_3007 ;
wire N_3006 ;
wire N_3005 ;
wire N_3004 ;
wire N_3003 ;
wire N_3002 ;
wire N_3001 ;
wire N_3000 ;
wire N_2999 ;
wire N_2998 ;
wire N_2997 ;
wire N_2996 ;
wire N_2995 ;
wire N_2994 ;
wire N_2993 ;
wire N_2992 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire N_179 ;
wire N_178 ;
wire N_177 ;
wire N_176 ;
wire N_175 ;
wire N_174 ;
wire N_173 ;
wire N_172 ;
wire N_171 ;
wire N_170 ;
wire N_169 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @21:75
  dffeas etat_present_15_ (
	.q(etat_present[15]),
	.d(etat_present_ns_10_1_0_a2_3_0_g0_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_15_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_14_ (
	.q(etat_present[14]),
	.d(etat_present_tr29_0_a2_0_a3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_14_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_13_ (
	.q(etat_present[13]),
	.d(etat_present_ns_9_1_0_a2_3_0_g0_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_13_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_12_ (
	.q(etat_present[12]),
	.d(etat_present_ns_8_1_0_a2_2_a3_0_g0_x),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_12_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_11_ (
	.q(etat_present[11]),
	.d(etat_present_ns_7_1_0_1_g0_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_11_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_10_ (
	.q(etat_present[10]),
	.d(etat_present_tr21_0_a2_0_a3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_10_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_9_ (
	.q(etat_present[9]),
	.d(etat_present_tr20_0_a2_0_a3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_9_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_8_ (
	.q(etat_present[8]),
	.d(etat_present_ns_6_1_0_a2_0_a3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_8_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_7_ (
	.q(etat_present[7]),
	.d(etat_present_tr17_0_a2_1_a3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_7_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_6_ (
	.q(etat_present[6]),
	.d(etat_present_ns_5_1_0_1_g0_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_6_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_5_ (
	.q(etat_present[5]),
	.d(etat_present_ns_4_1_0_a2_5_a3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_5_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_4_ (
	.q(etat_present[4]),
	.d(etat_present_ns_3_1_0_1_g0_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_4_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_3_ (
	.q(etat_present[3]),
	.d(etat_present_tr9_0_a2_0_a3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_3_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_2_ (
	.q(etat_present[2]),
	.d(etat_present_ns_2_1_0_a3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_2_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_1_ (
	.q(etat_present[1]),
	.d(etat_present_ns_1_1_0_1_g0_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_1_.is_wysiwyg="TRUE";
// @21:75
  dffeas etat_present_i_0_ (
	.q(etat_present_i[0]),
	.d(etat_present_ns_0_1_0_a2_6_0_g0_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_i_0_.is_wysiwyg="TRUE";
// @21:216
  dffeas sc_updateDR_0x01_Z (
	.q(NN_1),
	.d(sc_updateDR_0x01_0_0_g0),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x01_Z.is_wysiwyg="TRUE";
// @21:216
  dffeas sc_updateDR_0x03_Z (
	.q(sc_updateDR_0x03),
	.d(sc_updateDR_0x03_0_0_g0),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x03_Z.is_wysiwyg="TRUE";
// @21:216
  dffeas sc_updateDR_0x04_Z (
	.q(sc_updateDR_0x04),
	.d(sc_updateDR_0x04_0_0_g0),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x04_Z.is_wysiwyg="TRUE";
// @21:216
  dffeas sc_updateDR_0x08_Z (
	.q(sc_updateDR_0x08),
	.d(sc_updateDR_0x08_0_0_g0),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x08_Z.is_wysiwyg="TRUE";
// @21:216
  dffeas sc_updateDR_0x09_Z (
	.q(sc_updateDR_0x09),
	.d(sc_updateDR_0x09_0_0_g0),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x09_Z.is_wysiwyg="TRUE";
// @21:216
  dffeas sc_updateDR_0x0b_Z (
	.q(sc_updateDR_0x0b),
	.d(sc_updateDR_0x0b_0_0_g0),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sc_updateDR_0x0b_Z.is_wysiwyg="TRUE";
// @21:216
  dffeas updateIR_Z (
	.q(updateIR),
	.d(etat_present_s15_0_a2_0_a2_0_a3_0_g0),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam updateIR_Z.is_wysiwyg="TRUE";
// @21:216
  dffeas shiftIR_Z (
	.q(shiftIR),
	.d(etat_present[11]),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shiftIR_Z.is_wysiwyg="TRUE";
// @21:216
  dffeas shiftDR_Z (
	.q(shiftDR),
	.d(etat_present_s4_0_a2_0_a2_4_a3_0_g0),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shiftDR_Z.is_wysiwyg="TRUE";
// @21:347
  dffeas reset_bar_Z (
	.q(reset_bar),
	.d(etat_present_i[0]),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam reset_bar_Z.is_wysiwyg="TRUE";
  dffeas etat_present_ret_Z (
	.q(etat_present_ret),
	.d(clockIR_0_0_a2_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_ret_Z.is_wysiwyg="TRUE";
  dffeas etat_present_ret_0_Z (
	.q(etat_present_ret_0),
	.d(clockDR_0_0_a2_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam etat_present_ret_0_Z.is_wysiwyg="TRUE";
  assign  sc_updateDR_0x01 = ~ ladder_fpga_sc_tck_c;
// @21:335
  cycloneiii_lcell_comb clockIR_0_0_a2_cZ (
	.combout(clockIR_0_0_a2),
	.dataa(etat_present[11]),
	.datab(etat_present[10]),
	.datac(VCC),
	.datad(VCC)
);
defparam clockIR_0_0_a2_cZ.lut_mask=16'h1111;
defparam clockIR_0_0_a2_cZ.sum_lutc_input="datac";
// @21:338
  cycloneiii_lcell_comb clockDR_0_0_a2_cZ (
	.combout(clockDR_0_0_a2),
	.dataa(etat_present[3]),
	.datab(etat_present[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam clockDR_0_0_a2_cZ.lut_mask=16'h1111;
defparam clockDR_0_0_a2_cZ.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_ns_5_1_0_a2_5_cZ (
	.combout(etat_present_ns_5_1_0_a2_5),
	.dataa(etat_present[13]),
	.datab(etat_present_i[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam etat_present_ns_5_1_0_a2_5_cZ.lut_mask=16'h4444;
defparam etat_present_ns_5_1_0_a2_5_cZ.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_tr20_0_a2_0_a2_0_cZ (
	.combout(etat_present_tr20_0_a2_0_a2_0),
	.dataa(etat_present[7]),
	.datab(etat_present[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam etat_present_tr20_0_a2_0_a2_0_cZ.lut_mask=16'h1111;
defparam etat_present_tr20_0_a2_0_a2_0_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x04_0_0_g2_2_cZ (
	.combout(sc_updateDR_0x04_0_0_g2_2),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x04_0_0_g2_2_cZ.lut_mask=16'h4444;
defparam sc_updateDR_0x04_0_0_g2_2_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x08_0_0_g2_0_cZ (
	.combout(sc_updateDR_0x08_0_0_g2_0),
	.dataa(data_out_1),
	.datab(data_out_2),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x08_0_0_g2_0_cZ.lut_mask=16'h2222;
defparam sc_updateDR_0x08_0_0_g2_0_cZ.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_ns_1_1_0_0_o2_cZ (
	.combout(etat_present_ns_1_1_0_0_o2),
	.dataa(etat_present[15]),
	.datab(etat_present[1]),
	.datac(etat_present[8]),
	.datad(VCC)
);
defparam etat_present_ns_1_1_0_0_o2_cZ.lut_mask=16'h1616;
defparam etat_present_ns_1_1_0_0_o2_cZ.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_ns_3_1_0_a2_4_cZ (
	.combout(etat_present_ns_3_1_0_a2_4),
	.dataa(etat_present[15]),
	.datab(etat_present[1]),
	.datac(etat_present[8]),
	.datad(VCC)
);
defparam etat_present_ns_3_1_0_a2_4_cZ.lut_mask=16'h0101;
defparam etat_present_ns_3_1_0_a2_4_cZ.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb sc_updateDR_0x01_0_sqmuxa_i_a2_0_cZ (
	.combout(sc_updateDR_0x01_0_sqmuxa_i_a2_0),
	.dataa(data_out_1_0),
	.datab(data_out_0),
	.datac(data_out_3),
	.datad(data_out)
);
defparam sc_updateDR_0x01_0_sqmuxa_i_a2_0_cZ.lut_mask=16'h0002;
defparam sc_updateDR_0x01_0_sqmuxa_i_a2_0_cZ.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb sc_updateDR_0x02_0_sqmuxa_i_a2_1_cZ (
	.combout(sc_updateDR_0x02_0_sqmuxa_i_a2_1),
	.dataa(data_out_1_0),
	.datab(data_out_0),
	.datac(data_out_3),
	.datad(data_out)
);
defparam sc_updateDR_0x02_0_sqmuxa_i_a2_1_cZ.lut_mask=16'h0020;
defparam sc_updateDR_0x02_0_sqmuxa_i_a2_1_cZ.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb sc_updateDR_0x01_0_sqmuxa_i_a2_1_cZ (
	.combout(sc_updateDR_0x01_0_sqmuxa_i_a2_1),
	.dataa(data_out_1_0),
	.datab(data_out_2),
	.datac(data_out_1),
	.datad(VCC)
);
defparam sc_updateDR_0x01_0_sqmuxa_i_a2_1_cZ.lut_mask=16'h0d0d;
defparam sc_updateDR_0x01_0_sqmuxa_i_a2_1_cZ.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb sc_updateDR_bypass_0_sqmuxa_i_a2_0_cZ (
	.combout(sc_updateDR_bypass_0_sqmuxa_i_a2_0),
	.dataa(data_out_1_0),
	.datab(data_out_2),
	.datac(data_out_1),
	.datad(VCC)
);
defparam sc_updateDR_bypass_0_sqmuxa_i_a2_0_cZ.lut_mask=16'hd0d0;
defparam sc_updateDR_bypass_0_sqmuxa_i_a2_0_cZ.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_ns_7_1_0_a2_8_cZ (
	.combout(etat_present_ns_7_1_0_a2_8),
	.dataa(etat_present[5]),
	.datab(etat_present[7]),
	.datac(etat_present[2]),
	.datad(etat_present[9])
);
defparam etat_present_ns_7_1_0_a2_8_cZ.lut_mask=16'h0001;
defparam etat_present_ns_7_1_0_a2_8_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x04_0_0_g2_3_cZ (
	.combout(sc_updateDR_0x04_0_0_g2_3),
	.dataa(data_out_1_0),
	.datab(data_out_3),
	.datac(data_out_2),
	.datad(data_out_1)
);
defparam sc_updateDR_0x04_0_0_g2_3_cZ.lut_mask=16'h0002;
defparam sc_updateDR_0x04_0_0_g2_3_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb shiftDR_RNO_0 (
	.combout(etat_present_s4_0_a2_0_a2_4_a3_0_g0_1),
	.dataa(etat_present[3]),
	.datab(etat_present[8]),
	.datac(etat_present[15]),
	.datad(etat_present[1])
);
defparam shiftDR_RNO_0.lut_mask=16'h0001;
defparam shiftDR_RNO_0.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_ns_7_1_0_a2_5_cZ (
	.combout(etat_present_ns_7_1_0_a2_5),
	.dataa(etat_present[15]),
	.datab(etat_present[1]),
	.datac(etat_present[8]),
	.datad(clockDR_0_0_a2)
);
defparam etat_present_ns_7_1_0_a2_5_cZ.lut_mask=16'h0100;
defparam etat_present_ns_7_1_0_a2_5_cZ.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_ns_7_1_0_a2_6_cZ (
	.combout(etat_present_ns_7_1_0_a2_6),
	.dataa(etat_present[6]),
	.datab(etat_present[14]),
	.datac(etat_present_ns_5_1_0_a2_5),
	.datad(etat_present_ns_7_1_0_a2_8)
);
defparam etat_present_ns_7_1_0_a2_6_cZ.lut_mask=16'h1000;
defparam etat_present_ns_7_1_0_a2_6_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_2_1_ (
	.combout(etat_present_ns_1_1_0_g0_0_a3_0_0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[15]),
	.datac(etat_present[1]),
	.datad(etat_present[8])
);
defparam etat_present_RNO_2_1_.lut_mask=16'h0114;
defparam etat_present_RNO_2_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_i_RNO_1_0_ (
	.combout(etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_2),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[2]),
	.datac(etat_present[9]),
	.datad(etat_present_tr20_0_a2_0_a2_0)
);
defparam etat_present_i_RNO_1_0_.lut_mask=16'h2000;
defparam etat_present_i_RNO_1_0_.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_ns_3_1_0_a2_5_cZ (
	.combout(etat_present_ns_3_1_0_a2_5),
	.dataa(etat_present[10]),
	.datab(etat_present[11]),
	.datac(etat_present[12]),
	.datad(etat_present_ns_7_1_0_a2_6)
);
defparam etat_present_ns_3_1_0_a2_5_cZ.lut_mask=16'h0100;
defparam etat_present_ns_3_1_0_a2_5_cZ.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_ns_1_1_0_a2_8_cZ (
	.combout(etat_present_ns_1_1_0_a2_8),
	.dataa(etat_present[12]),
	.datab(clockDR_0_0_a2),
	.datac(clockIR_0_0_a2),
	.datad(etat_present_ns_3_1_0_a2_4)
);
defparam etat_present_ns_1_1_0_a2_8_cZ.lut_mask=16'h4000;
defparam etat_present_ns_1_1_0_a2_8_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb shiftDR_RNO (
	.combout(etat_present_s4_0_a2_0_a2_4_a3_0_g0),
	.dataa(etat_present[12]),
	.datab(clockIR_0_0_a2),
	.datac(etat_present_s4_0_a2_0_a2_4_a3_0_g0_1),
	.datad(etat_present_ns_7_1_0_a2_6)
);
defparam shiftDR_RNO.lut_mask=16'h4000;
defparam shiftDR_RNO.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_ns_3_1_0_0_a2_cZ (
	.combout(etat_present_ns_3_1_0_0_a2),
	.dataa(etat_present[12]),
	.datab(clockIR_0_0_a2),
	.datac(etat_present_ns_3_1_0_a2_4),
	.datad(etat_present_ns_7_1_0_a2_6)
);
defparam etat_present_ns_3_1_0_0_a2_cZ.lut_mask=16'h4000;
defparam etat_present_ns_3_1_0_0_a2_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_ns_3_1_0_a2_4_RNIRUAS (
	.combout(etat_present_ns_9_1_0_a2_3_0_g0_0_a3_0_1),
	.dataa(clockDR_0_0_a2),
	.datab(clockIR_0_0_a2),
	.datac(etat_present_ns_3_1_0_a2_4),
	.datad(etat_present_ns_7_1_0_a2_6)
);
defparam etat_present_ns_3_1_0_a2_4_RNIRUAS.lut_mask=16'h8000;
defparam etat_present_ns_3_1_0_a2_4_RNIRUAS.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_ns_7_1_0_a2_5_RNIA6ED (
	.combout(etat_present_ns_8_1_0_a2_2_a3_0_g0_2),
	.dataa(etat_present[10]),
	.datab(etat_present[11]),
	.datac(etat_present_ns_7_1_0_a2_5),
	.datad(etat_present_ns_7_1_0_a2_6)
);
defparam etat_present_ns_7_1_0_a2_5_RNIA6ED.lut_mask=16'h6000;
defparam etat_present_ns_7_1_0_a2_5_RNIA6ED.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_tr20_0_a2_0_a2_1_cZ (
	.combout(etat_present_tr20_0_a2_0_a2_1),
	.dataa(etat_present[6]),
	.datab(etat_present[14]),
	.datac(etat_present_ns_5_1_0_a2_5),
	.datad(etat_present_ns_1_1_0_a2_8)
);
defparam etat_present_tr20_0_a2_0_a2_1_cZ.lut_mask=16'h1000;
defparam etat_present_tr20_0_a2_0_a2_1_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNIGPSV (
	.combout(sc_updateDR_0x0b_0_0_g0),
	.dataa(sc_updateDR_0x0b),
	.datab(etat_present[8]),
	.datac(sc_updateDR_bypass_0_sqmuxa_i_a2_0),
	.datad(sc_updateDR_0x02_0_sqmuxa_i_a2_1)
);
defparam sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNIGPSV.lut_mask=16'hc888;
defparam sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNIGPSV.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV (
	.combout(sc_updateDR_0x09_0_0_g0),
	.dataa(sc_updateDR_0x09),
	.datab(etat_present[8]),
	.datac(sc_updateDR_bypass_0_sqmuxa_i_a2_0),
	.datad(sc_updateDR_0x01_0_sqmuxa_i_a2_0)
);
defparam sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV.lut_mask=16'hc888;
defparam sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x04_RNIVTQV1 (
	.combout(sc_updateDR_0x04_0_0_g0),
	.dataa(sc_updateDR_0x04),
	.datab(etat_present[8]),
	.datac(sc_updateDR_0x04_0_0_g2_2),
	.datad(sc_updateDR_0x04_0_0_g2_3)
);
defparam sc_updateDR_0x04_RNIVTQV1.lut_mask=16'hc888;
defparam sc_updateDR_0x04_RNIVTQV1.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x01_0_sqmuxa_i_a2_1_RNIHLP01 (
	.combout(sc_updateDR_0x01_0_0_g0),
	.dataa(NN_1),
	.datab(etat_present[8]),
	.datac(sc_updateDR_0x01_0_sqmuxa_i_a2_1),
	.datad(sc_updateDR_0x01_0_sqmuxa_i_a2_0)
);
defparam sc_updateDR_0x01_0_sqmuxa_i_a2_1_RNIHLP01.lut_mask=16'hc888;
defparam sc_updateDR_0x01_0_sqmuxa_i_a2_1_RNIHLP01.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x01_0_sqmuxa_i_a2_1_RNILLP01 (
	.combout(sc_updateDR_0x03_0_0_g0),
	.dataa(sc_updateDR_0x03),
	.datab(etat_present[8]),
	.datac(sc_updateDR_0x01_0_sqmuxa_i_a2_1),
	.datad(sc_updateDR_0x02_0_sqmuxa_i_a2_1)
);
defparam sc_updateDR_0x01_0_sqmuxa_i_a2_1_RNILLP01.lut_mask=16'hc888;
defparam sc_updateDR_0x01_0_sqmuxa_i_a2_1_RNILLP01.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x08_RNIOERH1 (
	.combout(sc_updateDR_0x08_0_0_g0),
	.dataa(sc_updateDR_0x08),
	.datab(etat_present[8]),
	.datac(sc_updateDR_0x08_0_0_g2_0),
	.datad(sc_updateDR_0x01_0_sqmuxa_i_a2_0)
);
defparam sc_updateDR_0x08_RNIOERH1.lut_mask=16'hc888;
defparam sc_updateDR_0x08_RNIOERH1.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_ns_5_1_0_0_a2_cZ (
	.combout(etat_present_ns_5_1_0_0_a2),
	.dataa(etat_present_i[0]),
	.datab(etat_present[13]),
	.datac(etat_present_ns_7_1_0_a2_8),
	.datad(etat_present_ns_1_1_0_a2_8)
);
defparam etat_present_ns_5_1_0_0_a2_cZ.lut_mask=16'h2000;
defparam etat_present_ns_5_1_0_0_a2_cZ.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_ns_1_1_0_a2_4_cZ (
	.combout(etat_present_ns_1_1_0_a2_4),
	.dataa(etat_present[6]),
	.datab(etat_present[14]),
	.datac(etat_present_ns_7_1_0_a2_8),
	.datad(etat_present_ns_1_1_0_a2_8)
);
defparam etat_present_ns_1_1_0_a2_4_cZ.lut_mask=16'h1000;
defparam etat_present_ns_1_1_0_a2_4_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x01_RNID39B1 (
	.combout(G_1861),
	.dataa(NN_1),
	.datab(sc_updateDR_0x01_0_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x01_RNID39B1.lut_mask=16'h4444;
defparam sc_updateDR_0x01_RNID39B1.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x04_RNIUBAA2 (
	.combout(G_1867),
	.dataa(sc_updateDR_0x04),
	.datab(sc_updateDR_0x04_0_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x04_RNIUBAA2.lut_mask=16'h4444;
defparam sc_updateDR_0x04_RNIUBAA2.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x09_derived_clock_RNIU6D61_0 (
	.combout(G_1870),
	.dataa(sc_updateDR_0x09),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x09_derived_clock_RNIU6D61_0.lut_mask=16'h4444;
defparam sc_updateDR_0x09_derived_clock_RNIU6D61_0.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x0b_RNIT8CA1 (
	.combout(G_1873),
	.dataa(sc_updateDR_0x0b),
	.datab(sc_updateDR_0x0b_0_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x0b_RNIT8CA1.lut_mask=16'h4444;
defparam sc_updateDR_0x0b_RNIT8CA1.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x09_derived_clock_RNIU6D61 (
	.combout(G_1907),
	.dataa(sc_updateDR_0x09),
	.datab(sc_updateDR_0x09_0_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x09_derived_clock_RNIU6D61.lut_mask=16'h2222;
defparam sc_updateDR_0x09_derived_clock_RNIU6D61.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x08_RNIRSAS1 (
	.combout(G_1876),
	.dataa(sc_updateDR_0x08),
	.datab(sc_updateDR_0x08_0_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x08_RNIRSAS1.lut_mask=16'h4444;
defparam sc_updateDR_0x08_RNIRSAS1.sum_lutc_input="datac";
  cycloneiii_lcell_comb sc_updateDR_0x03_RNIJ39B1 (
	.combout(G_1864),
	.dataa(sc_updateDR_0x03),
	.datab(sc_updateDR_0x03_0_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_updateDR_0x03_RNIJ39B1.lut_mask=16'h4444;
defparam sc_updateDR_0x03_RNIJ39B1.sum_lutc_input="datac";
// @21:75
  cycloneiii_lcell_comb etat_present_ns_5_1_0_a2_3_cZ (
	.combout(etat_present_ns_5_1_0_a2_3),
	.dataa(etat_present[2]),
	.datab(etat_present[9]),
	.datac(etat_present_tr20_0_a2_0_a2_1),
	.datad(VCC)
);
defparam etat_present_ns_5_1_0_a2_3_cZ.lut_mask=16'h1010;
defparam etat_present_ns_5_1_0_a2_3_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_ns_3_1_0_a2_5_RNII2NP (
	.combout(etat_present_s15_0_a2_0_a2_0_a3_0_g0),
	.dataa(etat_present[1]),
	.datab(etat_present[8]),
	.datac(clockDR_0_0_a2),
	.datad(etat_present_ns_3_1_0_a2_5)
);
defparam etat_present_ns_3_1_0_a2_5_RNII2NP.lut_mask=16'h1000;
defparam etat_present_ns_3_1_0_a2_5_RNII2NP.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_2_ (
	.combout(etat_present_ns_2_1_0_a3_0_g0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(clockDR_0_0_a2),
	.datac(etat_present_ns_1_1_0_0_o2),
	.datad(etat_present_ns_3_1_0_a2_5)
);
defparam etat_present_RNO_2_.lut_mask=16'h8000;
defparam etat_present_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_5_ (
	.combout(etat_present_ns_4_1_0_a2_5_a3_0_g0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[4]),
	.datac(etat_present[3]),
	.datad(etat_present_ns_3_1_0_0_a2)
);
defparam etat_present_RNO_5_.lut_mask=16'h2800;
defparam etat_present_RNO_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_1_ (
	.combout(etat_present_ns_1_1_0_1_g0_0_a3),
	.dataa(etat_present[4]),
	.datab(etat_present[3]),
	.datac(etat_present_ns_1_1_0_g0_0_a3_0_0),
	.datad(etat_present_ns_3_1_0_a2_5)
);
defparam etat_present_RNO_0_1_.lut_mask=16'h1000;
defparam etat_present_RNO_0_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_7_ (
	.combout(etat_present_tr17_0_a2_1_a3_0_g0),
	.dataa(etat_present_tr17_0_a2_1_a3_0_g0_1_x),
	.datab(etat_present_ns_5_1_0_a2_5),
	.datac(etat_present_ns_7_1_0_a2_8),
	.datad(etat_present_ns_1_1_0_a2_8)
);
defparam etat_present_RNO_7_.lut_mask=16'h8000;
defparam etat_present_RNO_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_10_ (
	.combout(etat_present_tr21_0_a2_0_a3_0_g0),
	.dataa(etat_present[5]),
	.datab(etat_present[7]),
	.datac(etat_present_tr21_0_a2_0_a3_0_g0_1_x),
	.datad(etat_present_tr20_0_a2_0_a2_1)
);
defparam etat_present_RNO_10_.lut_mask=16'h1000;
defparam etat_present_RNO_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_9_ (
	.combout(etat_present_tr20_0_a2_0_a3_0_g0),
	.dataa(etat_present[5]),
	.datab(etat_present[7]),
	.datac(etat_present_tr20_0_a2_0_a3_0_g0_1_x),
	.datad(etat_present_tr20_0_a2_0_a2_1)
);
defparam etat_present_RNO_9_.lut_mask=16'h1000;
defparam etat_present_RNO_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_tr20_0_a2_0_a2_1_RNI7GM51 (
	.combout(etat_present_tr9_0_a2_0_a3_0_g0),
	.dataa(etat_present[5]),
	.datab(etat_present[7]),
	.datac(etat_present_tr9_0_a2_0_a3_0_g0_1_x),
	.datad(etat_present_tr20_0_a2_0_a2_1)
);
defparam etat_present_tr20_0_a2_0_a2_1_RNI7GM51.lut_mask=16'h1000;
defparam etat_present_tr20_0_a2_0_a2_1_RNI7GM51.sum_lutc_input="datac";
  cycloneiii_lcell_comb updateIR_RNIOMA41 (
	.combout(G_1857),
	.dataa(updateIR),
	.datab(etat_present_s15_0_a2_0_a2_0_a3_0_g0),
	.datac(VCC),
	.datad(VCC)
);
defparam updateIR_RNIOMA41.lut_mask=16'h4444;
defparam updateIR_RNIOMA41.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_ns_5_1_0_a2_5_RNIA6U9 (
	.combout(etat_present_ns_7_1_0_1_g0_0_a3_0_2),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present_ns_5_1_0_a2_5),
	.datac(etat_present_ns_7_1_0_a2_8),
	.datad(etat_present_ns_1_1_0_a2_8)
);
defparam etat_present_ns_5_1_0_a2_5_RNIA6U9.lut_mask=16'h4000;
defparam etat_present_ns_5_1_0_a2_5_RNIA6U9.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_14_ (
	.combout(etat_present_tr29_0_a2_0_a3_0_g0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[13]),
	.datac(etat_present_i[0]),
	.datad(etat_present_ns_1_1_0_a2_4)
);
defparam etat_present_RNO_14_.lut_mask=16'h8000;
defparam etat_present_RNO_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_15_ (
	.combout(etat_present_ns_10_1_0_a2_3_0_g0_0_a3),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[14]),
	.datac(etat_present[6]),
	.datad(etat_present_ns_5_1_0_0_a2)
);
defparam etat_present_RNO_0_15_.lut_mask=16'h0800;
defparam etat_present_RNO_0_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_6_ (
	.combout(etat_present_ns_5_1_0_1_g0_0_a3_0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[7]),
	.datac(etat_present[5]),
	.datad(etat_present_ns_5_1_0_a2_3)
);
defparam etat_present_RNO_0_6_.lut_mask=16'h1000;
defparam etat_present_RNO_0_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb clockDR_0_0_a2_0_RNO (
	.combout(etat_present_ns_3_1_0_1_g0_0_a3),
	.dataa(etat_present[2]),
	.datab(etat_present[9]),
	.datac(etat_present_ns_3_1_0_1_g0_0_a3_1_x),
	.datad(etat_present_tr20_0_a2_0_a2_1)
);
defparam clockDR_0_0_a2_0_RNO.lut_mask=16'h1000;
defparam clockDR_0_0_a2_0_RNO.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_8_ (
	.combout(etat_present_ns_6_1_0_a2_0_a3_0_g0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[5]),
	.datac(etat_present[7]),
	.datad(etat_present_ns_5_1_0_a2_3)
);
defparam etat_present_RNO_8_.lut_mask=16'h2800;
defparam etat_present_RNO_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_13_ (
	.combout(etat_present_ns_9_1_0_a2_3_0_g0_0_a3),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[13]),
	.datac(etat_present_i[0]),
	.datad(etat_present_ns_1_1_0_a2_4)
);
defparam etat_present_RNO_0_13_.lut_mask=16'h4000;
defparam etat_present_RNO_0_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_15_ (
	.combout(etat_present_ns_10_1_0_a2_3_0_g0_0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[12]),
	.datac(etat_present_ns_9_1_0_a2_3_0_g0_0_a3_0_1),
	.datad(etat_present_ns_10_1_0_a2_3_0_g0_0_a3)
);
defparam etat_present_RNO_15_.lut_mask=16'hff80;
defparam etat_present_RNO_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_4_ (
	.combout(etat_present_ns_3_1_0_1_g0_0),
	.dataa(etat_present_ns_3_1_0_1_g2_0_x),
	.datab(etat_present_ns_3_1_0_1_g0_0_a3_1_x),
	.datac(etat_present_ns_3_1_0_0_a2),
	.datad(etat_present_ns_5_1_0_a2_3)
);
defparam etat_present_RNO_4_.lut_mask=16'heca0;
defparam etat_present_RNO_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_i_RNO_0_ (
	.combout(etat_present_ns_0_1_0_a2_6_0_g0_0),
	.dataa(etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_3_x),
	.datab(etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_2),
	.datac(etat_present_ns_1_1_0_a2_4),
	.datad(etat_present_tr20_0_a2_0_a2_1)
);
defparam etat_present_i_RNO_0_.lut_mask=16'h135f;
defparam etat_present_i_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_13_ (
	.combout(etat_present_ns_9_1_0_a2_3_0_g0_0),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[12]),
	.datac(etat_present_ns_9_1_0_a2_3_0_g0_0_a3_0_1),
	.datad(etat_present_ns_9_1_0_a2_3_0_g0_0_a3)
);
defparam etat_present_RNO_13_.lut_mask=16'hff40;
defparam etat_present_RNO_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_1_ (
	.combout(etat_present_ns_1_1_0_1_g0_0),
	.dataa(etat_present[13]),
	.datab(etat_present_i[0]),
	.datac(etat_present_ns_1_1_0_1_g0_0_a3),
	.datad(etat_present_ns_9_1_0_a2_3_0_g0_0_a3_1_x)
);
defparam etat_present_RNO_1_.lut_mask=16'hf1f0;
defparam etat_present_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNILFE51_14_ (
	.combout(etat_present_ns_7_1_0_1_g0_0),
	.dataa(etat_present[14]),
	.datab(etat_present[6]),
	.datac(etat_present_ns_7_1_0_1_g0_0_a3_0_2),
	.datad(etat_present_ns_7_1_0_1_g0_0_a3_x)
);
defparam etat_present_RNILFE51_14_.lut_mask=16'hff20;
defparam etat_present_RNILFE51_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_6_ (
	.combout(etat_present_ns_5_1_0_1_g0_0),
	.dataa(etat_present[6]),
	.datab(etat_present[14]),
	.datac(etat_present_ns_7_1_0_1_g0_0_a3_0_2),
	.datad(etat_present_ns_5_1_0_1_g0_0_a3_0)
);
defparam etat_present_RNO_6_.lut_mask=16'hff20;
defparam etat_present_RNO_6_.sum_lutc_input="datac";
// @21:338
  cycloneiii_lcell_comb clockDR_0_0_a2_0_cZ (
	.combout(clockDR_0_0_a2_0),
	.dataa(etat_present_ns_3_1_0_1_g2_0_x),
	.datab(etat_present_ns_3_1_0_0_a2),
	.datac(etat_present_ns_3_1_0_1_g0_0_a3),
	.datad(etat_present_tr9_0_a2_0_a3_0_g0)
);
defparam clockDR_0_0_a2_0_cZ.lut_mask=16'hfff8;
defparam clockDR_0_0_a2_0_cZ.sum_lutc_input="datac";
// @21:335
  cycloneiii_lcell_comb clockIR_0_0_a2_0_cZ (
	.combout(clockIR_0_0_a2_0),
	.dataa(etat_present_tr21_0_a2_0_a3_0_g0_1_x),
	.datab(etat_present_tr20_0_a2_0_a2_0),
	.datac(etat_present_tr20_0_a2_0_a2_1),
	.datad(etat_present_ns_7_1_0_1_g0_0)
);
defparam clockIR_0_0_a2_0_cZ.lut_mask=16'hff80;
defparam clockIR_0_0_a2_0_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_1_1_ (
	.combout(etat_present_ns_9_1_0_a2_3_0_g0_0_a3_1_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present_ns_1_1_0_a2_4),
	.datac(VCC),
	.datad(VCC)
);
defparam etat_present_RNO_1_1_.lut_mask=16'h4444;
defparam etat_present_RNO_1_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_12_ (
	.combout(etat_present_ns_8_1_0_a2_2_a3_0_g0_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[12]),
	.datac(etat_present_ns_8_1_0_a2_2_a3_0_g0_2),
	.datad(VCC)
);
defparam etat_present_RNO_12_.lut_mask=16'h2020;
defparam etat_present_RNO_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNIGRCI_12_ (
	.combout(etat_present_ns_7_1_0_1_g0_0_a3_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[12]),
	.datac(etat_present_ns_8_1_0_a2_2_a3_0_g0_2),
	.datad(VCC)
);
defparam etat_present_RNIGRCI_12_.lut_mask=16'h1010;
defparam etat_present_RNIGRCI_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNIVFJE_5_ (
	.combout(etat_present_ns_3_1_0_1_g0_0_a3_1_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[5]),
	.datac(etat_present[7]),
	.datad(VCC)
);
defparam etat_present_RNIVFJE_5_.lut_mask=16'h1010;
defparam etat_present_RNIVFJE_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_i_RNO_0_0_ (
	.combout(etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_3_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[13]),
	.datac(etat_present_i[0]),
	.datad(VCC)
);
defparam etat_present_i_RNO_0_0_.lut_mask=16'h0202;
defparam etat_present_i_RNO_0_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNIUFJE_2_ (
	.combout(etat_present_tr21_0_a2_0_a3_0_g0_1_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[9]),
	.datac(etat_present[2]),
	.datad(VCC)
);
defparam etat_present_RNIUFJE_2_.lut_mask=16'h0404;
defparam etat_present_RNIUFJE_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNIUFJE_0_2_ (
	.combout(etat_present_tr9_0_a2_0_a3_0_g0_1_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[2]),
	.datac(etat_present[9]),
	.datad(VCC)
);
defparam etat_present_RNIUFJE_0_2_.lut_mask=16'h0404;
defparam etat_present_RNIUFJE_0_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNIQFJE_4_ (
	.combout(etat_present_ns_3_1_0_1_g2_0_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[4]),
	.datac(etat_present[3]),
	.datad(VCC)
);
defparam etat_present_RNIQFJE_4_.lut_mask=16'h1414;
defparam etat_present_RNIQFJE_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_9_ (
	.combout(etat_present_tr20_0_a2_0_a3_0_g0_1_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[9]),
	.datac(etat_present[2]),
	.datad(VCC)
);
defparam etat_present_RNO_0_9_.lut_mask=16'h2020;
defparam etat_present_RNO_0_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb etat_present_RNO_0_7_ (
	.combout(etat_present_tr17_0_a2_1_a3_0_g0_1_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(etat_present[6]),
	.datac(etat_present[14]),
	.datad(VCC)
);
defparam etat_present_RNO_0_7_.lut_mask=16'h0808;
defparam etat_present_RNO_0_7_.sum_lutc_input="datac";
//@21:75
//@35:720
assign ladder_fpga_sc_updateDR_configgen = sc_updateDR_0x01;
endmodule /* tap_control */

// VQM4.1+ 
module ir_cell (
  shiftIR,
  ladder_fpga_sc_tdi_c,
  scan_out,
  etat_present_ret,
  ladder_fpga_sc_tck_c,
  G_1857,
  ladder_fpga_sc_tck_c_i,
  data_out
)
;
input shiftIR ;
input ladder_fpga_sc_tdi_c ;
output scan_out ;
input etat_present_ret ;
input ladder_fpga_sc_tck_c ;
input G_1857 ;
input ladder_fpga_sc_tck_c_i ;
output data_out ;
wire shiftIR ;
wire ladder_fpga_sc_tdi_c ;
wire scan_out ;
wire etat_present_ret ;
wire ladder_fpga_sc_tck_c ;
wire G_1857 ;
wire ladder_fpga_sc_tck_c_i ;
wire data_out ;
wire ff1 ;
wire ff1_3_0_g0_x ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @18:56
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1857),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(ff1_3_0_g0_x),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ff1_3_0_g0_x),
	.dataa(ladder_fpga_sc_tdi_c),
	.datab(shiftIR),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@17:54
endmodule /* ir_cell */

// VQM4.1+ 
module ir_cell_1 (
  scan_out_0,
  shiftIR,
  scan_out,
  etat_present_ret,
  ladder_fpga_sc_tck_c,
  G_1857,
  ladder_fpga_sc_tck_c_i,
  data_out
)
;
input scan_out_0 ;
input shiftIR ;
output scan_out ;
input etat_present_ret ;
input ladder_fpga_sc_tck_c ;
input G_1857 ;
input ladder_fpga_sc_tck_c_i ;
output data_out ;
wire scan_out_0 ;
wire shiftIR ;
wire scan_out ;
wire etat_present_ret ;
wire ladder_fpga_sc_tck_c ;
wire G_1857 ;
wire ladder_fpga_sc_tck_c_i ;
wire data_out ;
wire ff1 ;
wire ff1_3_0_g0 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @18:56
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1857),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(ff1_3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ff1_3_0_g0),
	.dataa(shiftIR),
	.datab(scan_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@17:65
endmodule /* ir_cell_1 */

// VQM4.1+ 
module ir_cell_2 (
  scan_out_0,
  shiftIR,
  scan_out,
  etat_present_ret,
  ladder_fpga_sc_tck_c,
  data_out,
  G_1857,
  reset_bar,
  ladder_fpga_sc_tck_c_i,
  data_out_1
)
;
input scan_out_0 ;
input shiftIR ;
output scan_out ;
input etat_present_ret ;
input ladder_fpga_sc_tck_c ;
output data_out ;
input G_1857 ;
input reset_bar ;
input ladder_fpga_sc_tck_c_i ;
output data_out_1 ;
wire scan_out_0 ;
wire shiftIR ;
wire scan_out ;
wire etat_present_ret ;
wire ladder_fpga_sc_tck_c ;
wire data_out ;
wire G_1857 ;
wire reset_bar ;
wire ladder_fpga_sc_tck_c_i ;
wire data_out_1 ;
wire ff1 ;
wire VCC ;
wire ff1_3_0_g0 ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @17:65
  dffeas data_out_1_Z (
	.q(data_out_1),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1857),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_1_Z.is_wysiwyg="TRUE";
// @18:56
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1857),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(ff1_3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ff1_3_0_g0),
	.dataa(shiftIR),
	.datab(scan_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@17:65
endmodule /* ir_cell_2 */

// VQM4.1+ 
module ir_cell_3 (
  scan_out_0,
  shiftIR,
  scan_out,
  etat_present_ret,
  ladder_fpga_sc_tck_c,
  G_1857,
  ladder_fpga_sc_tck_c_i,
  data_out
)
;
input scan_out_0 ;
input shiftIR ;
output scan_out ;
input etat_present_ret ;
input ladder_fpga_sc_tck_c ;
input G_1857 ;
input ladder_fpga_sc_tck_c_i ;
output data_out ;
wire scan_out_0 ;
wire shiftIR ;
wire scan_out ;
wire etat_present_ret ;
wire ladder_fpga_sc_tck_c ;
wire G_1857 ;
wire ladder_fpga_sc_tck_c_i ;
wire data_out ;
wire ff1 ;
wire ff1_3_0_g0 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @18:56
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1857),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(ff1_3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ff1_3_0_g0),
	.dataa(shiftIR),
	.datab(scan_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@17:65
endmodule /* ir_cell_3 */

// VQM4.1+ 
module ir_cell_4 (
  scan_out_0,
  shiftIR,
  scan_out,
  etat_present_ret,
  ladder_fpga_sc_tck_c,
  G_1857,
  ladder_fpga_sc_tck_c_i,
  data_out
)
;
input scan_out_0 ;
input shiftIR ;
output scan_out ;
input etat_present_ret ;
input ladder_fpga_sc_tck_c ;
input G_1857 ;
input ladder_fpga_sc_tck_c_i ;
output data_out ;
wire scan_out_0 ;
wire shiftIR ;
wire scan_out ;
wire etat_present_ret ;
wire ladder_fpga_sc_tck_c ;
wire G_1857 ;
wire ladder_fpga_sc_tck_c_i ;
wire data_out ;
wire ff1 ;
wire ff1_3_0_g0 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @18:56
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1857),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @18:38
  dffeas ff1_Z (
	.q(ff1),
	.d(ff1_3_0_g0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @18:49
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ff1_3_0_g0),
	.dataa(shiftIR),
	.datab(scan_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@17:65
endmodule /* ir_cell_4 */

// VQM4.1+ 
module ir_5_bits (
  data_out_3,
  data_out_2,
  data_out_1_0,
  reset_bar,
  data_out_1,
  scan_out_2,
  data_out_0,
  data_out,
  ladder_fpga_sc_tck_c_i,
  G_1857,
  ladder_fpga_sc_tck_c,
  etat_present_ret,
  ladder_fpga_sc_tdi_c,
  shiftIR
)
;
output data_out_3 ;
output data_out_2 ;
output data_out_1_0 ;
input reset_bar ;
output data_out_1 ;
output scan_out_2 ;
output data_out_0 ;
output data_out ;
input ladder_fpga_sc_tck_c_i ;
input G_1857 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret ;
input ladder_fpga_sc_tdi_c ;
input shiftIR ;
wire data_out_3 ;
wire data_out_2 ;
wire data_out_1_0 ;
wire reset_bar ;
wire data_out_1 ;
wire scan_out_2 ;
wire data_out_0 ;
wire data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire G_1857 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret ;
wire ladder_fpga_sc_tdi_c ;
wire shiftIR ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_3 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @17:54
  ir_cell a_4_b_c (
	.shiftIR(shiftIR),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.scan_out(scan_out),
	.etat_present_ret(etat_present_ret),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1857(G_1857),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.data_out(data_out)
);
// @17:65
  ir_cell_1 a_1_d_e (
	.scan_out_0(scan_out_0),
	.shiftIR(shiftIR),
	.scan_out(scan_out_1),
	.etat_present_ret(etat_present_ret),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1857(G_1857),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.data_out(data_out_0)
);
// @17:65
  ir_cell_2 a_0_d_e (
	.scan_out_0(scan_out_1),
	.shiftIR(shiftIR),
	.scan_out(scan_out_2),
	.etat_present_ret(etat_present_ret),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.data_out(data_out_1),
	.G_1857(G_1857),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.data_out_1(data_out_1_0)
);
// @17:65
  ir_cell_3 a_3_d_e (
	.scan_out_0(scan_out),
	.shiftIR(shiftIR),
	.scan_out(scan_out_3),
	.etat_present_ret(etat_present_ret),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1857(G_1857),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.data_out(data_out_2)
);
// @17:65
  ir_cell_4 a_2_d_e (
	.scan_out_0(scan_out_3),
	.shiftIR(shiftIR),
	.scan_out(scan_out_0),
	.etat_present_ret(etat_present_ret),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1857(G_1857),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.data_out(data_out_3)
);
endmodule /* ir_5_bits */

// VQM4.1+ 
module dr_cell_4 (
  ladder_fpga_sc_tck_c_i,
  scan_out,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  ladder_fpga_sc_tdi_c
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire ladder_fpga_sc_tdi_c ;
wire ff1 ;
wire VCC ;
wire N_725 ;
wire N_76 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:785
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4 */

// VQM4.1+ 
module dr_cell_4_1 (
  ladder_fpga_sc_tck_c_i,
  scan_out,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  ladder_fpga_sc_tdi_c
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire ladder_fpga_sc_tdi_c ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:57
//@22:57
//@22:57
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_1 */

// VQM4.1+ 
module dr_cell_4_2 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_2 */

// VQM4.1+ 
module dr_cell_4_3 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_3 */

// VQM4.1+ 
module dr_cell_4_4 (
  ladder_addr_c_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_addr_c_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_addr_c_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ladder_addr_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_4 */

// VQM4.1+ 
module dr_cell_4_5 (
  ladder_addr_c_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_addr_c_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_addr_c_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ladder_addr_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_5 */

// VQM4.1+ 
module dr_cell_4_6 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_6 */

// VQM4.1+ 
module dr_cell_4_7 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_7 */

// VQM4.1+ 
module dr_cell_4_8 (
  ladder_addr_c_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_addr_c_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_addr_c_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ladder_addr_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_8 */

// VQM4.1+ 
module dr_x_bits_8 (
  ladder_addr_c_0,
  ladder_addr_c_2,
  ladder_addr_c_1,
  scan_out_6,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  ladder_fpga_sc_tck_c_i
)
;
input ladder_addr_c_0 ;
input ladder_addr_c_2 ;
input ladder_addr_c_1 ;
output scan_out_6 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i ;
wire ladder_addr_c_0 ;
wire ladder_addr_c_2 ;
wire ladder_addr_c_1 ;
wire scan_out_6 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @22:57
  dr_cell_4_1 a_7_b_c (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out(scan_out),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c)
);
// @22:70
  dr_cell_4_2 a_5_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_0),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_1)
);
// @22:70
  dr_cell_4_3 a_4_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_2),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_0)
);
// @22:70
  dr_cell_4_4 a_1_d_e (
	.ladder_addr_c_0(ladder_addr_c_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_3),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_4)
);
// @22:70
  dr_cell_4_5 a_2_d_e (
	.ladder_addr_c_0(ladder_addr_c_2),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_4),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_5)
);
// @22:70
  dr_cell_4_6 a_3_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_5),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_2)
);
// @22:70
  dr_cell_4_7 a_6_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_1),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out)
);
// @22:70
  dr_cell_4_8 a_0_d_e (
	.ladder_addr_c_0(ladder_addr_c_0),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_6),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_3)
);
endmodule /* dr_x_bits_8 */

// VQM4.1+ 
module dr_cell_4_10 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_10 */

// VQM4.1+ 
module dr_cell_4_11 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_11 */

// VQM4.1+ 
module dr_cell_4_12 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_12 */

// VQM4.1+ 
module dr_cell_4_13 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_13 */

// VQM4.1+ 
module dr_cell_4_14 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_14 */

// VQM4.1+ 
module dr_cell_4_15 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_15 */

// VQM4.1+ 
module dr_cell_4_16 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_16 */

// VQM4.1+ 
module dr_cell_4_17 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_17 */

// VQM4.1+ 
module dr_cell_4_18 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_18 */

// VQM4.1+ 
module dr_cell_4_19 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_19 */

// VQM4.1+ 
module dr_cell_4_20 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_20 */

// VQM4.1+ 
module dr_cell_4_21 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_21 */

// VQM4.1+ 
module dr_cell_4_22 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_22 */

// VQM4.1+ 
module dr_cell_4_24 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_24 */

// VQM4.1+ 
module dr_cell_4_25 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_25 */

// VQM4.1+ 
module dr_cell_4_26 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_26 */

// VQM4.1+ 
module dr_cell_4_27 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_27 */

// VQM4.1+ 
module dr_cell_4_28 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_28 */

// VQM4.1+ 
module dr_cell_4_29 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_29 */

// VQM4.1+ 
module dr_cell_4_30 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_30 */

// VQM4.1+ 
module dr_cell_4_31 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_31 */

// VQM4.1+ 
module dr_cell_4_32 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_32 */

// VQM4.1+ 
module dr_cell_4_33 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_33 */

// VQM4.1+ 
module dr_cell_4_35 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_35 */

// VQM4.1+ 
module dr_cell_4_36 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_36 */

// VQM4.1+ 
module dr_cell_4_37 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_37 */

// VQM4.1+ 
module dr_cell_4_38 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(VCC),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_38 */

// VQM4.1+ 
module dr_cell_4_39 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_39 */

// VQM4.1+ 
module dr_cell_4_40 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_40 */

// VQM4.1+ 
module dr_x_bits_32 (
  scan_out_28,
  scan_out_21,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  ladder_fpga_sc_tck_c_i
)
;
input scan_out_28 ;
output scan_out_21 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i ;
wire scan_out_28 ;
wire scan_out_21 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire scan_out_15 ;
wire scan_out_16 ;
wire scan_out_17 ;
wire scan_out_18 ;
wire scan_out_19 ;
wire scan_out_20 ;
wire scan_out_22 ;
wire scan_out_23 ;
wire scan_out_24 ;
wire scan_out_25 ;
wire scan_out_26 ;
wire scan_out_27 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @22:70
  dr_cell_4_10 a_14_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_0)
);
// @22:70
  dr_cell_4_11 a_23_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_1),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_2)
);
// @22:70
  dr_cell_4_12 a_6_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_3),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_4)
);
// @22:70
  dr_cell_4_13 a_1_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_5),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_6)
);
// @22:70
  dr_cell_4_14 a_10_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_7),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_8)
);
// @22:70
  dr_cell_4_15 a_7_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_4),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_9)
);
// @22:70
  dr_cell_4_16 a_3_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_10),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_11)
);
// @22:70
  dr_cell_4_17 a_12_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_12),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_13)
);
// @22:70
  dr_cell_4_18 a_8_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_9),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_14)
);
// @22:70
  dr_cell_4_19 a_4_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_11),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_15)
);
// @22:70
  dr_cell_4_20 a_13_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_13),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out)
);
// @22:70
  dr_cell_4_21 a_22_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_16),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_1)
);
// @22:70
  dr_cell_4_22 a_5_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_15),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_3)
);
// @22:70
  dr_cell_4_24 a_27_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_17),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_18)
);
// @22:70
  dr_cell_4_25 a_19_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_19),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_20)
);
// @22:70
  dr_cell_4_26 a_9_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_14),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_7)
);
// @22:70
  dr_cell_4_27 a_0_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_21),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_5)
);
// @22:70
  dr_cell_4_28 a_20_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_20),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_22)
);
// @22:70
  dr_cell_4_29 a_16_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_23),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_24)
);
// @22:70
  dr_cell_4_30 a_25_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_25),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_26)
);
// @22:70
  dr_cell_4_31 a_21_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_22),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_16)
);
// @22:70
  dr_cell_4_32 a_17_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_24),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_27)
);
// @22:70
  dr_cell_4_33 a_26_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_26),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_17)
);
// @22:70
  dr_cell_4_35 a_18_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_27),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_19)
);
// @22:70
  dr_cell_4_36 a_15_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_0),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_23)
);
// @22:70
  dr_cell_4_37 a_24_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_2),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_25)
);
// @22:70
  dr_cell_4_38 a_28_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_18),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_28)
);
// @22:70
  dr_cell_4_39 a_2_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_6),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_10)
);
// @22:70
  dr_cell_4_40 a_11_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_8),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_12)
);
endmodule /* dr_x_bits_32 */

// VQM4.1+ 
module dr_cell_4_41 (
  ladder_fpga_sc_tck_c_i,
  scan_out,
  shiftDR,
  spare_switch_c,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  ladder_fpga_sc_tdi_c
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out ;
input shiftDR ;
input spare_switch_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire shiftDR ;
wire spare_switch_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire ladder_fpga_sc_tdi_c ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(spare_switch_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:57
//@22:57
//@22:57
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_41 */

// VQM4.1+ 
module dr_cell_4_42 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  holdin_echelle_c,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input holdin_echelle_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire holdin_echelle_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(holdin_echelle_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_42 */

// VQM4.1+ 
module dr_cell_4_43 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  xtal_en_c,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input xtal_en_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire xtal_en_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(xtal_en_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_43 */

// VQM4.1+ 
module dr_cell_4_44 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  crc_error,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input crc_error /* synthesis syn_tristate = 1 */ ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire crc_error ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(crc_error),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_44 */

// VQM4.1+ 
module dr_cell_4_45 (
  debug_present_n_c,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input debug_present_n_c ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire debug_present_n_c ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire ff1_RNO ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff1_RNO),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  assign  ff1_RNO = ~ debug_present_n_c;
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_45 */

// VQM4.1+ 
module dr_cell_4_46 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pll_40MHz_switchover_locked,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pll_40MHz_switchover_locked ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pll_40MHz_switchover_locked ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pll_40MHz_switchover_locked),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_46 */

// VQM4.1+ 
module dr_cell_4_47 (
  enable_latchup_n_8,
  enable_latchup_n_9,
  enable_latchup_n_10,
  enable_latchup_n_11,
  enable_latchup_n_12,
  enable_latchup_n_13,
  enable_latchup_n_14,
  enable_latchup_n_15,
  enable_latchup_n_0,
  enable_latchup_n_1,
  enable_latchup_n_2,
  enable_latchup_n_3,
  enable_latchup_n_4,
  enable_latchup_n_5,
  enable_latchup_n_6,
  enable_latchup_n_7,
  latchup_hybride_c_8,
  latchup_hybride_c_9,
  latchup_hybride_c_10,
  latchup_hybride_c_11,
  latchup_hybride_c_12,
  latchup_hybride_c_13,
  latchup_hybride_c_14,
  latchup_hybride_c_15,
  latchup_hybride_c_0,
  latchup_hybride_c_1,
  latchup_hybride_c_2,
  latchup_hybride_c_3,
  latchup_hybride_c_4,
  latchup_hybride_c_5,
  latchup_hybride_c_6,
  latchup_hybride_c_7,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c
)
;
input enable_latchup_n_8 ;
input enable_latchup_n_9 ;
input enable_latchup_n_10 ;
input enable_latchup_n_11 ;
input enable_latchup_n_12 ;
input enable_latchup_n_13 ;
input enable_latchup_n_14 ;
input enable_latchup_n_15 ;
input enable_latchup_n_0 ;
input enable_latchup_n_1 ;
input enable_latchup_n_2 ;
input enable_latchup_n_3 ;
input enable_latchup_n_4 ;
input enable_latchup_n_5 ;
input enable_latchup_n_6 ;
input enable_latchup_n_7 ;
input latchup_hybride_c_8 ;
input latchup_hybride_c_9 ;
input latchup_hybride_c_10 ;
input latchup_hybride_c_11 ;
input latchup_hybride_c_12 ;
input latchup_hybride_c_13 ;
input latchup_hybride_c_14 ;
input latchup_hybride_c_15 ;
input latchup_hybride_c_0 ;
input latchup_hybride_c_1 ;
input latchup_hybride_c_2 ;
input latchup_hybride_c_3 ;
input latchup_hybride_c_4 ;
input latchup_hybride_c_5 ;
input latchup_hybride_c_6 ;
input latchup_hybride_c_7 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
wire enable_latchup_n_8 ;
wire enable_latchup_n_9 ;
wire enable_latchup_n_10 ;
wire enable_latchup_n_11 ;
wire enable_latchup_n_12 ;
wire enable_latchup_n_13 ;
wire enable_latchup_n_14 ;
wire enable_latchup_n_15 ;
wire enable_latchup_n_0 ;
wire enable_latchup_n_1 ;
wire enable_latchup_n_2 ;
wire enable_latchup_n_3 ;
wire enable_latchup_n_4 ;
wire enable_latchup_n_5 ;
wire enable_latchup_n_6 ;
wire enable_latchup_n_7 ;
wire latchup_hybride_c_8 ;
wire latchup_hybride_c_9 ;
wire latchup_hybride_c_10 ;
wire latchup_hybride_c_11 ;
wire latchup_hybride_c_12 ;
wire latchup_hybride_c_13 ;
wire latchup_hybride_c_14 ;
wire latchup_hybride_c_15 ;
wire latchup_hybride_c_0 ;
wire latchup_hybride_c_1 ;
wire latchup_hybride_c_2 ;
wire latchup_hybride_c_3 ;
wire latchup_hybride_c_4 ;
wire latchup_hybride_c_5 ;
wire latchup_hybride_c_6 ;
wire latchup_hybride_c_7 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire ff1 ;
wire ff1_3_0_g1 ;
wire VCC ;
wire ff1_3_0_g1_0 ;
wire ff1_3_0_g1_1 ;
wire ff1_3_0_g1_2 ;
wire ff1_3_0_g1_3 ;
wire ff1_3_0_g1_4 ;
wire ff1_3_0_g1_5 ;
wire ff1_3_0_g1_6 ;
wire ff1_3_0_g1_7 ;
wire ff1_3_0_g1_12 ;
wire ff1_3_0_g1_13 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ff1_3_0_g1),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb ff1_RNO_8 (
	.combout(ff1_3_0_g1_0),
	.dataa(latchup_hybride_c_7),
	.datab(latchup_hybride_c_6),
	.datac(enable_latchup_n_7),
	.datad(enable_latchup_n_6)
);
defparam ff1_RNO_8.lut_mask=16'h7350;
defparam ff1_RNO_8.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_9 (
	.combout(ff1_3_0_g1_1),
	.dataa(latchup_hybride_c_5),
	.datab(latchup_hybride_c_4),
	.datac(enable_latchup_n_5),
	.datad(enable_latchup_n_4)
);
defparam ff1_RNO_9.lut_mask=16'h7350;
defparam ff1_RNO_9.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_6 (
	.combout(ff1_3_0_g1_2),
	.dataa(latchup_hybride_c_3),
	.datab(latchup_hybride_c_2),
	.datac(enable_latchup_n_3),
	.datad(enable_latchup_n_2)
);
defparam ff1_RNO_6.lut_mask=16'h7350;
defparam ff1_RNO_6.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_7 (
	.combout(ff1_3_0_g1_3),
	.dataa(latchup_hybride_c_1),
	.datab(latchup_hybride_c_0),
	.datac(enable_latchup_n_1),
	.datad(enable_latchup_n_0)
);
defparam ff1_RNO_7.lut_mask=16'h7350;
defparam ff1_RNO_7.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_4 (
	.combout(ff1_3_0_g1_4),
	.dataa(latchup_hybride_c_15),
	.datab(latchup_hybride_c_14),
	.datac(enable_latchup_n_15),
	.datad(enable_latchup_n_14)
);
defparam ff1_RNO_4.lut_mask=16'h7350;
defparam ff1_RNO_4.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_5 (
	.combout(ff1_3_0_g1_5),
	.dataa(latchup_hybride_c_13),
	.datab(latchup_hybride_c_12),
	.datac(enable_latchup_n_13),
	.datad(enable_latchup_n_12)
);
defparam ff1_RNO_5.lut_mask=16'h7350;
defparam ff1_RNO_5.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_2 (
	.combout(ff1_3_0_g1_6),
	.dataa(latchup_hybride_c_11),
	.datab(latchup_hybride_c_10),
	.datac(enable_latchup_n_11),
	.datad(enable_latchup_n_10)
);
defparam ff1_RNO_2.lut_mask=16'h7350;
defparam ff1_RNO_2.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_3 (
	.combout(ff1_3_0_g1_7),
	.dataa(latchup_hybride_c_9),
	.datab(latchup_hybride_c_8),
	.datac(enable_latchup_n_9),
	.datad(enable_latchup_n_8)
);
defparam ff1_RNO_3.lut_mask=16'h7350;
defparam ff1_RNO_3.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_1 (
	.combout(ff1_3_0_g1_12),
	.dataa(ff1_3_0_g1_2),
	.datab(ff1_3_0_g1_3),
	.datac(ff1_3_0_g1_0),
	.datad(ff1_3_0_g1_1)
);
defparam ff1_RNO_1.lut_mask=16'hfffe;
defparam ff1_RNO_1.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO_0 (
	.combout(ff1_3_0_g1_13),
	.dataa(ff1_3_0_g1_6),
	.datab(ff1_3_0_g1_7),
	.datac(ff1_3_0_g1_4),
	.datad(ff1_3_0_g1_5)
);
defparam ff1_RNO_0.lut_mask=16'hfffe;
defparam ff1_RNO_0.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ff1_3_0_g1),
	.dataa(ff1_3_0_g1_13),
	.datab(ff1_3_0_g1_12),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'heeee;
defparam ff1_RNO.sum_lutc_input="datac";
//@22:70
//@22:70
//@22:70
endmodule /* dr_cell_4_47 */

// VQM4.1+ 
module dr_cell_4_48 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  data_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input data_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire data_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_48 */

// VQM4.1+ 
module dr_cell_4_49 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  ladder_fpga_activeclock,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input ladder_fpga_activeclock ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire ladder_fpga_activeclock ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ladder_fpga_activeclock),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_49 */

// VQM4.1+ 
module dr_cell_4_50 (
  temp_scan_0,
  ladder_fpga_sc_tck_c_i,
  scan_out,
  shiftDR,
  clock40mhz_xtal_bad,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c
)
;
input temp_scan_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out ;
input shiftDR ;
input clock40mhz_xtal_bad ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
wire temp_scan_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire shiftDR ;
wire clock40mhz_xtal_bad ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(temp_scan_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(clock40mhz_xtal_bad),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_50 */

// VQM4.1+ 
module dr_cell_4_51 (
  card_ser_num_c_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input card_ser_num_c_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire card_ser_num_c_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(card_ser_num_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_51 */

// VQM4.1+ 
module dr_cell_4_52 (
  card_ser_num_c_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input card_ser_num_c_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire card_ser_num_c_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(card_ser_num_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_52 */

// VQM4.1+ 
module dr_cell_4_53 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_53 */

// VQM4.1+ 
module dr_cell_4_54 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  fpga_serdes_ou_connec_c,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input fpga_serdes_ou_connec_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire fpga_serdes_ou_connec_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(fpga_serdes_ou_connec_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_54 */

// VQM4.1+ 
module dr_cell_4_55 (
  card_ser_num_c_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input card_ser_num_c_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire card_ser_num_c_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(card_ser_num_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_55 */

// VQM4.1+ 
module \dr_cell_a.9.d.e_0  (
  temp_scan_0,
  temp_scan_1,
  ladder_fpga_sc_tck_c_i,
  shiftDR,
  clock40mhz_fpga_bad,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c
)
;
output temp_scan_0 ;
input temp_scan_1 ;
input ladder_fpga_sc_tck_c_i ;
input shiftDR ;
input clock40mhz_fpga_bad ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
wire temp_scan_0 ;
wire temp_scan_1 ;
wire ladder_fpga_sc_tck_c_i ;
wire shiftDR ;
wire clock40mhz_fpga_bad ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire ff1 ;
wire scan_out ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(temp_scan_1),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(clock40mhz_fpga_bad),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
assign temp_scan_0 = scan_out;
endmodule /* \dr_cell_a.9.d.e_0  */

// VQM4.1+ 
module dr_cell_4_56 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  sc_serdes_ou_connec_c,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input sc_serdes_ou_connec_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire sc_serdes_ou_connec_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(sc_serdes_ou_connec_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_56 */

// VQM4.1+ 
module dr_cell_4_57 (
  card_ser_num_c_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input card_ser_num_c_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire card_ser_num_c_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(card_ser_num_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_57 */

// VQM4.1+ 
module dr_cell_4_58 (
  card_ser_num_c_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input card_ser_num_c_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire card_ser_num_c_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(card_ser_num_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_58 */

// VQM4.1+ 
module \dr_cell_a.10.d.e_0  (
  temp_scan_0,
  ladder_fpga_sc_tck_c_i,
  shiftDR,
  data_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
output temp_scan_0 ;
input ladder_fpga_sc_tck_c_i ;
input shiftDR ;
input data_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temp_scan_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire shiftDR ;
wire data_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire NN_1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(NN_1),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
assign temp_scan_0 = NN_1;
endmodule /* \dr_cell_a.10.d.e_0  */

// VQM4.1+ 
module dr_cell_4_59 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  testin_echelle_c,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input testin_echelle_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire testin_echelle_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(testin_echelle_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_59 */

// VQM4.1+ 
module dr_cell_4_60 (
  card_ser_num_c_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input card_ser_num_c_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire card_ser_num_c_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(card_ser_num_c_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_60 */

// VQM4.1+ 
module dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG (
  card_ser_num_c_3,
  card_ser_num_c_1,
  card_ser_num_c_0,
  card_ser_num_c_5,
  card_ser_num_c_2,
  card_ser_num_c_4,
  latchup_hybride_c_7,
  latchup_hybride_c_6,
  latchup_hybride_c_5,
  latchup_hybride_c_4,
  latchup_hybride_c_3,
  latchup_hybride_c_2,
  latchup_hybride_c_1,
  latchup_hybride_c_0,
  latchup_hybride_c_15,
  latchup_hybride_c_14,
  latchup_hybride_c_13,
  latchup_hybride_c_12,
  latchup_hybride_c_11,
  latchup_hybride_c_10,
  latchup_hybride_c_9,
  latchup_hybride_c_8,
  enable_latchup_n_7,
  enable_latchup_n_6,
  enable_latchup_n_5,
  enable_latchup_n_4,
  enable_latchup_n_3,
  enable_latchup_n_2,
  enable_latchup_n_1,
  enable_latchup_n_0,
  enable_latchup_n_15,
  enable_latchup_n_14,
  enable_latchup_n_13,
  enable_latchup_n_12,
  enable_latchup_n_11,
  enable_latchup_n_10,
  enable_latchup_n_9,
  enable_latchup_n_8,
  testin_echelle_c,
  data_out_0,
  scan_out_17,
  sc_serdes_ou_connec_c,
  clock40mhz_fpga_bad,
  fpga_serdes_ou_connec_c,
  clock40mhz_xtal_bad,
  ladder_fpga_activeclock,
  data_out,
  pll_40MHz_switchover_locked,
  debug_present_n_c,
  crc_error,
  xtal_en_c,
  holdin_echelle_c,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  spare_switch_c,
  shiftDR,
  ladder_fpga_sc_tck_c_i
)
;
input card_ser_num_c_3 ;
input card_ser_num_c_1 ;
input card_ser_num_c_0 ;
input card_ser_num_c_5 ;
input card_ser_num_c_2 ;
input card_ser_num_c_4 ;
input latchup_hybride_c_7 ;
input latchup_hybride_c_6 ;
input latchup_hybride_c_5 ;
input latchup_hybride_c_4 ;
input latchup_hybride_c_3 ;
input latchup_hybride_c_2 ;
input latchup_hybride_c_1 ;
input latchup_hybride_c_0 ;
input latchup_hybride_c_15 ;
input latchup_hybride_c_14 ;
input latchup_hybride_c_13 ;
input latchup_hybride_c_12 ;
input latchup_hybride_c_11 ;
input latchup_hybride_c_10 ;
input latchup_hybride_c_9 ;
input latchup_hybride_c_8 ;
input enable_latchup_n_7 ;
input enable_latchup_n_6 ;
input enable_latchup_n_5 ;
input enable_latchup_n_4 ;
input enable_latchup_n_3 ;
input enable_latchup_n_2 ;
input enable_latchup_n_1 ;
input enable_latchup_n_0 ;
input enable_latchup_n_15 ;
input enable_latchup_n_14 ;
input enable_latchup_n_13 ;
input enable_latchup_n_12 ;
input enable_latchup_n_11 ;
input enable_latchup_n_10 ;
input enable_latchup_n_9 ;
input enable_latchup_n_8 ;
input testin_echelle_c ;
input data_out_0 ;
output scan_out_17 ;
input sc_serdes_ou_connec_c ;
input clock40mhz_fpga_bad ;
input fpga_serdes_ou_connec_c ;
input clock40mhz_xtal_bad ;
input ladder_fpga_activeclock ;
input data_out ;
input pll_40MHz_switchover_locked ;
input debug_present_n_c ;
input crc_error /* synthesis syn_tristate = 1 */ ;
input xtal_en_c ;
input holdin_echelle_c ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input spare_switch_c ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i ;
wire card_ser_num_c_3 ;
wire card_ser_num_c_1 ;
wire card_ser_num_c_0 ;
wire card_ser_num_c_5 ;
wire card_ser_num_c_2 ;
wire card_ser_num_c_4 ;
wire latchup_hybride_c_7 ;
wire latchup_hybride_c_6 ;
wire latchup_hybride_c_5 ;
wire latchup_hybride_c_4 ;
wire latchup_hybride_c_3 ;
wire latchup_hybride_c_2 ;
wire latchup_hybride_c_1 ;
wire latchup_hybride_c_0 ;
wire latchup_hybride_c_15 ;
wire latchup_hybride_c_14 ;
wire latchup_hybride_c_13 ;
wire latchup_hybride_c_12 ;
wire latchup_hybride_c_11 ;
wire latchup_hybride_c_10 ;
wire latchup_hybride_c_9 ;
wire latchup_hybride_c_8 ;
wire enable_latchup_n_7 ;
wire enable_latchup_n_6 ;
wire enable_latchup_n_5 ;
wire enable_latchup_n_4 ;
wire enable_latchup_n_3 ;
wire enable_latchup_n_2 ;
wire enable_latchup_n_1 ;
wire enable_latchup_n_0 ;
wire enable_latchup_n_15 ;
wire enable_latchup_n_14 ;
wire enable_latchup_n_13 ;
wire enable_latchup_n_12 ;
wire enable_latchup_n_11 ;
wire enable_latchup_n_10 ;
wire enable_latchup_n_9 ;
wire enable_latchup_n_8 ;
wire testin_echelle_c ;
wire data_out_0 ;
wire scan_out_17 ;
wire sc_serdes_ou_connec_c ;
wire clock40mhz_fpga_bad ;
wire fpga_serdes_ou_connec_c ;
wire clock40mhz_xtal_bad ;
wire ladder_fpga_activeclock ;
wire data_out ;
wire pll_40MHz_switchover_locked ;
wire debug_present_n_c ;
wire crc_error ;
wire xtal_en_c ;
wire holdin_echelle_c ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire spare_switch_c ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i ;
wire [10:9] temp_scan;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire scan_out_15 ;
wire scan_out_16 ;
wire scan_out_18 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @22:57
  dr_cell_4_41 a_21_b_c (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out(scan_out),
	.shiftDR(shiftDR),
	.spare_switch_c(spare_switch_c),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c)
);
// @22:70
  dr_cell_4_42 a_14_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_0),
	.shiftDR(shiftDR),
	.holdin_echelle_c(holdin_echelle_c),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_1)
);
// @22:70
  dr_cell_4_43 a_18_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_2),
	.shiftDR(shiftDR),
	.xtal_en_c(xtal_en_c),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_3)
);
// @22:70
  dr_cell_4_44 a_16_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_4),
	.shiftDR(shiftDR),
	.crc_error(crc_error),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_5)
);
// @22:70
  dr_cell_4_45 a_17_d_e (
	.debug_present_n_c(debug_present_n_c),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_5),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_2)
);
// @22:70
  dr_cell_4_46 a_11_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_6),
	.shiftDR(shiftDR),
	.pll_40MHz_switchover_locked(pll_40MHz_switchover_locked),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_7)
);
// @22:70
  dr_cell_4_47 a_7_d_e (
	.enable_latchup_n_8(enable_latchup_n_8),
	.enable_latchup_n_9(enable_latchup_n_9),
	.enable_latchup_n_10(enable_latchup_n_10),
	.enable_latchup_n_11(enable_latchup_n_11),
	.enable_latchup_n_12(enable_latchup_n_12),
	.enable_latchup_n_13(enable_latchup_n_13),
	.enable_latchup_n_14(enable_latchup_n_14),
	.enable_latchup_n_15(enable_latchup_n_15),
	.enable_latchup_n_0(enable_latchup_n_0),
	.enable_latchup_n_1(enable_latchup_n_1),
	.enable_latchup_n_2(enable_latchup_n_2),
	.enable_latchup_n_3(enable_latchup_n_3),
	.enable_latchup_n_4(enable_latchup_n_4),
	.enable_latchup_n_5(enable_latchup_n_5),
	.enable_latchup_n_6(enable_latchup_n_6),
	.enable_latchup_n_7(enable_latchup_n_7),
	.latchup_hybride_c_8(latchup_hybride_c_8),
	.latchup_hybride_c_9(latchup_hybride_c_9),
	.latchup_hybride_c_10(latchup_hybride_c_10),
	.latchup_hybride_c_11(latchup_hybride_c_11),
	.latchup_hybride_c_12(latchup_hybride_c_12),
	.latchup_hybride_c_13(latchup_hybride_c_13),
	.latchup_hybride_c_14(latchup_hybride_c_14),
	.latchup_hybride_c_15(latchup_hybride_c_15),
	.latchup_hybride_c_0(latchup_hybride_c_0),
	.latchup_hybride_c_1(latchup_hybride_c_1),
	.latchup_hybride_c_2(latchup_hybride_c_2),
	.latchup_hybride_c_3(latchup_hybride_c_3),
	.latchup_hybride_c_4(latchup_hybride_c_4),
	.latchup_hybride_c_5(latchup_hybride_c_5),
	.latchup_hybride_c_6(latchup_hybride_c_6),
	.latchup_hybride_c_7(latchup_hybride_c_7),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_8),
	.shiftDR(shiftDR),
	.scan_out(scan_out_9),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c)
);
// @22:70
  dr_cell_4_48 a_15_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_1),
	.shiftDR(shiftDR),
	.data_out(data_out),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_4)
);
// @22:70
  dr_cell_4_49 a_12_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_7),
	.shiftDR(shiftDR),
	.ladder_fpga_activeclock(ladder_fpga_activeclock),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_10)
);
// @22:70
  dr_cell_4_50 a_8_d_e (
	.temp_scan_0(temp_scan[9]),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out(scan_out_9),
	.shiftDR(shiftDR),
	.clock40mhz_xtal_bad(clock40mhz_xtal_bad),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c)
);
// @22:70
  dr_cell_4_51 a_4_d_e (
	.card_ser_num_c_0(card_ser_num_c_4),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_11),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_12)
);
// @22:70
  dr_cell_4_52 a_2_d_e (
	.card_ser_num_c_0(card_ser_num_c_2),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_13),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_14)
);
// @22:70
  dr_cell_4_53 a_6_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_15),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_8)
);
// @22:70
  dr_cell_4_54 a_20_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_16),
	.shiftDR(shiftDR),
	.fpga_serdes_ou_connec_c(fpga_serdes_ou_connec_c),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out)
);
// @22:70
  dr_cell_4_55 a_5_d_e (
	.card_ser_num_c_0(card_ser_num_c_5),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_12),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_15)
);
// @22:70
  \dr_cell_a.9.d.e_0  a_9_d_e (
	.temp_scan_0(temp_scan[9]),
	.temp_scan_1(temp_scan[10]),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.shiftDR(shiftDR),
	.clock40mhz_fpga_bad(clock40mhz_fpga_bad),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c)
);
// @22:70
  dr_cell_4_56 a_19_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_3),
	.shiftDR(shiftDR),
	.sc_serdes_ou_connec_c(sc_serdes_ou_connec_c),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_16)
);
// @22:70
  dr_cell_4_57 a_0_d_e (
	.card_ser_num_c_0(card_ser_num_c_0),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_17),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_18)
);
// @22:70
  dr_cell_4_58 a_1_d_e (
	.card_ser_num_c_0(card_ser_num_c_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_18),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_13)
);
// @22:70
  \dr_cell_a.10.d.e_0  a_10_d_e (
	.temp_scan_0(temp_scan[10]),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.shiftDR(shiftDR),
	.data_out(data_out_0),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_6)
);
// @22:70
  dr_cell_4_59 a_13_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_10),
	.shiftDR(shiftDR),
	.testin_echelle_c(testin_echelle_c),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_0)
);
// @22:70
  dr_cell_4_60 a_3_d_e (
	.card_ser_num_c_0(card_ser_num_c_3),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_14),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_11)
);
endmodule /* dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG */

// VQM4.1+ 
module dr_cell_4_62 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_62 */

// VQM4.1+ 
module dr_cell_4_63 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_63 */

// VQM4.1+ 
module dr_cell_4_64 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_64 */

// VQM4.1+ 
module dr_cell_4_65 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_65 */

// VQM4.1+ 
module dr_cell_4_66 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_66 */

// VQM4.1+ 
module dr_cell_4_67 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_67 */

// VQM4.1+ 
module dr_cell_4_68 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_68 */

// VQM4.1+ 
module dr_cell_4_69 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_69 */

// VQM4.1+ 
module dr_cell_4_70 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_70 */

// VQM4.1+ 
module dr_cell_4_71 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_71 */

// VQM4.1+ 
module dr_cell_4_72 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_72 */

// VQM4.1+ 
module dr_cell_4_73 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_73 */

// VQM4.1+ 
module dr_cell_4_74 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_74 */

// VQM4.1+ 
module dr_cell_4_75 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_75 */

// VQM4.1+ 
module dr_cell_4_76 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_76 */

// VQM4.1+ 
module dr_cell_4_77 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_77 */

// VQM4.1+ 
module dr_cell_4_78 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_78 */

// VQM4.1+ 
module dr_cell_4_79 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_79 */

// VQM4.1+ 
module dr_cell_4_80 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_80 */

// VQM4.1+ 
module dr_cell_4_81 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_81 */

// VQM4.1+ 
module dr_cell_4_82 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shiftDR_i),
	.sload(GND)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_82 */

// VQM4.1+ 
module dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG (
  scan_out_19,
  scan_out_17,
  scan_out_2,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  ladder_fpga_sc_tck_c_i
)
;
output scan_out_19 ;
input scan_out_17 ;
output scan_out_2 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i ;
wire scan_out_19 ;
wire scan_out_17 ;
wire scan_out_2 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire scan_out_15 ;
wire scan_out_16 ;
wire scan_out_18 ;
wire scan_out_20 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @22:70
  dr_cell_4_62 a_14_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_0)
);
// @22:70
  dr_cell_4_63 a_18_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_1),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_2)
);
// @22:70
  dr_cell_4_64 a_16_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_3),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_4)
);
// @22:70
  dr_cell_4_65 a_17_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_4),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_1)
);
// @22:70
  dr_cell_4_66 a_11_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_5),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_6)
);
// @22:70
  dr_cell_4_67 a_7_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_7),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_8)
);
// @22:70
  dr_cell_4_68 a_15_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_0),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_3)
);
// @22:70
  dr_cell_4_69 a_12_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_6),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_9)
);
// @22:70
  dr_cell_4_70 a_8_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_8),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_10)
);
// @22:70
  dr_cell_4_71 a_4_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_11),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_12)
);
// @22:70
  dr_cell_4_72 a_2_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_13),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_14)
);
// @22:70
  dr_cell_4_73 a_6_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_15),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_7)
);
// @22:70
  dr_cell_4_74 a_20_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_16),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_17)
);
// @22:70
  dr_cell_4_75 a_5_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_12),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_15)
);
// @22:70
  dr_cell_4_76 a_9_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_10),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_18)
);
// @22:70
  dr_cell_4_77 a_19_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_2),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_16)
);
// @22:70
  dr_cell_4_78 a_0_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_19),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_20)
);
// @22:70
  dr_cell_4_79 a_1_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_20),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_13)
);
// @22:70
  dr_cell_4_80 a_10_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_18),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_5)
);
// @22:70
  dr_cell_4_81 a_13_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_9),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out)
);
// @22:70
  dr_cell_4_82 a_3_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_14),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_11)
);
endmodule /* dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG */

// VQM4.1+ 
module dr_cell_3 (
  data_out_1,
  ladder_fpga_sc_tck_c_i,
  scan_out,
  shiftDR,
  ladder_fpga_sc_tdi_c,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1861,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out ;
input shiftDR ;
input ladder_fpga_sc_tdi_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1861 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire shiftDR ;
wire ladder_fpga_sc_tdi_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1861 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire data_out_4 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ladder_fpga_sc_tdi_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:59
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:59
endmodule /* dr_cell_3 */

// VQM4.1+ 
module dr_cell_3_1 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1861,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1861 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1861 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_58 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:896
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_1 */

// VQM4.1+ 
module dr_cell_3_2 (
  data_out_1,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1861,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1861 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1861 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire data_out_4 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_3_2 */

// VQM4.1+ 
module dr_cell_3_3 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  data_out,
  G_1861,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out_1
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
output data_out ;
input G_1861 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out_1 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire data_out ;
wire G_1861 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out_1 ;
wire ff1 ;
wire VCC ;
wire data_out_4 ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @23:72
  dffeas data_out_1_Z (
	.q(data_out_1),
	.d(VCC),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_1_Z.is_wysiwyg="TRUE";
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_3_3 */

// VQM4.1+ 
module dr_cell_3_4 (
  data_out_1,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1861,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1861 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1861 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire data_out_4 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_3_4 */

// VQM4.1+ 
module dr_cell_3_5 (
  data_out_1,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1861,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1861 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1861 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire data_out_4 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_3_5 */

// VQM4.1+ 
module dr_cell_3_6 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1861,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1861 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1861 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_57 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:896
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_6 */

// VQM4.1+ 
module dr_cell_3_7 (
  data_out_1,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1861,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1861 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1861 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire data_out_4 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_3_7 */

// VQM4.1+ 
module dr_cell_3_8 (
  data_out_1,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1861,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1861 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1861 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire data_out_4 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_3_8 */

// VQM4.1+ 
module dr_cell_3_9 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1861,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1861 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1861 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_56 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:896
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_9 */

// VQM4.1+ 
module dr_cell_3_10 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1861,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1861 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1861 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_55 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:896
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_10 */

// VQM4.1+ 
module dr_cell_3_11 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1861,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1861 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1861 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_54 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:896
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_11 */

// VQM4.1+ 
module dr_cell_3_12 (
  data_out_1,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1861,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1861 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1861 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire data_out_4 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_3_12 */

// VQM4.1+ 
module dr_cell_3_13 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1861,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1861 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1861 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_53 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:896
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_13 */

// VQM4.1+ 
module dr_cell_3_14 (
  data_out_1,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1861,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1861 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1861 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire data_out_4 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_3_14 */

// VQM4.1+ 
module dr_cell_3_15 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1861,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1861 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1861 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_52 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:896
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_15 */

// VQM4.1+ 
module dr_cell_3_16 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1861,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1861 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1861 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_51 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:896
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_16 */

// VQM4.1+ 
module dr_cell_3_17 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1861,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1861 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1861 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_50 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:896
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_17 */

// VQM4.1+ 
module dr_cell_3_18 (
  data_out_1,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1861,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1861 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1861 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire data_out_4 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_3_18 */

// VQM4.1+ 
module dr_cell_3_19 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1861,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1861 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1861 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_49 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:896
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_19 */

// VQM4.1+ 
module dr_cell_3_20 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1861,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1861 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1861 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_48 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:896
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_20 */

// VQM4.1+ 
module dr_cell_3_21 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1861,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1861 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1861 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_47 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:896
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_3_21 */

// VQM4.1+ 
module dr_cell_3_22 (
  data_out_1,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1861,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1861 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1861 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire data_out_4 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hdddd;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_3_22 */

// VQM4.1+ 
module dr_cell_3_23 (
  data_out_1,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1861,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1861 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1861 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire data_out_4 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1861),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(data_out_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb ff1_RNO (
	.combout(data_out_4),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_3_23 */

// VQM4.1+ 
module dr_x_bits_init_24 (
  data_out_23,
  data_out_22,
  data_out_21,
  data_out_20,
  data_out_19,
  data_out_18,
  data_out_17,
  data_out_16,
  data_out_15,
  data_out_14,
  data_out_13,
  scan_out_16,
  data_out_12,
  data_out_11,
  data_out_10,
  data_out_9,
  data_out_8,
  data_out_7,
  data_out_6,
  data_out_5,
  data_out_4,
  data_out_3,
  data_out_2,
  data_out_0,
  reset_bar,
  data_out,
  ladder_fpga_sc_updateDR_configgen,
  G_1861,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  ladder_fpga_sc_tdi_c,
  shiftDR,
  ladder_fpga_sc_tck_c_i,
  data_out_1
)
;
output data_out_23 ;
output data_out_22 ;
output data_out_21 ;
output data_out_20 ;
output data_out_19 ;
output data_out_18 ;
output data_out_17 ;
output data_out_16 ;
output data_out_15 ;
output data_out_14 ;
output data_out_13 ;
output scan_out_16 ;
output data_out_12 ;
output data_out_11 ;
output data_out_10 ;
output data_out_9 ;
output data_out_8 ;
output data_out_7 ;
output data_out_6 ;
output data_out_5 ;
output data_out_4 ;
output data_out_3 ;
output data_out_2 ;
output data_out_0 ;
input reset_bar ;
output data_out ;
input ladder_fpga_sc_updateDR_configgen ;
input G_1861 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tdi_c ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i ;
output data_out_1 ;
wire data_out_23 ;
wire data_out_22 ;
wire data_out_21 ;
wire data_out_20 ;
wire data_out_19 ;
wire data_out_18 ;
wire data_out_17 ;
wire data_out_16 ;
wire data_out_15 ;
wire data_out_14 ;
wire data_out_13 ;
wire scan_out_16 ;
wire data_out_12 ;
wire data_out_11 ;
wire data_out_10 ;
wire data_out_9 ;
wire data_out_8 ;
wire data_out_7 ;
wire data_out_6 ;
wire data_out_5 ;
wire data_out_4 ;
wire data_out_3 ;
wire data_out_2 ;
wire data_out_0 ;
wire reset_bar ;
wire data_out ;
wire ladder_fpga_sc_updateDR_configgen ;
wire G_1861 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tdi_c ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i ;
wire data_out_1 ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire scan_out_15 ;
wire scan_out_17 ;
wire scan_out_18 ;
wire scan_out_19 ;
wire scan_out_20 ;
wire scan_out_21 ;
wire scan_out_22 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @23:59
  dr_cell_3 a_23_b_c (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out(scan_out),
	.shiftDR(shiftDR),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1861(G_1861),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out)
);
// @23:72
  dr_cell_3_1 a_8_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_0),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_1),
	.G_1861(G_1861),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_0)
);
// @23:72
  dr_cell_3_2 a_21_d_e (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_2),
	.shiftDR(shiftDR),
	.scan_out(scan_out_3),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1861(G_1861),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_2)
);
// @23:72
  dr_cell_3_3 a_11_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_4),
	.shiftDR(shiftDR),
	.scan_out(scan_out_5),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.data_out(data_out_3),
	.G_1861(G_1861),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out_1(data_out_1)
);
// @23:72
  dr_cell_3_4 a_5_d_e (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_6),
	.shiftDR(shiftDR),
	.scan_out(scan_out_7),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1861(G_1861),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_4)
);
// @23:72
  dr_cell_3_5 a_17_d_e (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_8),
	.shiftDR(shiftDR),
	.scan_out(scan_out_9),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1861(G_1861),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_5)
);
// @23:72
  dr_cell_3_6 a_6_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_7),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_10),
	.G_1861(G_1861),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_6)
);
// @23:72
  dr_cell_3_7 a_19_d_e (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_11),
	.shiftDR(shiftDR),
	.scan_out(scan_out_12),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1861(G_1861),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_7)
);
// @23:72
  dr_cell_3_8 a_7_d_e (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_10),
	.shiftDR(shiftDR),
	.scan_out(scan_out_0),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1861(G_1861),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_8)
);
// @23:72
  dr_cell_3_9 a_20_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_12),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_2),
	.G_1861(G_1861),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_9)
);
// @23:72
  dr_cell_3_10 a_16_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_13),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_8),
	.G_1861(G_1861),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_10)
);
// @23:72
  dr_cell_3_11 a_4_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_14),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_6),
	.G_1861(G_1861),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_11)
);
// @23:72
  dr_cell_3_12 a_3_d_e (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_15),
	.shiftDR(shiftDR),
	.scan_out(scan_out_14),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1861(G_1861),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_12)
);
// @23:72
  dr_cell_3_13 a_0_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_16),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_17),
	.G_1861(G_1861),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_13)
);
// @23:72
  dr_cell_3_14 a_9_d_e (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_1),
	.shiftDR(shiftDR),
	.scan_out(scan_out_18),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1861(G_1861),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_14)
);
// @23:72
  dr_cell_3_15 a_12_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_5),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_19),
	.G_1861(G_1861),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_15)
);
// @23:72
  dr_cell_3_16 a_22_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_3),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out),
	.G_1861(G_1861),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_16)
);
// @23:72
  dr_cell_3_17 a_2_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_20),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_15),
	.G_1861(G_1861),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_17)
);
// @23:72
  dr_cell_3_18 a_15_d_e (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_21),
	.shiftDR(shiftDR),
	.scan_out(scan_out_13),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1861(G_1861),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_18)
);
// @23:72
  dr_cell_3_19 a_18_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_9),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_11),
	.G_1861(G_1861),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_19)
);
// @23:72
  dr_cell_3_20 a_14_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_22),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_21),
	.G_1861(G_1861),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_20)
);
// @23:72
  dr_cell_3_21 a_10_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_18),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_4),
	.G_1861(G_1861),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_21)
);
// @23:72
  dr_cell_3_22 a_1_d_e (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_17),
	.shiftDR(shiftDR),
	.scan_out(scan_out_20),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1861(G_1861),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_22)
);
// @23:72
  dr_cell_3_23 a_13_d_e (
	.data_out_1(data_out_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_19),
	.shiftDR(shiftDR),
	.scan_out(scan_out_22),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1861(G_1861),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_23)
);
endmodule /* dr_x_bits_init_24 */

// VQM4.1+ 
module dr_cell_2 (
  ladder_fpga_sc_tck_c_i,
  scan_out,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  ladder_fpga_sc_tdi_c,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input ladder_fpga_sc_tdi_c ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire ladder_fpga_sc_tdi_c ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_47 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:59
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2 */

// VQM4.1+ 
module dr_cell_2_1 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_46 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_1 */

// VQM4.1+ 
module dr_cell_2_2 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_45 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_2 */

// VQM4.1+ 
module dr_cell_2_3 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_44 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_3 */

// VQM4.1+ 
module dr_cell_2_4 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_43 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_4 */

// VQM4.1+ 
module dr_cell_2_5 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_42 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_5 */

// VQM4.1+ 
module dr_cell_2_6 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_41 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_6 */

// VQM4.1+ 
module dr_cell_2_7 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_40 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_7 */

// VQM4.1+ 
module dr_cell_2_8 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_39 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_8 */

// VQM4.1+ 
module dr_cell_2_9 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_38 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_9 */

// VQM4.1+ 
module dr_cell_2_10 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_37 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_10 */

// VQM4.1+ 
module dr_cell_2_11 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_36 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_11 */

// VQM4.1+ 
module dr_cell_2_12 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_35 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_12 */

// VQM4.1+ 
module dr_cell_2_13 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_34 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_13 */

// VQM4.1+ 
module dr_cell_2_14 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_33 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_14 */

// VQM4.1+ 
module dr_cell_2_15 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  level_shifter_dac_load,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1864,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
output level_shifter_dac_load ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1864 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire level_shifter_dac_load ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1864 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff1 ;
wire VCC ;
wire N_32 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(level_shifter_dac_load),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1864),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(level_shifter_dac_load),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:923
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_2_15 */

// VQM4.1+ 
module dr_x_bits_init_16 (
  level_shifter_dac_load,
  data_out_5,
  data_out_4,
  data_out_3,
  data_out_2,
  data_out_1,
  data_out_0,
  scan_out_4,
  data_out,
  ladder_fpga_sc_updateDR_configgen,
  reset_bar,
  G_1864,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  ladder_fpga_sc_tck_c_i
)
;
output level_shifter_dac_load ;
output data_out_5 ;
output data_out_4 ;
output data_out_3 ;
output data_out_2 ;
output data_out_1 ;
output data_out_0 ;
output scan_out_4 ;
output data_out ;
input ladder_fpga_sc_updateDR_configgen ;
input reset_bar ;
input G_1864 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i ;
wire level_shifter_dac_load ;
wire data_out_5 ;
wire data_out_4 ;
wire data_out_3 ;
wire data_out_2 ;
wire data_out_1 ;
wire data_out_0 ;
wire scan_out_4 ;
wire data_out ;
wire ladder_fpga_sc_updateDR_configgen ;
wire reset_bar ;
wire G_1864 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @23:59
  dr_cell_2 a_15_b_c (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out(scan_out),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen)
);
// @23:72
  dr_cell_2_1 a_7_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_0),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_1),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out)
);
// @23:72
  dr_cell_2_2 a_12_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_2),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_3),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen)
);
// @23:72
  dr_cell_2_3 a_0_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_4),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_5),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_0)
);
// @23:72
  dr_cell_2_4 a_5_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_6),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_7),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_1)
);
// @23:72
  dr_cell_2_5 a_1_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_5),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_8),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_2)
);
// @23:72
  dr_cell_2_6 a_10_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_9),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_10),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen)
);
// @23:72
  dr_cell_2_7 a_11_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_10),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_2),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen)
);
// @23:72
  dr_cell_2_8 a_13_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_3),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_11),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen)
);
// @23:72
  dr_cell_2_9 a_9_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_12),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_9),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen)
);
// @23:72
  dr_cell_2_10 a_4_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_13),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_6),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_3)
);
// @23:72
  dr_cell_2_11 a_2_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_8),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_14),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_4)
);
// @23:72
  dr_cell_2_12 a_3_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_14),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_13),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_5)
);
// @23:72
  dr_cell_2_13 a_14_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_11),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen)
);
// @23:72
  dr_cell_2_14 a_8_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_1),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_12),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen)
);
// @23:72
  dr_cell_2_15 a_6_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_7),
	.shiftDR(shiftDR),
	.level_shifter_dac_load(level_shifter_dac_load),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_0),
	.G_1864(G_1864),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen)
);
endmodule /* dr_x_bits_init_16 */

// VQM4.1+ 
module dr_cell_1 (
  data_out_1,
  data_out_4,
  ladder_fpga_sc_tck_c_i,
  scan_out,
  shiftDR,
  ladder_fpga_sc_tdi_c,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1867,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
output data_out_4 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out ;
input shiftDR ;
input ladder_fpga_sc_tdi_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1867 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire data_out_4 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire shiftDR ;
wire ladder_fpga_sc_tdi_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1867 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire [19:19] ladder_fpga_sc_level_shifter_dac_i_i;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[19]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ladder_fpga_sc_tdi_c),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:59
  cycloneiii_lcell_comb data_out_RNIIGVJ (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNIIGVJ.lut_mask=16'h2222;
defparam data_out_RNIIGVJ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[19]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:59
endmodule /* dr_cell_1 */

// VQM4.1+ 
module dr_cell_1_1 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1867,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1867 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1867 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_48 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:940
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_1 */

// VQM4.1+ 
module dr_cell_1_2 (
  data_out_1,
  data_out_4,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1867,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
output data_out_4 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1867 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire data_out_4 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1867 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire [17:17] ladder_fpga_sc_level_shifter_dac_i_i;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[17]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb data_out_RNIKGVJ (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNIKGVJ.lut_mask=16'h2222;
defparam data_out_RNIKGVJ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[17]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_1_2 */

// VQM4.1+ 
module dr_cell_1_3 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1867,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1867 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1867 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_47 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:940
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_3 */

// VQM4.1+ 
module dr_cell_1_4 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1867,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1867 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1867 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_46 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:940
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_4 */

// VQM4.1+ 
module dr_cell_1_5 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1867,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1867 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1867 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_45 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:940
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_5 */

// VQM4.1+ 
module dr_cell_1_6 (
  data_out_1,
  data_out_4,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1867,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
output data_out_4 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1867 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire data_out_4 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1867 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire [15:15] ladder_fpga_sc_level_shifter_dac_i_i;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[15]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb data_out_RNIIGVJ (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNIIGVJ.lut_mask=16'h2222;
defparam data_out_RNIIGVJ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[15]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_1_6 */

// VQM4.1+ 
module dr_cell_1_7 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1867,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1867 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1867 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_44 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:940
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_7 */

// VQM4.1+ 
module dr_cell_1_8 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1867,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1867 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1867 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_43 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:940
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_8 */

// VQM4.1+ 
module dr_cell_1_9 (
  data_out_1,
  data_out_4,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1867,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
output data_out_4 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1867 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire data_out_4 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1867 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire [8:8] ladder_fpga_sc_level_shifter_dac_i_i;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[8]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb data_out_RNIICHD (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNIICHD.lut_mask=16'h2222;
defparam data_out_RNIICHD.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[8]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_1_9 */

// VQM4.1+ 
module dr_cell_1_10 (
  data_out_1,
  data_out_4,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1867,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
output data_out_4 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1867 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire data_out_4 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1867 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire [4:4] ladder_fpga_sc_level_shifter_dac_i_i;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[4]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb data_out_RNIE1CC (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNIE1CC.lut_mask=16'h2222;
defparam data_out_RNIE1CC.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[4]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_1_10 */

// VQM4.1+ 
module dr_cell_1_11 (
  data_out_1,
  data_out_4,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1867,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
output data_out_4 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1867 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire data_out_4 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1867 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire [13:13] ladder_fpga_sc_level_shifter_dac_i_i;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[13]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb data_out_RNIGGVJ (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNIGGVJ.lut_mask=16'h2222;
defparam data_out_RNIGGVJ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[13]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_1_11 */

// VQM4.1+ 
module dr_cell_1_12 (
  data_out_1,
  data_out_4,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1867,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
output data_out_4 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1867 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire data_out_4 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1867 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire [6:6] ladder_fpga_sc_level_shifter_dac_i_i;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[6]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb data_out_RNI0NUK (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNI0NUK.lut_mask=16'h2222;
defparam data_out_RNI0NUK.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[6]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_1_12 */

// VQM4.1+ 
module dr_cell_1_13 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1867,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1867 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1867 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_42 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:940
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_13 */

// VQM4.1+ 
module dr_cell_1_14 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1867,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1867 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1867 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_41 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:940
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_14 */

// VQM4.1+ 
module dr_cell_1_15 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1867,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1867 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1867 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_40 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:940
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_15 */

// VQM4.1+ 
module dr_cell_1_16 (
  data_out_4,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  data_out,
  G_1867,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out_1
)
;
output data_out_4 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
output data_out ;
input G_1867 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out_1 ;
wire data_out_4 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire data_out ;
wire G_1867 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out_1 ;
wire [0:0] ladder_fpga_sc_level_shifter_dac_i_i;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @23:72
  dffeas data_out_1_Z (
	.q(data_out_1),
	.d(VCC),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_1_Z.is_wysiwyg="TRUE";
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[0]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb data_out_RNIAM6B (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNIAM6B.lut_mask=16'h2222;
defparam data_out_RNIAM6B.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[0]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_1_16 */

// VQM4.1+ 
module dr_cell_1_17 (
  data_out_1,
  data_out_4,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1867,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
output data_out_4 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1867 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire data_out_4 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1867 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire [2:2] ladder_fpga_sc_level_shifter_dac_i_i;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[2]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb data_out_RNISBPJ (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNISBPJ.lut_mask=16'h2222;
defparam data_out_RNISBPJ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[2]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_1_17 */

// VQM4.1+ 
module dr_cell_1_18 (
  data_out_1,
  data_out_4,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  scan_out,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  G_1867,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input data_out_1 ;
output data_out_4 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input scan_out ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input G_1867 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire data_out_1 ;
wire data_out_4 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire scan_out ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1867 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire [11:11] ladder_fpga_sc_level_shifter_dac_i_i;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_level_shifter_dac_i_i[11]),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(scan_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
// @23:72
  cycloneiii_lcell_comb data_out_RNIEGVJ (
	.combout(data_out_4),
	.dataa(data_out_1),
	.datab(data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_out_RNIEGVJ.lut_mask=16'h2222;
defparam data_out_RNIEGVJ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ff1_RNO (
	.combout(ladder_fpga_sc_level_shifter_dac_i_i[11]),
	.dataa(data_out),
	.datab(data_out_1),
	.datac(VCC),
	.datad(VCC)
);
defparam ff1_RNO.lut_mask=16'hbbbb;
defparam ff1_RNO.sum_lutc_input="datac";
//@23:72
endmodule /* dr_cell_1_18 */

// VQM4.1+ 
module dr_cell_1_19 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1867,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1867 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1867 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_39 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1867),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:940
//@23:72
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_1_19 */

// VQM4.1+ 
module dr_x_bits_init_20 (
  data_out_20,
  data_out_19,
  data_out_4_8,
  data_out_18,
  data_out_4_7,
  data_out_17,
  scan_out_18,
  data_out_4_6,
  data_out_16,
  data_out_15,
  data_out_14,
  data_out_13,
  data_out_4_5,
  data_out_12,
  data_out_4_4,
  data_out_11,
  data_out_4_3,
  data_out_10,
  data_out_4_2,
  data_out_9,
  data_out_8,
  data_out_7,
  data_out_4_1,
  data_out_6,
  data_out_5,
  data_out_3,
  data_out_2,
  data_out_4_0,
  data_out_0,
  reset_bar,
  data_out,
  ladder_fpga_sc_updateDR_configgen,
  G_1867,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  ladder_fpga_sc_tdi_c,
  shiftDR,
  ladder_fpga_sc_tck_c_i,
  data_out_4,
  data_out_1
)
;
output data_out_20 ;
output data_out_19 ;
output data_out_4_8 ;
output data_out_18 ;
output data_out_4_7 ;
output data_out_17 ;
output scan_out_18 ;
output data_out_4_6 ;
output data_out_16 ;
output data_out_15 ;
output data_out_14 ;
output data_out_13 ;
output data_out_4_5 ;
output data_out_12 ;
output data_out_4_4 ;
output data_out_11 ;
output data_out_4_3 ;
output data_out_10 ;
output data_out_4_2 ;
output data_out_9 ;
output data_out_8 ;
output data_out_7 ;
output data_out_4_1 ;
output data_out_6 ;
output data_out_5 ;
output data_out_3 ;
output data_out_2 ;
output data_out_4_0 ;
output data_out_0 ;
input reset_bar ;
output data_out ;
input ladder_fpga_sc_updateDR_configgen ;
input G_1867 ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tdi_c ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i ;
output data_out_4 ;
output data_out_1 ;
wire data_out_20 ;
wire data_out_19 ;
wire data_out_4_8 ;
wire data_out_18 ;
wire data_out_4_7 ;
wire data_out_17 ;
wire scan_out_18 ;
wire data_out_4_6 ;
wire data_out_16 ;
wire data_out_15 ;
wire data_out_14 ;
wire data_out_13 ;
wire data_out_4_5 ;
wire data_out_12 ;
wire data_out_4_4 ;
wire data_out_11 ;
wire data_out_4_3 ;
wire data_out_10 ;
wire data_out_4_2 ;
wire data_out_9 ;
wire data_out_8 ;
wire data_out_7 ;
wire data_out_4_1 ;
wire data_out_6 ;
wire data_out_5 ;
wire data_out_3 ;
wire data_out_2 ;
wire data_out_4_0 ;
wire data_out_0 ;
wire reset_bar ;
wire data_out ;
wire ladder_fpga_sc_updateDR_configgen ;
wire G_1867 ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tdi_c ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i ;
wire data_out_4 ;
wire data_out_1 ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire scan_out_15 ;
wire scan_out_16 ;
wire scan_out_17 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @23:59
  dr_cell_1 a_19_b_c (
	.data_out_1(data_out_1),
	.data_out_4(data_out_4),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out(scan_out),
	.shiftDR(shiftDR),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1867(G_1867),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out)
);
// @23:72
  dr_cell_1_1 a_12_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_0),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_1),
	.G_1867(G_1867),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_0)
);
// @23:72
  dr_cell_1_2 a_17_d_e (
	.data_out_1(data_out_1),
	.data_out_4(data_out_4_0),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_2),
	.shiftDR(shiftDR),
	.scan_out(scan_out_3),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1867(G_1867),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_2)
);
// @23:72
  dr_cell_1_3 a_7_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_4),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_5),
	.G_1867(G_1867),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_3)
);
// @23:72
  dr_cell_1_4 a_5_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_6),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_7),
	.G_1867(G_1867),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_5)
);
// @23:72
  dr_cell_1_5 a_1_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_8),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_9),
	.G_1867(G_1867),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_6)
);
// @23:72
  dr_cell_1_6 a_15_d_e (
	.data_out_1(data_out_1),
	.data_out_4(data_out_4_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_10),
	.shiftDR(shiftDR),
	.scan_out(scan_out_11),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1867(G_1867),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_7)
);
// @23:72
  dr_cell_1_7 a_10_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_12),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_13),
	.G_1867(G_1867),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_8)
);
// @23:72
  dr_cell_1_8 a_14_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_14),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_10),
	.G_1867(G_1867),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_9)
);
// @23:72
  dr_cell_1_9 a_8_d_e (
	.data_out_1(data_out_1),
	.data_out_4(data_out_4_2),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_5),
	.shiftDR(shiftDR),
	.scan_out(scan_out_15),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1867(G_1867),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_10)
);
// @23:72
  dr_cell_1_10 a_4_d_e (
	.data_out_1(data_out_1),
	.data_out_4(data_out_4_3),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_16),
	.shiftDR(shiftDR),
	.scan_out(scan_out_6),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1867(G_1867),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_11)
);
// @23:72
  dr_cell_1_11 a_13_d_e (
	.data_out_1(data_out_1),
	.data_out_4(data_out_4_4),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_1),
	.shiftDR(shiftDR),
	.scan_out(scan_out_14),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1867(G_1867),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_12)
);
// @23:72
  dr_cell_1_12 a_6_d_e (
	.data_out_1(data_out_1),
	.data_out_4(data_out_4_5),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_7),
	.shiftDR(shiftDR),
	.scan_out(scan_out_4),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1867(G_1867),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_13)
);
// @23:72
  dr_cell_1_13 a_18_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_3),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out),
	.G_1867(G_1867),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_14)
);
// @23:72
  dr_cell_1_14 a_9_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_15),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_12),
	.G_1867(G_1867),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_15)
);
// @23:72
  dr_cell_1_15 a_3_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_17),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_16),
	.G_1867(G_1867),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_16)
);
// @23:72
  dr_cell_1_16 a_0_d_e (
	.data_out_4(data_out_4_6),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_18),
	.shiftDR(shiftDR),
	.scan_out(scan_out_8),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.data_out(data_out_17),
	.G_1867(G_1867),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out_1(data_out_1)
);
// @23:72
  dr_cell_1_17 a_2_d_e (
	.data_out_1(data_out_1),
	.data_out_4(data_out_4_7),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_9),
	.shiftDR(shiftDR),
	.scan_out(scan_out_17),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1867(G_1867),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_18)
);
// @23:72
  dr_cell_1_18 a_11_d_e (
	.data_out_1(data_out_1),
	.data_out_4(data_out_4_8),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_13),
	.shiftDR(shiftDR),
	.scan_out(scan_out_0),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1867(G_1867),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_19)
);
// @23:72
  dr_cell_1_19 a_16_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_11),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_2),
	.G_1867(G_1867),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_20)
);
endmodule /* dr_x_bits_init_20 */

// VQM4.1+ 
module mux_tdo (
  scan_out_11,
  scan_out_10,
  scan_out_9,
  scan_out_8,
  scan_out_7,
  scan_out_6,
  data_out_3,
  dr_scan_out_31,
  data_out_2,
  data_out_1_0,
  data_out_1,
  scan_out_5,
  scan_out_4,
  scan_out_3,
  scan_out_2,
  scan_out_1,
  scan_out_0,
  data_out_0,
  data_out,
  scan_out
)
;
input scan_out_11 ;
input scan_out_10 ;
input scan_out_9 ;
input scan_out_8 ;
input scan_out_7 ;
input scan_out_6 ;
input data_out_3 ;
output dr_scan_out_31 ;
input data_out_2 ;
input data_out_1_0 ;
input data_out_1 ;
input scan_out_5 ;
input scan_out_4 ;
input scan_out_3 ;
input scan_out_2 ;
input scan_out_1 ;
input scan_out_0 ;
input data_out_0 ;
input data_out ;
input scan_out ;
wire scan_out_11 ;
wire scan_out_10 ;
wire scan_out_9 ;
wire scan_out_8 ;
wire scan_out_7 ;
wire scan_out_6 ;
wire data_out_3 ;
wire dr_scan_out_31 ;
wire data_out_2 ;
wire data_out_1_0 ;
wire data_out_1 ;
wire scan_out_5 ;
wire scan_out_4 ;
wire scan_out_3 ;
wire scan_out_2 ;
wire scan_out_1 ;
wire scan_out_0 ;
wire data_out_0 ;
wire data_out ;
wire scan_out ;
wire dr_scan_out_3 ;
wire dr_scan_out_6 ;
wire dr_scan_out_6_a_x ;
wire dr_scan_out_10 ;
wire dr_scan_out_13 ;
wire dr_scan_out_13_a_x ;
wire dr_scan_out_18 ;
wire dr_scan_out_21_a ;
wire dr_scan_out_21 ;
wire dr_scan_out_25 ;
wire dr_scan_out_25_a_x ;
wire dr_scan_out_22 ;
wire dr_scan_out_29 ;
wire dr_scan_out_15_a ;
wire dr_scan_out_15 ;
wire dr_scan_out_30 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @20:44
  cycloneiii_lcell_comb dr_scan_out_3_cZ (
	.combout(dr_scan_out_3),
	.dataa(scan_out),
	.datab(data_out),
	.datac(data_out_0),
	.datad(scan_out_0)
);
defparam dr_scan_out_3_cZ.lut_mask=16'hfb08;
defparam dr_scan_out_3_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_6_cZ (
	.combout(dr_scan_out_6),
	.dataa(data_out_0),
	.datab(scan_out_0),
	.datac(dr_scan_out_6_a_x),
	.datad(VCC)
);
defparam dr_scan_out_6_cZ.lut_mask=16'h8d8d;
defparam dr_scan_out_6_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_10_cZ (
	.combout(dr_scan_out_10),
	.dataa(scan_out_1),
	.datab(data_out),
	.datac(data_out_0),
	.datad(scan_out_0)
);
defparam dr_scan_out_10_cZ.lut_mask=16'hfe02;
defparam dr_scan_out_10_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_13_cZ (
	.combout(dr_scan_out_13),
	.dataa(data_out_0),
	.datab(scan_out_0),
	.datac(dr_scan_out_13_a_x),
	.datad(VCC)
);
defparam dr_scan_out_13_cZ.lut_mask=16'h8d8d;
defparam dr_scan_out_13_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_18_cZ (
	.combout(dr_scan_out_18),
	.dataa(scan_out_2),
	.datab(data_out),
	.datac(data_out_0),
	.datad(scan_out_0)
);
defparam dr_scan_out_18_cZ.lut_mask=16'hfe02;
defparam dr_scan_out_18_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_21_a_cZ (
	.combout(dr_scan_out_21_a),
	.dataa(scan_out_3),
	.datab(scan_out_4),
	.datac(data_out_0),
	.datad(data_out)
);
defparam dr_scan_out_21_a_cZ.lut_mask=16'h350f;
defparam dr_scan_out_21_a_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_21_cZ (
	.combout(dr_scan_out_21),
	.dataa(scan_out_5),
	.datab(data_out),
	.datac(scan_out_0),
	.datad(dr_scan_out_21_a)
);
defparam dr_scan_out_21_cZ.lut_mask=16'h22fc;
defparam dr_scan_out_21_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_25_cZ (
	.combout(dr_scan_out_25),
	.dataa(data_out_0),
	.datab(scan_out_0),
	.datac(dr_scan_out_25_a_x),
	.datad(VCC)
);
defparam dr_scan_out_25_cZ.lut_mask=16'h8d8d;
defparam dr_scan_out_25_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_22_cZ (
	.combout(dr_scan_out_22),
	.dataa(data_out_1),
	.datab(dr_scan_out_21),
	.datac(dr_scan_out_18),
	.datad(VCC)
);
defparam dr_scan_out_22_cZ.lut_mask=16'hd8d8;
defparam dr_scan_out_22_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_29_cZ (
	.combout(dr_scan_out_29),
	.dataa(data_out_1_0),
	.datab(data_out_1),
	.datac(scan_out_0),
	.datad(dr_scan_out_25)
);
defparam dr_scan_out_29_cZ.lut_mask=16'hf2d0;
defparam dr_scan_out_29_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_15_a_cZ (
	.combout(dr_scan_out_15_a),
	.dataa(data_out_1),
	.datab(data_out_2),
	.datac(dr_scan_out_10),
	.datad(dr_scan_out_13)
);
defparam dr_scan_out_15_a_cZ.lut_mask=16'h159d;
defparam dr_scan_out_15_a_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_15_cZ (
	.combout(dr_scan_out_15),
	.dataa(data_out_2),
	.datab(dr_scan_out_6),
	.datac(dr_scan_out_3),
	.datad(dr_scan_out_15_a)
);
defparam dr_scan_out_15_cZ.lut_mask=16'h50ee;
defparam dr_scan_out_15_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_30_cZ (
	.combout(dr_scan_out_30),
	.dataa(data_out_1_0),
	.datab(data_out_2),
	.datac(dr_scan_out_29),
	.datad(dr_scan_out_22)
);
defparam dr_scan_out_30_cZ.lut_mask=16'hf2d0;
defparam dr_scan_out_30_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_31_cZ (
	.combout(dr_scan_out_31),
	.dataa(data_out_1_0),
	.datab(data_out_3),
	.datac(dr_scan_out_15),
	.datad(dr_scan_out_30)
);
defparam dr_scan_out_31_cZ.lut_mask=16'hfd20;
defparam dr_scan_out_31_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_25_a_x_cZ (
	.combout(dr_scan_out_25_a_x),
	.dataa(scan_out_6),
	.datab(scan_out_7),
	.datac(data_out),
	.datad(VCC)
);
defparam dr_scan_out_25_a_x_cZ.lut_mask=16'h5353;
defparam dr_scan_out_25_a_x_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_13_a_x_cZ (
	.combout(dr_scan_out_13_a_x),
	.dataa(scan_out_8),
	.datab(scan_out_9),
	.datac(data_out),
	.datad(VCC)
);
defparam dr_scan_out_13_a_x_cZ.lut_mask=16'h5353;
defparam dr_scan_out_13_a_x_cZ.sum_lutc_input="datac";
// @20:44
  cycloneiii_lcell_comb dr_scan_out_6_a_x_cZ (
	.combout(dr_scan_out_6_a_x),
	.dataa(scan_out_10),
	.datab(scan_out_11),
	.datac(data_out),
	.datad(VCC)
);
defparam dr_scan_out_6_a_x_cZ.lut_mask=16'h5353;
defparam dr_scan_out_6_a_x_cZ.sum_lutc_input="datac";
endmodule /* mux_tdo */

// VQM4.1+ 
module mux_2_1 (
  dr_scan_out_31,
  shiftIR,
  scan_out,
  z_x
)
;
input dr_scan_out_31 ;
input shiftIR ;
input scan_out ;
output z_x ;
wire dr_scan_out_31 ;
wire shiftIR ;
wire scan_out ;
wire z_x ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @19:24
  cycloneiii_lcell_comb z_x_cZ (
	.combout(z_x),
	.dataa(scan_out),
	.datab(shiftIR),
	.datac(dr_scan_out_31),
	.datad(VCC)
);
defparam z_x_cZ.lut_mask=16'hb8b8;
defparam z_x_cZ.sum_lutc_input="datac";
endmodule /* mux_2_1 */

// VQM4.1+ 
module dr_cell_avec_pulse (
  ladder_fpga_sc_tck_c_i,
  scan_out,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  ladder_fpga_sc_tdi_c,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input ladder_fpga_sc_tdi_c ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire ladder_fpga_sc_tdi_c ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:56
//@24:56
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse */

// VQM4.1+ 
module dr_cell_avec_pulse_1 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_1 */

// VQM4.1+ 
module dr_cell_avec_pulse_2 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_2 */

// VQM4.1+ 
module dr_cell_avec_pulse_3 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_3 */

// VQM4.1+ 
module dr_cell_avec_pulse_4 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_4 */

// VQM4.1+ 
module dr_cell_avec_pulse_5 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_5 */

// VQM4.1+ 
module dr_cell_avec_pulse_6 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_6 */

// VQM4.1+ 
module dr_cell_avec_pulse_7 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_7 */

// VQM4.1+ 
module dr_cell_avec_pulse_8 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_8 */

// VQM4.1+ 
module dr_cell_avec_pulse_9 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_9 */

// VQM4.1+ 
module dr_cell_avec_pulse_10 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_10 */

// VQM4.1+ 
module dr_cell_avec_pulse_11 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_11 */

// VQM4.1+ 
module dr_cell_avec_pulse_12 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_12 */

// VQM4.1+ 
module dr_cell_avec_pulse_13 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_13 */

// VQM4.1+ 
module dr_cell_avec_pulse_14 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_14 */

// VQM4.1+ 
module dr_cell_avec_pulse_15 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1870,
  ladder_fpga_sc_updateDR_configgen,
  ff2
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1870 ;
input ladder_fpga_sc_updateDR_configgen ;
output ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1870 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire ff2 ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @12:57
  dffeas ff2_Z (
	.q(ff2),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1870),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ff2_Z.is_wysiwyg="TRUE";
// @12:38
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(ff2),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @12:49
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@24:70
//@24:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_avec_pulse_15 */

// VQM4.1+ 
module dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 (
  ff2_14,
  ff2_13,
  ff2_12,
  ff2_11,
  ff2_10,
  ff2_9,
  ff2_8,
  scan_out_12,
  ff2_7,
  ff2_6,
  ff2_5,
  ff2_4,
  ff2_3,
  ff2_2,
  ff2_1,
  ff2_0,
  ff2,
  ladder_fpga_sc_updateDR_configgen,
  G_1870,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  ladder_fpga_sc_tck_c_i
)
;
output ff2_14 ;
output ff2_13 ;
output ff2_12 ;
output ff2_11 ;
output ff2_10 ;
output ff2_9 ;
output ff2_8 ;
output scan_out_12 ;
output ff2_7 ;
output ff2_6 ;
output ff2_5 ;
output ff2_4 ;
output ff2_3 ;
output ff2_2 ;
output ff2_1 ;
output ff2_0 ;
output ff2 ;
input ladder_fpga_sc_updateDR_configgen ;
input G_1870 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i ;
wire ff2_14 ;
wire ff2_13 ;
wire ff2_12 ;
wire ff2_11 ;
wire ff2_10 ;
wire ff2_9 ;
wire ff2_8 ;
wire scan_out_12 ;
wire ff2_7 ;
wire ff2_6 ;
wire ff2_5 ;
wire ff2_4 ;
wire ff2_3 ;
wire ff2_2 ;
wire ff2_1 ;
wire ff2_0 ;
wire ff2 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire G_1870 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @24:56
  dr_cell_avec_pulse a_15_b_c (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out(scan_out),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2)
);
// @24:70
  dr_cell_avec_pulse_1 a_14_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_0),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_0)
);
// @24:70
  dr_cell_avec_pulse_2 a_2_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_1),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_2),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_1)
);
// @24:70
  dr_cell_avec_pulse_3 a_7_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_3),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_4),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_2)
);
// @24:70
  dr_cell_avec_pulse_4 a_4_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_5),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_6),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_3)
);
// @24:70
  dr_cell_avec_pulse_5 a_1_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_7),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_1),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_4)
);
// @24:70
  dr_cell_avec_pulse_6 a_11_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_8),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_9),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_5)
);
// @24:70
  dr_cell_avec_pulse_7 a_8_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_4),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_10),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_6)
);
// @24:70
  dr_cell_avec_pulse_8 a_5_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_6),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_11),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_7)
);
// @24:70
  dr_cell_avec_pulse_9 a_0_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_12),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_7),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_8)
);
// @24:70
  dr_cell_avec_pulse_10 a_10_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_13),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_8),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_9)
);
// @24:70
  dr_cell_avec_pulse_11 a_12_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_9),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_14),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_10)
);
// @24:70
  dr_cell_avec_pulse_12 a_9_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_10),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_13),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_11)
);
// @24:70
  dr_cell_avec_pulse_13 a_6_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_11),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_3),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_12)
);
// @24:70
  dr_cell_avec_pulse_14 a_3_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_2),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_5),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_13)
);
// @24:70
  dr_cell_avec_pulse_15 a_13_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_14),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_0),
	.G_1870(G_1870),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.ff2(ff2_14)
);
endmodule /* dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 */

// VQM4.1+ 
module dr_cell_0 (
  ladder_fpga_sc_tck_c_i,
  scan_out,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  ladder_fpga_sc_tdi_c,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input ladder_fpga_sc_tdi_c ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire ladder_fpga_sc_tdi_c ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_17 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:57
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0 */

// VQM4.1+ 
module dr_cell_0_1 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_16 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_1 */

// VQM4.1+ 
module dr_cell_0_2 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_15 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_2 */

// VQM4.1+ 
module dr_cell_0_3 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_14 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_3 */

// VQM4.1+ 
module dr_cell_0_4 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_13 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_4 */

// VQM4.1+ 
module dr_cell_0_5 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_12 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_5 */

// VQM4.1+ 
module dr_cell_0_6 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_11 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_6 */

// VQM4.1+ 
module dr_cell_0_7 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_7 */

// VQM4.1+ 
module dr_cell_0_8 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_9 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_8 */

// VQM4.1+ 
module dr_cell_0_9 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_9 */

// VQM4.1+ 
module dr_cell_0_10 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_7 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_10 */

// VQM4.1+ 
module dr_cell_0_11 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_6 ;
wire N_6_0 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_11 */

// VQM4.1+ 
module dr_cell_0_12 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_5 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_12 */

// VQM4.1+ 
module dr_cell_0_13 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_4 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_13 */

// VQM4.1+ 
module dr_cell_0_14 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_3 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_14 */

// VQM4.1+ 
module dr_cell_0_15 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1873,
  reset_bar,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1873 ;
input reset_bar ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1873 ;
wire reset_bar ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_2 ;
wire N_6 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(reset_bar),
	.prn(VCC),
	.ena(G_1873),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1032
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_0_15 */

// VQM4.1+ 
module dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE (
  data_out_14,
  data_out_13,
  data_out_12,
  data_out_11,
  data_out_10,
  data_out_9,
  data_out_8,
  data_out_7,
  data_out_6,
  data_out_5,
  data_out_4,
  data_out_3,
  data_out_2,
  scan_out_4,
  data_out_1,
  data_out_0,
  data_out,
  ladder_fpga_sc_updateDR_configgen,
  reset_bar,
  G_1873,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  ladder_fpga_sc_tck_c_i
)
;
output data_out_14 ;
output data_out_13 ;
output data_out_12 ;
output data_out_11 ;
output data_out_10 ;
output data_out_9 ;
output data_out_8 ;
output data_out_7 ;
output data_out_6 ;
output data_out_5 ;
output data_out_4 ;
output data_out_3 ;
output data_out_2 ;
output scan_out_4 ;
output data_out_1 ;
output data_out_0 ;
output data_out ;
input ladder_fpga_sc_updateDR_configgen ;
input reset_bar ;
input G_1873 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i ;
wire data_out_14 ;
wire data_out_13 ;
wire data_out_12 ;
wire data_out_11 ;
wire data_out_10 ;
wire data_out_9 ;
wire data_out_8 ;
wire data_out_7 ;
wire data_out_6 ;
wire data_out_5 ;
wire data_out_4 ;
wire data_out_3 ;
wire data_out_2 ;
wire scan_out_4 ;
wire data_out_1 ;
wire data_out_0 ;
wire data_out ;
wire ladder_fpga_sc_updateDR_configgen ;
wire reset_bar ;
wire G_1873 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @22:57
  dr_cell_0 a_15_b_c (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out(scan_out),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out)
);
// @22:70
  dr_cell_0_1 a_7_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_0),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_1),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_0)
);
// @22:70
  dr_cell_0_2 a_12_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_2),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_3),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_1)
);
// @22:70
  dr_cell_0_3 a_0_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_4),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_5),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_2)
);
// @22:70
  dr_cell_0_4 a_5_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_6),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_7),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_3)
);
// @22:70
  dr_cell_0_5 a_1_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_5),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_8),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_4)
);
// @22:70
  dr_cell_0_6 a_10_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_9),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_10),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_5)
);
// @22:70
  dr_cell_0_7 a_11_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_10),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_2),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_6)
);
// @22:70
  dr_cell_0_8 a_13_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_3),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_11),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_7)
);
// @22:70
  dr_cell_0_9 a_9_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_12),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_9),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_8)
);
// @22:70
  dr_cell_0_10 a_4_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_13),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_6),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_9)
);
// @22:70
  dr_cell_0_11 a_2_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_8),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_14),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_10)
);
// @22:70
  dr_cell_0_12 a_3_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_14),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_13),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_11)
);
// @22:70
  dr_cell_0_13 a_14_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_11),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_12)
);
// @22:70
  dr_cell_0_14 a_8_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_1),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_12),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_13)
);
// @22:70
  dr_cell_0_15 a_6_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_7),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_0),
	.G_1873(G_1873),
	.reset_bar(reset_bar),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_14)
);
endmodule /* dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE */

// VQM4.1+ 
module dr_cell_4_83 (
  ladder_fpga_sc_tck_c_i,
  scan_out,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  ladder_fpga_sc_tdi_c
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire ladder_fpga_sc_tdi_c ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:57
//@22:57
//@22:57
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_83 */

// VQM4.1+ 
module dr_cell_4_84 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_84 */

// VQM4.1+ 
module dr_cell_4_85 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_85 */

// VQM4.1+ 
module dr_cell_4_86 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_86 */

// VQM4.1+ 
module dr_cell_4_87 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_87 */

// VQM4.1+ 
module dr_cell_4_88 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_88 */

// VQM4.1+ 
module dr_cell_4_89 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_89 */

// VQM4.1+ 
module dr_cell_4_90 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_90 */

// VQM4.1+ 
module dr_cell_4_91 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_91 */

// VQM4.1+ 
module dr_cell_4_92 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_92 */

// VQM4.1+ 
module dr_cell_4_93 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_93 */

// VQM4.1+ 
module dr_cell_4_94 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_94 */

// VQM4.1+ 
module dr_cell_4_95 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_95 */

// VQM4.1+ 
module dr_cell_4_96 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_96 */

// VQM4.1+ 
module dr_cell_4_97 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_97 */

// VQM4.1+ 
module dr_cell_4_98 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  pilotage_n,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input pilotage_n ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire pilotage_n ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(pilotage_n),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_98 */

// VQM4.1+ 
module dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS (
  pilotage_n_14,
  pilotage_n_13,
  pilotage_n_12,
  pilotage_n_11,
  pilotage_n_10,
  pilotage_n_9,
  pilotage_n_8,
  pilotage_n_7,
  pilotage_n_6,
  pilotage_n_5,
  pilotage_n_4,
  pilotage_n_3,
  pilotage_n_2,
  scan_out_4,
  pilotage_n_1,
  pilotage_n_0,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  pilotage_n,
  shiftDR,
  ladder_fpga_sc_tck_c_i
)
;
input pilotage_n_14 ;
input pilotage_n_13 ;
input pilotage_n_12 ;
input pilotage_n_11 ;
input pilotage_n_10 ;
input pilotage_n_9 ;
input pilotage_n_8 ;
input pilotage_n_7 ;
input pilotage_n_6 ;
input pilotage_n_5 ;
input pilotage_n_4 ;
input pilotage_n_3 ;
input pilotage_n_2 ;
output scan_out_4 ;
input pilotage_n_1 ;
input pilotage_n_0 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input pilotage_n ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i ;
wire pilotage_n_14 ;
wire pilotage_n_13 ;
wire pilotage_n_12 ;
wire pilotage_n_11 ;
wire pilotage_n_10 ;
wire pilotage_n_9 ;
wire pilotage_n_8 ;
wire pilotage_n_7 ;
wire pilotage_n_6 ;
wire pilotage_n_5 ;
wire pilotage_n_4 ;
wire pilotage_n_3 ;
wire pilotage_n_2 ;
wire scan_out_4 ;
wire pilotage_n_1 ;
wire pilotage_n_0 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire pilotage_n ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @22:57
  dr_cell_4_83 a_15_b_c (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out(scan_out),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c)
);
// @22:70
  dr_cell_4_84 a_7_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_0),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_0),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_1)
);
// @22:70
  dr_cell_4_85 a_12_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_2),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_1),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_3)
);
// @22:70
  dr_cell_4_86 a_0_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_4),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_2),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_5)
);
// @22:70
  dr_cell_4_87 a_5_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_6),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_3),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_7)
);
// @22:70
  dr_cell_4_88 a_1_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_5),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_4),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_8)
);
// @22:70
  dr_cell_4_89 a_10_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_9),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_5),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_10)
);
// @22:70
  dr_cell_4_90 a_11_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_10),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_6),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_2)
);
// @22:70
  dr_cell_4_91 a_13_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_3),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_7),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_11)
);
// @22:70
  dr_cell_4_92 a_9_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_12),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_8),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_9)
);
// @22:70
  dr_cell_4_93 a_4_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_13),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_9),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_6)
);
// @22:70
  dr_cell_4_94 a_2_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_8),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_10),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_14)
);
// @22:70
  dr_cell_4_95 a_3_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_14),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_11),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_13)
);
// @22:70
  dr_cell_4_96 a_14_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_11),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_12),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out)
);
// @22:70
  dr_cell_4_97 a_8_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_1),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_13),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_12)
);
// @22:70
  dr_cell_4_98 a_6_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_7),
	.shiftDR(shiftDR),
	.pilotage_n(pilotage_n_14),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_0)
);
endmodule /* dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS */

// VQM4.1+ 
module dr_cell (
  ladder_fpga_sc_tck_c_i,
  scan_out,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  ladder_fpga_sc_tdi_c,
  G_1876,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input ladder_fpga_sc_tdi_c ;
input G_1876 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire ladder_fpga_sc_tdi_c ;
wire G_1876 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1876),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:57
//@22:57
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell */

// VQM4.1+ 
module dr_cell_5 (
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out,
  G_1876,
  ladder_fpga_sc_updateDR_configgen,
  data_out
)
;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
input G_1876 ;
input ladder_fpga_sc_updateDR_configgen ;
output data_out ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire G_1876 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire data_out ;
wire ff1 ;
wire VCC ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:62
  dffeas data_out_Z (
	.q(data_out),
	.d(ff1),
	.clk(ladder_fpga_sc_updateDR_configgen),
	.clrn(VCC),
	.prn(VCC),
	.ena(G_1876),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam data_out_Z.is_wysiwyg="TRUE";
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(data_out),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@22:70
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_5 */

// VQM4.1+ 
module dr_x_bits_2 (
  data_out_0,
  scan_out_0,
  data_out,
  ladder_fpga_sc_updateDR_configgen,
  G_1876,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  ladder_fpga_sc_tck_c_i
)
;
output data_out_0 ;
output scan_out_0 ;
output data_out ;
input ladder_fpga_sc_updateDR_configgen ;
input G_1876 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i ;
wire data_out_0 ;
wire scan_out_0 ;
wire data_out ;
wire ladder_fpga_sc_updateDR_configgen ;
wire G_1876 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @22:57
  dr_cell a_1_b_c (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out(scan_out),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.G_1876(G_1876),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out)
);
// @22:70
  dr_cell_5 a_0_d_e (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_0),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out),
	.G_1876(G_1876),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.data_out(data_out_0)
);
endmodule /* dr_x_bits_2 */

// VQM4.1+ 
module dr_cell_4_99 (
  temperature3_0,
  ladder_fpga_sc_tck_c_i,
  scan_out,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  ladder_fpga_sc_tdi_c
)
;
input temperature3_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input ladder_fpga_sc_tdi_c ;
wire temperature3_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire ladder_fpga_sc_tdi_c ;
wire ff1 ;
wire VCC ;
wire N_75 ;
wire N_51 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(ladder_fpga_sc_tdi_c),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:57
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_99 */

// VQM4.1+ 
module dr_cell_4_100 (
  temperature2_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature2_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature2_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_74 ;
wire N_50 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_100 */

// VQM4.1+ 
module dr_cell_4_101 (
  temperature1_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature1_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature1_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_73 ;
wire N_49 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_101 */

// VQM4.1+ 
module dr_cell_4_102 (
  temperature3_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature3_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature3_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_72 ;
wire N_48 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_102 */

// VQM4.1+ 
module dr_cell_4_103 (
  temperature3_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature3_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature3_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_71 ;
wire N_47 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_103 */

// VQM4.1+ 
module dr_cell_4_104 (
  temperature3_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature3_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature3_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_70 ;
wire N_46 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_104 */

// VQM4.1+ 
module dr_cell_4_105 (
  temperature1_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature1_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature1_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_69 ;
wire N_45 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_105 */

// VQM4.1+ 
module dr_cell_4_106 (
  temperature2_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature2_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature2_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_68 ;
wire N_44 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_106 */

// VQM4.1+ 
module dr_cell_4_107 (
  temperature0_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature0_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature0_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_67 ;
wire N_43 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_107 */

// VQM4.1+ 
module dr_cell_4_108 (
  temperature2_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature2_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature2_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_66 ;
wire N_42 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_108 */

// VQM4.1+ 
module dr_cell_4_109 (
  temperature1_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature1_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature1_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_65 ;
wire N_41 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_109 */

// VQM4.1+ 
module dr_cell_4_110 (
  temperature0_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature0_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature0_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_64 ;
wire N_40 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_110 */

// VQM4.1+ 
module dr_cell_4_111 (
  temperature1_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature1_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature1_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_63 ;
wire N_39 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_111 */

// VQM4.1+ 
module dr_cell_4_112 (
  temperature0_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature0_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature0_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_62 ;
wire N_38 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_112 */

// VQM4.1+ 
module dr_cell_4_113 (
  temperature0_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature0_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature0_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_61 ;
wire N_37 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_113 */

// VQM4.1+ 
module dr_cell_4_114 (
  temperature0_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature0_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature0_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_60 ;
wire N_36 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_114 */

// VQM4.1+ 
module dr_cell_4_115 (
  temperature2_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature2_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature2_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_59 ;
wire N_35 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_115 */

// VQM4.1+ 
module dr_cell_4_116 (
  temperature2_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature2_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature2_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_58 ;
wire N_34 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_116 */

// VQM4.1+ 
module dr_cell_4_117 (
  temperature3_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature3_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature3_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_57 ;
wire N_33 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_117 */

// VQM4.1+ 
module dr_cell_4_118 (
  temperature2_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature2_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature2_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_56 ;
wire N_32 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_118 */

// VQM4.1+ 
module dr_cell_4_119 (
  temperature1_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature1_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature1_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_55 ;
wire N_31 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_119 */

// VQM4.1+ 
module dr_cell_4_120 (
  temperature1_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature1_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature1_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_54 ;
wire N_30 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_120 */

// VQM4.1+ 
module dr_cell_4_121 (
  temperature0_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature0_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature0_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_53 ;
wire N_29 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_121 */

// VQM4.1+ 
module dr_cell_4_122 (
  temperature2_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature2_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature2_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_52 ;
wire N_28 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_122 */

// VQM4.1+ 
module dr_cell_4_123 (
  temperature1_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature1_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature1_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_51 ;
wire N_27 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_123 */

// VQM4.1+ 
module dr_cell_4_124 (
  temperature0_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature0_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature0_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_50 ;
wire N_26 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_124 */

// VQM4.1+ 
module dr_cell_4_125 (
  temperature3_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature3_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature3_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_49 ;
wire N_25 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_125 */

// VQM4.1+ 
module dr_cell_4_126 (
  temperature1_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature1_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature1_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_48 ;
wire N_24 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_126 */

// VQM4.1+ 
module dr_cell_4_127 (
  temperature0_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature0_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature0_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_47 ;
wire N_23 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_127 */

// VQM4.1+ 
module dr_cell_4_128 (
  temperature3_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature3_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature3_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_46 ;
wire N_22 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_128 */

// VQM4.1+ 
module dr_cell_4_129 (
  temperature2_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature2_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature2_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_45 ;
wire N_21 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_129 */

// VQM4.1+ 
module dr_cell_4_130 (
  temperature3_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature3_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature3_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_44 ;
wire N_20 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_130 */

// VQM4.1+ 
module dr_cell_4_131 (
  temperature1_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature1_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature1_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_43 ;
wire N_19 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_131 */

// VQM4.1+ 
module dr_cell_4_132 (
  temperature1_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature1_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature1_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_42 ;
wire N_18 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_132 */

// VQM4.1+ 
module dr_cell_4_133 (
  temperature0_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature0_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature0_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_41 ;
wire N_17 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_133 */

// VQM4.1+ 
module dr_cell_4_134 (
  temperature0_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature0_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature0_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_40 ;
wire N_16 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_134 */

// VQM4.1+ 
module dr_cell_4_135 (
  temperature3_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature3_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature3_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_39 ;
wire N_15 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_135 */

// VQM4.1+ 
module dr_cell_4_136 (
  temperature0_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature0_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature0_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_38 ;
wire N_14 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_136 */

// VQM4.1+ 
module dr_cell_4_137 (
  temperature3_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature3_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature3_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_37 ;
wire N_13 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_137 */

// VQM4.1+ 
module dr_cell_4_138 (
  temperature3_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature3_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature3_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_36 ;
wire N_12 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_138 */

// VQM4.1+ 
module dr_cell_4_139 (
  temperature3_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature3_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature3_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_35 ;
wire N_11 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature3_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_139 */

// VQM4.1+ 
module dr_cell_4_140 (
  temperature1_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature1_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature1_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_34 ;
wire N_10 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_140 */

// VQM4.1+ 
module dr_cell_4_141 (
  temperature0_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature0_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature0_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_33 ;
wire N_9 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature0_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_141 */

// VQM4.1+ 
module dr_cell_4_142 (
  temperature2_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature2_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature2_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_32 ;
wire N_8 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_142 */

// VQM4.1+ 
module dr_cell_4_143 (
  temperature2_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature2_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature2_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_31 ;
wire N_7 ;
wire N_7_0 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_143 */

// VQM4.1+ 
module dr_cell_4_144 (
  temperature2_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature2_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature2_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_30 ;
wire N_6 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_144 */

// VQM4.1+ 
module dr_cell_4_145 (
  temperature2_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature2_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature2_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_29 ;
wire N_5 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature2_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_145 */

// VQM4.1+ 
module dr_cell_4_146 (
  temperature1_0,
  ladder_fpga_sc_tck_c_i,
  scan_out_0,
  shiftDR,
  etat_present_ret_0,
  ladder_fpga_sc_tck_c,
  scan_out
)
;
input temperature1_0 ;
input ladder_fpga_sc_tck_c_i ;
output scan_out_0 ;
input shiftDR ;
input etat_present_ret_0 ;
input ladder_fpga_sc_tck_c ;
input scan_out ;
wire temperature1_0 ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out_0 ;
wire shiftDR ;
wire etat_present_ret_0 ;
wire ladder_fpga_sc_tck_c ;
wire scan_out ;
wire ff1 ;
wire VCC ;
wire N_28 ;
wire N_4 ;
wire N_7 ;
wire GND ;
wire shiftDR_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @8:42
  dffeas ff1_Z (
	.q(ff1),
	.d(scan_out),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(temperature1_0),
	.aload(GND),
	.sclr(GND),
	.sload(shiftDR_i)
);
defparam ff1_Z.is_wysiwyg="TRUE";
// @8:54
  dffeas scan_out_Z (
	.q(scan_out_0),
	.d(ff1),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(VCC),
	.prn(VCC),
	.ena(etat_present_ret_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam scan_out_Z.is_wysiwyg="TRUE";
//@35:1083
//@22:70
  assign  shiftDR_i = ~ shiftDR;
endmodule /* dr_cell_4_146 */

// VQM4.1+ 
module dr_x_bits_48 (
  temperature0_4,
  temperature0_7,
  temperature0_11,
  temperature0_3,
  temperature0_10,
  temperature0_9,
  temperature0_8,
  temperature0_0,
  temperature0_1,
  temperature0_5,
  temperature0_6,
  temperature0_2,
  temperature1_3,
  temperature1_5,
  temperature1_4,
  temperature1_8,
  temperature1_11,
  temperature1_10,
  temperature1_2,
  temperature1_0,
  temperature1_6,
  temperature1_7,
  temperature1_9,
  temperature1_1,
  temperature2_4,
  temperature2_5,
  temperature2_6,
  temperature2_7,
  temperature2_0,
  temperature2_11,
  temperature2_1,
  temperature2_9,
  temperature2_3,
  temperature2_8,
  temperature2_10,
  temperature2_2,
  temperature3_9,
  temperature3_10,
  temperature3_7,
  temperature3_5,
  temperature3_6,
  temperature3_1,
  temperature3_0,
  temperature3_2,
  temperature3_8,
  temperature3_3,
  temperature3_4,
  temperature3_11,
  scan_out_24,
  ladder_fpga_sc_tdi_c,
  ladder_fpga_sc_tck_c,
  etat_present_ret_0,
  shiftDR,
  ladder_fpga_sc_tck_c_i
)
;
input temperature0_4 ;
input temperature0_7 ;
input temperature0_11 ;
input temperature0_3 ;
input temperature0_10 ;
input temperature0_9 ;
input temperature0_8 ;
input temperature0_0 ;
input temperature0_1 ;
input temperature0_5 ;
input temperature0_6 ;
input temperature0_2 ;
input temperature1_3 ;
input temperature1_5 ;
input temperature1_4 ;
input temperature1_8 ;
input temperature1_11 ;
input temperature1_10 ;
input temperature1_2 ;
input temperature1_0 ;
input temperature1_6 ;
input temperature1_7 ;
input temperature1_9 ;
input temperature1_1 ;
input temperature2_4 ;
input temperature2_5 ;
input temperature2_6 ;
input temperature2_7 ;
input temperature2_0 ;
input temperature2_11 ;
input temperature2_1 ;
input temperature2_9 ;
input temperature2_3 ;
input temperature2_8 ;
input temperature2_10 ;
input temperature2_2 ;
input temperature3_9 ;
input temperature3_10 ;
input temperature3_7 ;
input temperature3_5 ;
input temperature3_6 ;
input temperature3_1 ;
input temperature3_0 ;
input temperature3_2 ;
input temperature3_8 ;
input temperature3_3 ;
input temperature3_4 ;
input temperature3_11 ;
output scan_out_24 ;
input ladder_fpga_sc_tdi_c ;
input ladder_fpga_sc_tck_c ;
input etat_present_ret_0 ;
input shiftDR ;
input ladder_fpga_sc_tck_c_i ;
wire temperature0_4 ;
wire temperature0_7 ;
wire temperature0_11 ;
wire temperature0_3 ;
wire temperature0_10 ;
wire temperature0_9 ;
wire temperature0_8 ;
wire temperature0_0 ;
wire temperature0_1 ;
wire temperature0_5 ;
wire temperature0_6 ;
wire temperature0_2 ;
wire temperature1_3 ;
wire temperature1_5 ;
wire temperature1_4 ;
wire temperature1_8 ;
wire temperature1_11 ;
wire temperature1_10 ;
wire temperature1_2 ;
wire temperature1_0 ;
wire temperature1_6 ;
wire temperature1_7 ;
wire temperature1_9 ;
wire temperature1_1 ;
wire temperature2_4 ;
wire temperature2_5 ;
wire temperature2_6 ;
wire temperature2_7 ;
wire temperature2_0 ;
wire temperature2_11 ;
wire temperature2_1 ;
wire temperature2_9 ;
wire temperature2_3 ;
wire temperature2_8 ;
wire temperature2_10 ;
wire temperature2_2 ;
wire temperature3_9 ;
wire temperature3_10 ;
wire temperature3_7 ;
wire temperature3_5 ;
wire temperature3_6 ;
wire temperature3_1 ;
wire temperature3_0 ;
wire temperature3_2 ;
wire temperature3_8 ;
wire temperature3_3 ;
wire temperature3_4 ;
wire temperature3_11 ;
wire scan_out_24 ;
wire ladder_fpga_sc_tdi_c ;
wire ladder_fpga_sc_tck_c ;
wire etat_present_ret_0 ;
wire shiftDR ;
wire ladder_fpga_sc_tck_c_i ;
wire scan_out ;
wire scan_out_0 ;
wire scan_out_1 ;
wire scan_out_2 ;
wire scan_out_3 ;
wire scan_out_4 ;
wire scan_out_5 ;
wire scan_out_6 ;
wire scan_out_7 ;
wire scan_out_8 ;
wire scan_out_9 ;
wire scan_out_10 ;
wire scan_out_11 ;
wire scan_out_12 ;
wire scan_out_13 ;
wire scan_out_14 ;
wire scan_out_15 ;
wire scan_out_16 ;
wire scan_out_17 ;
wire scan_out_18 ;
wire scan_out_19 ;
wire scan_out_20 ;
wire scan_out_21 ;
wire scan_out_22 ;
wire scan_out_23 ;
wire scan_out_25 ;
wire scan_out_26 ;
wire scan_out_27 ;
wire scan_out_28 ;
wire scan_out_29 ;
wire scan_out_30 ;
wire scan_out_31 ;
wire scan_out_32 ;
wire scan_out_33 ;
wire scan_out_34 ;
wire scan_out_35 ;
wire scan_out_36 ;
wire scan_out_37 ;
wire scan_out_38 ;
wire scan_out_39 ;
wire scan_out_40 ;
wire scan_out_41 ;
wire scan_out_42 ;
wire scan_out_43 ;
wire scan_out_44 ;
wire scan_out_45 ;
wire scan_out_46 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @22:57
  dr_cell_4_99 a_47_b_c (
	.temperature3_0(temperature3_11),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out(scan_out),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c)
);
// @22:70
  dr_cell_4_100 a_26_d_e (
	.temperature2_0(temperature2_2),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_0),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_1)
);
// @22:70
  dr_cell_4_101 a_13_d_e (
	.temperature1_0(temperature1_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_2),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_3)
);
// @22:70
  dr_cell_4_102 a_40_d_e (
	.temperature3_0(temperature3_4),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_4),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_5)
);
// @22:70
  dr_cell_4_103 a_39_d_e (
	.temperature3_0(temperature3_3),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_6),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_4)
);
// @22:70
  dr_cell_4_104 a_44_d_e (
	.temperature3_0(temperature3_8),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_7),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_8)
);
// @22:70
  dr_cell_4_105 a_21_d_e (
	.temperature1_0(temperature1_9),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_9),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_10)
);
// @22:70
  dr_cell_4_106 a_34_d_e (
	.temperature2_0(temperature2_10),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_11),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_12)
);
// @22:70
  dr_cell_4_107 a_2_d_e (
	.temperature0_0(temperature0_2),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_13),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_14)
);
// @22:70
  dr_cell_4_108 a_32_d_e (
	.temperature2_0(temperature2_8),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_15),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_16)
);
// @22:70
  dr_cell_4_109 a_19_d_e (
	.temperature1_0(temperature1_7),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_17),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_18)
);
// @22:70
  dr_cell_4_110 a_6_d_e (
	.temperature0_0(temperature0_6),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_19),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_20)
);
// @22:70
  dr_cell_4_111 a_18_d_e (
	.temperature1_0(temperature1_6),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_21),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_17)
);
// @22:70
  dr_cell_4_112 a_5_d_e (
	.temperature0_0(temperature0_5),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_22),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_19)
);
// @22:70
  dr_cell_4_113 a_1_d_e (
	.temperature0_0(temperature0_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_23),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_13)
);
// @22:70
  dr_cell_4_114 a_0_d_e (
	.temperature0_0(temperature0_0),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_24),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_23)
);
// @22:70
  dr_cell_4_115 a_27_d_e (
	.temperature2_0(temperature2_3),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_1),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_25)
);
// @22:70
  dr_cell_4_116 a_33_d_e (
	.temperature2_0(temperature2_9),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_16),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_11)
);
// @22:70
  dr_cell_4_117 a_38_d_e (
	.temperature3_0(temperature3_2),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_26),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_6)
);
// @22:70
  dr_cell_4_118 a_25_d_e (
	.temperature2_0(temperature2_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_27),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_0)
);
// @22:70
  dr_cell_4_119 a_12_d_e (
	.temperature1_0(temperature1_0),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_28),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_2)
);
// @22:70
  dr_cell_4_120 a_14_d_e (
	.temperature1_0(temperature1_2),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_3),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_29)
);
// @22:70
  dr_cell_4_121 a_8_d_e (
	.temperature0_0(temperature0_8),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_30),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_31)
);
// @22:70
  dr_cell_4_122 a_35_d_e (
	.temperature2_0(temperature2_11),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_12),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_32)
);
// @22:70
  dr_cell_4_123 a_22_d_e (
	.temperature1_0(temperature1_10),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_10),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_33)
);
// @22:70
  dr_cell_4_124 a_9_d_e (
	.temperature0_0(temperature0_9),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_31),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_34)
);
// @22:70
  dr_cell_4_125 a_36_d_e (
	.temperature3_0(temperature3_0),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_32),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_35)
);
// @22:70
  dr_cell_4_126 a_23_d_e (
	.temperature1_0(temperature1_11),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_33),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_36)
);
// @22:70
  dr_cell_4_127 a_10_d_e (
	.temperature0_0(temperature0_10),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_34),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_37)
);
// @22:70
  dr_cell_4_128 a_37_d_e (
	.temperature3_0(temperature3_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_35),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_26)
);
// @22:70
  dr_cell_4_129 a_24_d_e (
	.temperature2_0(temperature2_0),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_36),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_27)
);
// @22:70
  dr_cell_4_130 a_42_d_e (
	.temperature3_0(temperature3_6),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_38),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_39)
);
// @22:70
  dr_cell_4_131 a_20_d_e (
	.temperature1_0(temperature1_8),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_18),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_9)
);
// @22:70
  dr_cell_4_132 a_16_d_e (
	.temperature1_0(temperature1_4),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_40),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_41)
);
// @22:70
  dr_cell_4_133 a_3_d_e (
	.temperature0_0(temperature0_3),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_14),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_42)
);
// @22:70
  dr_cell_4_134 a_11_d_e (
	.temperature0_0(temperature0_11),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_37),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_28)
);
// @22:70
  dr_cell_4_135 a_41_d_e (
	.temperature3_0(temperature3_5),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_5),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_38)
);
// @22:70
  dr_cell_4_136 a_7_d_e (
	.temperature0_0(temperature0_7),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_20),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_30)
);
// @22:70
  dr_cell_4_137 a_43_d_e (
	.temperature3_0(temperature3_7),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_39),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_7)
);
// @22:70
  dr_cell_4_138 a_46_d_e (
	.temperature3_0(temperature3_10),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_43),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out)
);
// @22:70
  dr_cell_4_139 a_45_d_e (
	.temperature3_0(temperature3_9),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_8),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_43)
);
// @22:70
  dr_cell_4_140 a_17_d_e (
	.temperature1_0(temperature1_5),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_41),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_21)
);
// @22:70
  dr_cell_4_141 a_4_d_e (
	.temperature0_0(temperature0_4),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_42),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_22)
);
// @22:70
  dr_cell_4_142 a_31_d_e (
	.temperature2_0(temperature2_7),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_44),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_15)
);
// @22:70
  dr_cell_4_143 a_30_d_e (
	.temperature2_0(temperature2_6),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_45),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_44)
);
// @22:70
  dr_cell_4_144 a_29_d_e (
	.temperature2_0(temperature2_5),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_46),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_45)
);
// @22:70
  dr_cell_4_145 a_28_d_e (
	.temperature2_0(temperature2_4),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_25),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_46)
);
// @22:70
  dr_cell_4_146 a_15_d_e (
	.temperature1_0(temperature1_3),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out_0(scan_out_29),
	.shiftDR(shiftDR),
	.etat_present_ret_0(etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.scan_out(scan_out_40)
);
endmodule /* dr_x_bits_48 */

// VQM4.1+ 
module filtre_latchup (
  enable_latchup_n_0,
  enable_latchup_n_1,
  enable_latchup_n_2,
  enable_latchup_n_3,
  enable_latchup_n_4,
  enable_latchup_n_5,
  enable_latchup_n_6,
  enable_latchup_n_7,
  enable_latchup_n_8,
  enable_latchup_n_9,
  enable_latchup_n_10,
  enable_latchup_n_11,
  enable_latchup_n_12,
  enable_latchup_n_13,
  enable_latchup_n_14,
  enable_latchup_n_15,
  pilotage_n_14,
  pilotage_n_13,
  pilotage_n_12,
  pilotage_n_11,
  pilotage_n_10,
  pilotage_n_9,
  pilotage_n_8,
  pilotage_n_7,
  pilotage_n_6,
  pilotage_n_5,
  pilotage_n_4,
  pilotage_n_3,
  pilotage_n_2,
  pilotage_n_1,
  pilotage_n_0,
  ladder_fpga_sc_tck_c,
  pilotage_n
)
;
output enable_latchup_n_0 ;
output enable_latchup_n_1 ;
output enable_latchup_n_2 ;
output enable_latchup_n_3 ;
output enable_latchup_n_4 ;
output enable_latchup_n_5 ;
output enable_latchup_n_6 ;
output enable_latchup_n_7 ;
output enable_latchup_n_8 ;
output enable_latchup_n_9 ;
output enable_latchup_n_10 ;
output enable_latchup_n_11 ;
output enable_latchup_n_12 ;
output enable_latchup_n_13 ;
output enable_latchup_n_14 ;
output enable_latchup_n_15 ;
input pilotage_n_14 ;
input pilotage_n_13 ;
input pilotage_n_12 ;
input pilotage_n_11 ;
input pilotage_n_10 ;
input pilotage_n_9 ;
input pilotage_n_8 ;
input pilotage_n_7 ;
input pilotage_n_6 ;
input pilotage_n_5 ;
input pilotage_n_4 ;
input pilotage_n_3 ;
input pilotage_n_2 ;
input pilotage_n_1 ;
input pilotage_n_0 ;
input ladder_fpga_sc_tck_c ;
input pilotage_n ;
wire enable_latchup_n_0 ;
wire enable_latchup_n_1 ;
wire enable_latchup_n_2 ;
wire enable_latchup_n_3 ;
wire enable_latchup_n_4 ;
wire enable_latchup_n_5 ;
wire enable_latchup_n_6 ;
wire enable_latchup_n_7 ;
wire enable_latchup_n_8 ;
wire enable_latchup_n_9 ;
wire enable_latchup_n_10 ;
wire enable_latchup_n_11 ;
wire enable_latchup_n_12 ;
wire enable_latchup_n_13 ;
wire enable_latchup_n_14 ;
wire enable_latchup_n_15 ;
wire pilotage_n_14 ;
wire pilotage_n_13 ;
wire pilotage_n_12 ;
wire pilotage_n_11 ;
wire pilotage_n_10 ;
wire pilotage_n_9 ;
wire pilotage_n_8 ;
wire pilotage_n_7 ;
wire pilotage_n_6 ;
wire pilotage_n_5 ;
wire pilotage_n_4 ;
wire pilotage_n_3 ;
wire pilotage_n_2 ;
wire pilotage_n_1 ;
wire pilotage_n_0 ;
wire ladder_fpga_sc_tck_c ;
wire pilotage_n ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @26:66
  dffeas enable_latchup_n_15_ (
	.q(enable_latchup_n_15),
	.d(pilotage_n),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_15_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_14_ (
	.q(enable_latchup_n_14),
	.d(pilotage_n_0),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_14_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_13_ (
	.q(enable_latchup_n_13),
	.d(pilotage_n_1),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_13_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_12_ (
	.q(enable_latchup_n_12),
	.d(pilotage_n_2),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_12_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_11_ (
	.q(enable_latchup_n_11),
	.d(pilotage_n_3),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_11_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_10_ (
	.q(enable_latchup_n_10),
	.d(pilotage_n_4),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_10_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_9_ (
	.q(enable_latchup_n_9),
	.d(pilotage_n_5),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_9_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_8_ (
	.q(enable_latchup_n_8),
	.d(pilotage_n_6),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_8_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_7_ (
	.q(enable_latchup_n_7),
	.d(pilotage_n_7),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_7_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_6_ (
	.q(enable_latchup_n_6),
	.d(pilotage_n_8),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_6_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_5_ (
	.q(enable_latchup_n_5),
	.d(pilotage_n_9),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_5_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_4_ (
	.q(enable_latchup_n_4),
	.d(pilotage_n_10),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_4_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_3_ (
	.q(enable_latchup_n_3),
	.d(pilotage_n_11),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_3_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_2_ (
	.q(enable_latchup_n_2),
	.d(pilotage_n_12),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_2_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_1_ (
	.q(enable_latchup_n_1),
	.d(pilotage_n_13),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_1_.is_wysiwyg="TRUE";
// @26:66
  dffeas enable_latchup_n_0_ (
	.q(enable_latchup_n_0),
	.d(pilotage_n_14),
	.clk(ladder_fpga_sc_tck_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam enable_latchup_n_0_.is_wysiwyg="TRUE";
endmodule /* filtre_latchup */

// VQM4.1+ 
module memoire_latchup (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup */

// VQM4.1+ 
module memoire_latchup_1 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_1 */

// VQM4.1+ 
module memoire_latchup_2 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_2 */

// VQM4.1+ 
module memoire_latchup_3 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_3 */

// VQM4.1+ 
module memoire_latchup_4 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_4 */

// VQM4.1+ 
module memoire_latchup_5 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_5 */

// VQM4.1+ 
module memoire_latchup_6 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_6 */

// VQM4.1+ 
module memoire_latchup_7 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_7 */

// VQM4.1+ 
module memoire_latchup_8 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_8 */

// VQM4.1+ 
module memoire_latchup_9 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_9 */

// VQM4.1+ 
module memoire_latchup_10 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_10 */

// VQM4.1+ 
module memoire_latchup_11 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_11 */

// VQM4.1+ 
module memoire_latchup_12 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_12 */

// VQM4.1+ 
module memoire_latchup_13 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_13 */

// VQM4.1+ 
module memoire_latchup_14 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input G_1907 ;
input ff2 ;
input ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
endmodule /* memoire_latchup_14 */

// VQM4.1+ 
module memoire_latchup_15 (
  enable_latchup_n_0,
  latchup_hybride_c_0,
  ladder_fpga_sc_tck_c,
  G_1907,
  ff2,
  ladder_fpga_sc_tck_c_i,
  pilotage_n
)
;
input enable_latchup_n_0 ;
input latchup_hybride_c_0 ;
input ladder_fpga_sc_tck_c ;
input G_1907 ;
input ff2 ;
output ladder_fpga_sc_tck_c_i ;
output pilotage_n ;
wire enable_latchup_n_0 ;
wire latchup_hybride_c_0 ;
wire ladder_fpga_sc_tck_c ;
wire G_1907 ;
wire ff2 ;
wire ladder_fpga_sc_tck_c_i ;
wire pilotage_n ;
wire LatchupouExtinction_x_i ;
wire pilotage_n_cnv ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @27:68
  dffeas pilotage_n_Z (
	.q(pilotage_n),
	.d(VCC),
	.clk(ladder_fpga_sc_tck_c_i),
	.clrn(LatchupouExtinction_x_i),
	.prn(VCC),
	.ena(pilotage_n_cnv),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pilotage_n_Z.is_wysiwyg="TRUE";
  cycloneiii_lcell_comb pilotage_n_RNO (
	.combout(pilotage_n_cnv),
	.dataa(ff2),
	.datab(G_1907),
	.datac(VCC),
	.datad(VCC)
);
defparam pilotage_n_RNO.lut_mask=16'h8888;
defparam pilotage_n_RNO.sum_lutc_input="datac";
// @27:60
  cycloneiii_lcell_comb LatchupouExtinction_x (
	.combout(LatchupouExtinction_x_i),
	.dataa(latchup_hybride_c_0),
	.datab(enable_latchup_n_0),
	.datac(ff2),
	.datad(VCC)
);
defparam LatchupouExtinction_x.lut_mask=16'hb0b0;
defparam LatchupouExtinction_x.sum_lutc_input="datac";
  assign  ladder_fpga_sc_tck_c_i = ~ ladder_fpga_sc_tck_c;
endmodule /* memoire_latchup_15 */

// VQM4.1+ 
module memoire_latchup_general (
  latchup_hybride_c_15,
  latchup_hybride_c_14,
  latchup_hybride_c_13,
  latchup_hybride_c_12,
  latchup_hybride_c_11,
  latchup_hybride_c_10,
  latchup_hybride_c_9,
  latchup_hybride_c_8,
  latchup_hybride_c_7,
  latchup_hybride_c_6,
  latchup_hybride_c_5,
  latchup_hybride_c_4,
  latchup_hybride_c_3,
  latchup_hybride_c_2,
  latchup_hybride_c_1,
  latchup_hybride_c_0,
  enable_latchup_n_15,
  enable_latchup_n_14,
  enable_latchup_n_13,
  enable_latchup_n_12,
  enable_latchup_n_11,
  enable_latchup_n_10,
  enable_latchup_n_9,
  enable_latchup_n_8,
  enable_latchup_n_7,
  enable_latchup_n_6,
  enable_latchup_n_5,
  enable_latchup_n_4,
  enable_latchup_n_3,
  enable_latchup_n_2,
  enable_latchup_n_1,
  enable_latchup_n_0,
  pilotage_n_14,
  ff2_14,
  ladder_fpga_sc_tck_c,
  pilotage_n_13,
  ff2_13,
  pilotage_n_12,
  ff2_12,
  pilotage_n_11,
  ff2_11,
  pilotage_n_10,
  ff2_10,
  pilotage_n_9,
  ff2_9,
  pilotage_n_8,
  ff2_8,
  pilotage_n_7,
  ff2_7,
  pilotage_n_6,
  ff2_6,
  pilotage_n_5,
  ff2_5,
  pilotage_n_4,
  ff2_4,
  pilotage_n_3,
  ff2_3,
  pilotage_n_2,
  ff2_2,
  pilotage_n_1,
  ff2_1,
  pilotage_n_0,
  ff2_0,
  pilotage_n,
  ladder_fpga_sc_tck_c_i,
  ff2,
  G_1907
)
;
input latchup_hybride_c_15 ;
input latchup_hybride_c_14 ;
input latchup_hybride_c_13 ;
input latchup_hybride_c_12 ;
input latchup_hybride_c_11 ;
input latchup_hybride_c_10 ;
input latchup_hybride_c_9 ;
input latchup_hybride_c_8 ;
input latchup_hybride_c_7 ;
input latchup_hybride_c_6 ;
input latchup_hybride_c_5 ;
input latchup_hybride_c_4 ;
input latchup_hybride_c_3 ;
input latchup_hybride_c_2 ;
input latchup_hybride_c_1 ;
input latchup_hybride_c_0 ;
input enable_latchup_n_15 ;
input enable_latchup_n_14 ;
input enable_latchup_n_13 ;
input enable_latchup_n_12 ;
input enable_latchup_n_11 ;
input enable_latchup_n_10 ;
input enable_latchup_n_9 ;
input enable_latchup_n_8 ;
input enable_latchup_n_7 ;
input enable_latchup_n_6 ;
input enable_latchup_n_5 ;
input enable_latchup_n_4 ;
input enable_latchup_n_3 ;
input enable_latchup_n_2 ;
input enable_latchup_n_1 ;
input enable_latchup_n_0 ;
output pilotage_n_14 ;
input ff2_14 ;
input ladder_fpga_sc_tck_c ;
output pilotage_n_13 ;
input ff2_13 ;
output pilotage_n_12 ;
input ff2_12 ;
output pilotage_n_11 ;
input ff2_11 ;
output pilotage_n_10 ;
input ff2_10 ;
output pilotage_n_9 ;
input ff2_9 ;
output pilotage_n_8 ;
input ff2_8 ;
output pilotage_n_7 ;
input ff2_7 ;
output pilotage_n_6 ;
input ff2_6 ;
output pilotage_n_5 ;
input ff2_5 ;
output pilotage_n_4 ;
input ff2_4 ;
output pilotage_n_3 ;
input ff2_3 ;
output pilotage_n_2 ;
input ff2_2 ;
output pilotage_n_1 ;
input ff2_1 ;
output pilotage_n_0 ;
input ff2_0 ;
output pilotage_n ;
output ladder_fpga_sc_tck_c_i ;
input ff2 ;
input G_1907 ;
wire latchup_hybride_c_15 ;
wire latchup_hybride_c_14 ;
wire latchup_hybride_c_13 ;
wire latchup_hybride_c_12 ;
wire latchup_hybride_c_11 ;
wire latchup_hybride_c_10 ;
wire latchup_hybride_c_9 ;
wire latchup_hybride_c_8 ;
wire latchup_hybride_c_7 ;
wire latchup_hybride_c_6 ;
wire latchup_hybride_c_5 ;
wire latchup_hybride_c_4 ;
wire latchup_hybride_c_3 ;
wire latchup_hybride_c_2 ;
wire latchup_hybride_c_1 ;
wire latchup_hybride_c_0 ;
wire enable_latchup_n_15 ;
wire enable_latchup_n_14 ;
wire enable_latchup_n_13 ;
wire enable_latchup_n_12 ;
wire enable_latchup_n_11 ;
wire enable_latchup_n_10 ;
wire enable_latchup_n_9 ;
wire enable_latchup_n_8 ;
wire enable_latchup_n_7 ;
wire enable_latchup_n_6 ;
wire enable_latchup_n_5 ;
wire enable_latchup_n_4 ;
wire enable_latchup_n_3 ;
wire enable_latchup_n_2 ;
wire enable_latchup_n_1 ;
wire enable_latchup_n_0 ;
wire pilotage_n_14 ;
wire ff2_14 ;
wire ladder_fpga_sc_tck_c ;
wire pilotage_n_13 ;
wire ff2_13 ;
wire pilotage_n_12 ;
wire ff2_12 ;
wire pilotage_n_11 ;
wire ff2_11 ;
wire pilotage_n_10 ;
wire ff2_10 ;
wire pilotage_n_9 ;
wire ff2_9 ;
wire pilotage_n_8 ;
wire ff2_8 ;
wire pilotage_n_7 ;
wire ff2_7 ;
wire pilotage_n_6 ;
wire ff2_6 ;
wire pilotage_n_5 ;
wire ff2_5 ;
wire pilotage_n_4 ;
wire ff2_4 ;
wire pilotage_n_3 ;
wire ff2_3 ;
wire pilotage_n_2 ;
wire ff2_2 ;
wire pilotage_n_1 ;
wire ff2_1 ;
wire pilotage_n_0 ;
wire ff2_0 ;
wire pilotage_n ;
wire ladder_fpga_sc_tck_c_i ;
wire ff2 ;
wire G_1907 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @28:44
  memoire_latchup gen_0_latch_n (
	.enable_latchup_n_0(enable_latchup_n_0),
	.latchup_hybride_c_0(latchup_hybride_c_0),
	.G_1907(G_1907),
	.ff2(ff2),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n)
);
// @28:44
  memoire_latchup_1 gen_1_latch_n (
	.enable_latchup_n_0(enable_latchup_n_1),
	.latchup_hybride_c_0(latchup_hybride_c_1),
	.G_1907(G_1907),
	.ff2(ff2_0),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_0)
);
// @28:44
  memoire_latchup_2 gen_2_latch_n (
	.enable_latchup_n_0(enable_latchup_n_2),
	.latchup_hybride_c_0(latchup_hybride_c_2),
	.G_1907(G_1907),
	.ff2(ff2_1),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_1)
);
// @28:44
  memoire_latchup_3 gen_3_latch_n (
	.enable_latchup_n_0(enable_latchup_n_3),
	.latchup_hybride_c_0(latchup_hybride_c_3),
	.G_1907(G_1907),
	.ff2(ff2_2),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_2)
);
// @28:44
  memoire_latchup_4 gen_4_latch_n (
	.enable_latchup_n_0(enable_latchup_n_4),
	.latchup_hybride_c_0(latchup_hybride_c_4),
	.G_1907(G_1907),
	.ff2(ff2_3),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_3)
);
// @28:44
  memoire_latchup_5 gen_5_latch_n (
	.enable_latchup_n_0(enable_latchup_n_5),
	.latchup_hybride_c_0(latchup_hybride_c_5),
	.G_1907(G_1907),
	.ff2(ff2_4),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_4)
);
// @28:44
  memoire_latchup_6 gen_6_latch_n (
	.enable_latchup_n_0(enable_latchup_n_6),
	.latchup_hybride_c_0(latchup_hybride_c_6),
	.G_1907(G_1907),
	.ff2(ff2_5),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_5)
);
// @28:44
  memoire_latchup_7 gen_7_latch_n (
	.enable_latchup_n_0(enable_latchup_n_7),
	.latchup_hybride_c_0(latchup_hybride_c_7),
	.G_1907(G_1907),
	.ff2(ff2_6),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_6)
);
// @28:44
  memoire_latchup_8 gen_8_latch_n (
	.enable_latchup_n_0(enable_latchup_n_8),
	.latchup_hybride_c_0(latchup_hybride_c_8),
	.G_1907(G_1907),
	.ff2(ff2_7),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_7)
);
// @28:44
  memoire_latchup_9 gen_9_latch_n (
	.enable_latchup_n_0(enable_latchup_n_9),
	.latchup_hybride_c_0(latchup_hybride_c_9),
	.G_1907(G_1907),
	.ff2(ff2_8),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_8)
);
// @28:44
  memoire_latchup_10 gen_10_latch_n (
	.enable_latchup_n_0(enable_latchup_n_10),
	.latchup_hybride_c_0(latchup_hybride_c_10),
	.G_1907(G_1907),
	.ff2(ff2_9),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_9)
);
// @28:44
  memoire_latchup_11 gen_11_latch_n (
	.enable_latchup_n_0(enable_latchup_n_11),
	.latchup_hybride_c_0(latchup_hybride_c_11),
	.G_1907(G_1907),
	.ff2(ff2_10),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_10)
);
// @28:44
  memoire_latchup_12 gen_12_latch_n (
	.enable_latchup_n_0(enable_latchup_n_12),
	.latchup_hybride_c_0(latchup_hybride_c_12),
	.G_1907(G_1907),
	.ff2(ff2_11),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_11)
);
// @28:44
  memoire_latchup_13 gen_13_latch_n (
	.enable_latchup_n_0(enable_latchup_n_13),
	.latchup_hybride_c_0(latchup_hybride_c_13),
	.G_1907(G_1907),
	.ff2(ff2_12),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_12)
);
// @28:44
  memoire_latchup_14 gen_14_latch_n (
	.enable_latchup_n_0(enable_latchup_n_14),
	.latchup_hybride_c_0(latchup_hybride_c_14),
	.G_1907(G_1907),
	.ff2(ff2_13),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_13)
);
// @28:44
  memoire_latchup_15 gen_15_latch_n (
	.enable_latchup_n_0(enable_latchup_n_15),
	.latchup_hybride_c_0(latchup_hybride_c_15),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.G_1907(G_1907),
	.ff2(ff2_14),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.pilotage_n(pilotage_n_14)
);
endmodule /* memoire_latchup_general */

// VQM4.1+ 
module signaux_hybrides (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb_x,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb_x,
  data_out_2,
  tdi_suivant,
  z_x,
  un2_jtag_on_2,
  sc_tdi_hyb,
  data_out_1,
  data_out_0,
  data_out,
  pilotage_n,
  tokenin_hyb
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb_x ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb_x ;
input data_out_2 ;
output tdi_suivant ;
input z_x ;
input un2_jtag_on_2 ;
output sc_tdi_hyb ;
input data_out_1 ;
input data_out_0 ;
input data_out ;
input pilotage_n ;
output tokenin_hyb ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb_x ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb_x ;
wire data_out_2 ;
wire tdi_suivant ;
wire z_x ;
wire un2_jtag_on_2 ;
wire sc_tdi_hyb ;
wire data_out_1 ;
wire data_out_0 ;
wire data_out ;
wire pilotage_n ;
wire tokenin_hyb ;
wire un2_jtag_on_1_0 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_1_0_cZ (
	.combout(un2_jtag_on_1_0),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(data_out_1),
	.datad(pilotage_n)
);
defparam un2_jtag_on_1_0_cZ.lut_mask=16'h0200;
defparam un2_jtag_on_1_0_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on_2),
	.datab(un2_jtag_on_1_0),
	.datac(z_x),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8080;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_2),
	.datac(un2_jtag_on_1_0),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on_2),
	.datac(un2_jtag_on_1_0),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8080;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on_2),
	.datac(un2_jtag_on_1_0),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8080;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides */

// VQM4.1+ 
module signaux_hybrides_1 (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  tdi_suivant_x,
  z_x,
  sc_tdi_hyb,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb,
  data_out_4,
  data_out_3,
  data_out_2,
  data_out_1,
  pilotage_n,
  tokenin_hyb,
  data_out_0,
  data_out,
  un2_jtag_on_2
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
output tdi_suivant_x ;
input z_x ;
output sc_tdi_hyb ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb ;
input data_out_4 ;
input data_out_3 ;
input data_out_2 ;
input data_out_1 ;
input pilotage_n ;
output tokenin_hyb ;
input data_out_0 ;
input data_out ;
output un2_jtag_on_2 ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire tdi_suivant_x ;
wire z_x ;
wire sc_tdi_hyb ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb ;
wire data_out_4 ;
wire data_out_3 ;
wire data_out_2 ;
wire data_out_1 ;
wire pilotage_n ;
wire tokenin_hyb ;
wire data_out_0 ;
wire data_out ;
wire un2_jtag_on_2 ;
wire un2_jtag_on_0 ;
wire un1_tdi_suivant ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_2_cZ (
	.combout(un2_jtag_on_2),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_jtag_on_2_cZ.lut_mask=16'h4444;
defparam un2_jtag_on_2_cZ.sum_lutc_input="datac";
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_0_cZ (
	.combout(un2_jtag_on_0),
	.dataa(data_out_1),
	.datab(data_out_2),
	.datac(data_out_0),
	.datad(data_out)
);
defparam un2_jtag_on_0_cZ.lut_mask=16'h0020;
defparam un2_jtag_on_0_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(pilotage_n),
	.datab(data_out_3),
	.datac(data_out_4),
	.datad(un2_jtag_on_0)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h0800;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_cZ (
	.combout(sc_tms_hyb),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(pilotage_n),
	.datac(data_out_3),
	.datad(un2_jtag_on_0)
);
defparam sc_tms_hyb_cZ.lut_mask=16'h8000;
defparam sc_tms_hyb_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_cZ (
	.combout(sc_tck_hyb),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(pilotage_n),
	.datac(data_out_3),
	.datad(un2_jtag_on_0)
);
defparam sc_tck_hyb_cZ.lut_mask=16'h8000;
defparam sc_tck_hyb_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(pilotage_n),
	.datab(data_out_3),
	.datac(un2_jtag_on_0),
	.datad(z_x)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8000;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_x_cZ (
	.combout(tdi_suivant_x),
	.dataa(sc_tdo_hybride_c_0),
	.datab(un1_tdi_suivant),
	.datac(z_x),
	.datad(VCC)
);
defparam tdi_suivant_x_cZ.lut_mask=16'hb8b8;
defparam tdi_suivant_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_1 */

// VQM4.1+ 
module signaux_hybrides_2 (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb_x,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb_x,
  sc_tdi_hyb,
  z_x,
  data_out_4,
  tdi_suivant,
  data_out_3,
  data_out_2,
  data_out_1,
  data_out_0,
  data_out,
  pilotage_n,
  tokenin_hyb
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb_x ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb_x ;
output sc_tdi_hyb ;
input z_x ;
input data_out_4 ;
output tdi_suivant ;
input data_out_3 ;
input data_out_2 ;
input data_out_1 ;
input data_out_0 ;
input data_out ;
input pilotage_n ;
output tokenin_hyb ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb_x ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb_x ;
wire sc_tdi_hyb ;
wire z_x ;
wire data_out_4 ;
wire tdi_suivant ;
wire data_out_3 ;
wire data_out_2 ;
wire data_out_1 ;
wire data_out_0 ;
wire data_out ;
wire pilotage_n ;
wire tokenin_hyb ;
wire un2_jtag_on_0 ;
wire un2_jtag_on ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_0_cZ (
	.combout(un2_jtag_on_0),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(data_out_1),
	.datad(data_out_2)
);
defparam un2_jtag_on_0_cZ.lut_mask=16'h0080;
defparam un2_jtag_on_0_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_cZ (
	.combout(un2_jtag_on),
	.dataa(pilotage_n),
	.datab(data_out_3),
	.datac(un2_jtag_on_0),
	.datad(VCC)
);
defparam un2_jtag_on_cZ.lut_mask=16'h8080;
defparam un2_jtag_on_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_4),
	.datac(un2_jtag_on),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_2 */

// VQM4.1+ 
module signaux_hybrides_3 (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb_x,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb_x,
  data_out_0,
  tdi_suivant,
  z_x,
  sc_tdi_hyb,
  un2_jtag_on_1,
  data_out,
  pilotage_n,
  tokenin_hyb
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb_x ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb_x ;
input data_out_0 ;
output tdi_suivant ;
input z_x ;
output sc_tdi_hyb ;
input un2_jtag_on_1 ;
input data_out ;
input pilotage_n ;
output tokenin_hyb ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb_x ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb_x ;
wire data_out_0 ;
wire tdi_suivant ;
wire z_x ;
wire sc_tdi_hyb ;
wire un2_jtag_on_1 ;
wire data_out ;
wire pilotage_n ;
wire tokenin_hyb ;
wire un2_jtag_on ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_cZ (
	.combout(un2_jtag_on),
	.dataa(data_out),
	.datab(pilotage_n),
	.datac(un2_jtag_on_1),
	.datad(VCC)
);
defparam un2_jtag_on_cZ.lut_mask=16'h8080;
defparam un2_jtag_on_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_0),
	.datac(un2_jtag_on),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_3 */

// VQM4.1+ 
module signaux_hybrides_4 (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb_x,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb_x,
  data_out_4,
  tdi_suivant,
  z_x,
  sc_tdi_hyb,
  data_out_3,
  data_out_2,
  data_out_1,
  un2_jtag_on_2_0,
  pilotage_n,
  tokenin_hyb,
  data_out_0,
  data_out,
  un2_jtag_on_2
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb_x ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb_x ;
input data_out_4 ;
output tdi_suivant ;
input z_x ;
output sc_tdi_hyb ;
input data_out_3 ;
input data_out_2 ;
input data_out_1 ;
output un2_jtag_on_2_0 ;
input pilotage_n ;
output tokenin_hyb ;
input data_out_0 ;
input data_out ;
output un2_jtag_on_2 ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb_x ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb_x ;
wire data_out_4 ;
wire tdi_suivant ;
wire z_x ;
wire sc_tdi_hyb ;
wire data_out_3 ;
wire data_out_2 ;
wire data_out_1 ;
wire un2_jtag_on_2_0 ;
wire pilotage_n ;
wire tokenin_hyb ;
wire data_out_0 ;
wire data_out ;
wire un2_jtag_on_2 ;
wire un2_jtag_on ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_2_cZ (
	.combout(un2_jtag_on_2),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_jtag_on_2_cZ.lut_mask=16'h1111;
defparam un2_jtag_on_2_cZ.sum_lutc_input="datac";
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_2_0_cZ (
	.combout(un2_jtag_on_2_0),
	.dataa(data_out_1),
	.datab(data_out_2),
	.datac(data_out_0),
	.datad(data_out)
);
defparam un2_jtag_on_2_0_cZ.lut_mask=16'h0002;
defparam un2_jtag_on_2_0_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_cZ (
	.combout(un2_jtag_on),
	.dataa(pilotage_n),
	.datab(data_out_3),
	.datac(un2_jtag_on_2_0),
	.datad(VCC)
);
defparam un2_jtag_on_cZ.lut_mask=16'h2020;
defparam un2_jtag_on_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_4),
	.datac(un2_jtag_on),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_4 */

// VQM4.1+ 
module signaux_hybrides_5 (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb_x,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb_x,
  data_out_2,
  tdi_suivant,
  z_x,
  sc_tdi_hyb,
  un2_jtag_on_2,
  data_out_1,
  pilotage_n,
  tokenin_hyb,
  data_out_0,
  data_out,
  un2_jtag_on_3
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb_x ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb_x ;
input data_out_2 ;
output tdi_suivant ;
input z_x ;
output sc_tdi_hyb ;
input un2_jtag_on_2 ;
input data_out_1 ;
input pilotage_n ;
output tokenin_hyb ;
input data_out_0 ;
input data_out ;
output un2_jtag_on_3 ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb_x ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb_x ;
wire data_out_2 ;
wire tdi_suivant ;
wire z_x ;
wire sc_tdi_hyb ;
wire un2_jtag_on_2 ;
wire data_out_1 ;
wire pilotage_n ;
wire tokenin_hyb ;
wire data_out_0 ;
wire data_out ;
wire un2_jtag_on_3 ;
wire un2_jtag_on ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_3_cZ (
	.combout(un2_jtag_on_3),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_jtag_on_3_cZ.lut_mask=16'h8888;
defparam un2_jtag_on_3_cZ.sum_lutc_input="datac";
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_cZ (
	.combout(un2_jtag_on),
	.dataa(pilotage_n),
	.datab(data_out_1),
	.datac(un2_jtag_on_2),
	.datad(un2_jtag_on_3)
);
defparam un2_jtag_on_cZ.lut_mask=16'h2000;
defparam un2_jtag_on_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_2),
	.datac(un2_jtag_on),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_5 */

// VQM4.1+ 
module signaux_hybrides_6 (
  ladder_fpga_event_controller_state_0,
  z_x,
  sc_tdi_hyb,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb,
  data_out_4,
  data_out_3,
  un1_tdi_suivant,
  data_out_2,
  data_out_1,
  data_out_0,
  data_out,
  un2_jtag_on_1,
  pilotage_n,
  tokenin_hyb
)
;
input ladder_fpga_event_controller_state_0 ;
input z_x ;
output sc_tdi_hyb ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb ;
input data_out_4 ;
input data_out_3 ;
output un1_tdi_suivant ;
input data_out_2 ;
input data_out_1 ;
input data_out_0 ;
input data_out ;
output un2_jtag_on_1 ;
input pilotage_n ;
output tokenin_hyb ;
wire ladder_fpga_event_controller_state_0 ;
wire z_x ;
wire sc_tdi_hyb ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb ;
wire data_out_4 ;
wire data_out_3 ;
wire un1_tdi_suivant ;
wire data_out_2 ;
wire data_out_1 ;
wire data_out_0 ;
wire data_out ;
wire un2_jtag_on_1 ;
wire pilotage_n ;
wire tokenin_hyb ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_1_cZ (
	.combout(un2_jtag_on_1),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(data_out_1),
	.datad(data_out_2)
);
defparam un2_jtag_on_1_cZ.lut_mask=16'h8000;
defparam un2_jtag_on_1_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(data_out_3),
	.datab(pilotage_n),
	.datac(data_out_4),
	.datad(un2_jtag_on_1)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h0400;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_cZ (
	.combout(sc_tms_hyb),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(data_out_3),
	.datac(pilotage_n),
	.datad(un2_jtag_on_1)
);
defparam sc_tms_hyb_cZ.lut_mask=16'h2000;
defparam sc_tms_hyb_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_cZ (
	.combout(sc_tck_hyb),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(data_out_3),
	.datac(pilotage_n),
	.datad(un2_jtag_on_1)
);
defparam sc_tck_hyb_cZ.lut_mask=16'h2000;
defparam sc_tck_hyb_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(data_out_3),
	.datab(pilotage_n),
	.datac(un2_jtag_on_1),
	.datad(z_x)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h4000;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_6 */

// VQM4.1+ 
module signaux_hybrides_7 (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb_x,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb_x,
  sc_tdi_hyb,
  z_x,
  data_out_2,
  tdi_suivant,
  un2_jtag_on_2_0,
  data_out_1,
  pilotage_n,
  tokenin_hyb,
  data_out_0,
  data_out,
  un2_jtag_on_2
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb_x ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb_x ;
output sc_tdi_hyb ;
input z_x ;
input data_out_2 ;
output tdi_suivant ;
input un2_jtag_on_2_0 ;
input data_out_1 ;
input pilotage_n ;
output tokenin_hyb ;
input data_out_0 ;
input data_out ;
output un2_jtag_on_2 ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb_x ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb_x ;
wire sc_tdi_hyb ;
wire z_x ;
wire data_out_2 ;
wire tdi_suivant ;
wire un2_jtag_on_2_0 ;
wire data_out_1 ;
wire pilotage_n ;
wire tokenin_hyb ;
wire data_out_0 ;
wire data_out ;
wire un2_jtag_on_2 ;
wire un2_jtag_on ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_2_cZ (
	.combout(un2_jtag_on_2),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_jtag_on_2_cZ.lut_mask=16'h4444;
defparam un2_jtag_on_2_cZ.sum_lutc_input="datac";
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_cZ (
	.combout(un2_jtag_on),
	.dataa(pilotage_n),
	.datab(data_out_1),
	.datac(un2_jtag_on_2_0),
	.datad(VCC)
);
defparam un2_jtag_on_cZ.lut_mask=16'h2020;
defparam un2_jtag_on_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_2),
	.datac(un2_jtag_on),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_7 */

// VQM4.1+ 
module signaux_hybrides_8 (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb_x,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb_x,
  data_out_4,
  tdi_suivant,
  z_x,
  sc_tdi_hyb,
  data_out_3,
  data_out_2,
  data_out_1,
  data_out_0,
  data_out,
  un2_jtag_on_2,
  pilotage_n,
  tokenin_hyb
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb_x ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb_x ;
input data_out_4 ;
output tdi_suivant ;
input z_x ;
output sc_tdi_hyb ;
input data_out_3 ;
input data_out_2 ;
input data_out_1 ;
input data_out_0 ;
input data_out ;
output un2_jtag_on_2 ;
input pilotage_n ;
output tokenin_hyb ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb_x ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb_x ;
wire data_out_4 ;
wire tdi_suivant ;
wire z_x ;
wire sc_tdi_hyb ;
wire data_out_3 ;
wire data_out_2 ;
wire data_out_1 ;
wire data_out_0 ;
wire data_out ;
wire un2_jtag_on_2 ;
wire pilotage_n ;
wire tokenin_hyb ;
wire un2_jtag_on ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_2_cZ (
	.combout(un2_jtag_on_2),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(data_out_1),
	.datad(data_out_2)
);
defparam un2_jtag_on_2_cZ.lut_mask=16'h0020;
defparam un2_jtag_on_2_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_cZ (
	.combout(un2_jtag_on),
	.dataa(pilotage_n),
	.datab(data_out_3),
	.datac(un2_jtag_on_2),
	.datad(VCC)
);
defparam un2_jtag_on_cZ.lut_mask=16'h8080;
defparam un2_jtag_on_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_4),
	.datac(un2_jtag_on),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_8 */

// VQM4.1+ 
module signaux_hybrides_9 (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb_x,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb_x,
  sc_tdi_hyb,
  z_x,
  data_out_0,
  tdi_suivant,
  un2_jtag_on_3,
  un2_jtag_on_2,
  data_out,
  pilotage_n,
  tokenin_hyb
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb_x ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb_x ;
output sc_tdi_hyb ;
input z_x ;
input data_out_0 ;
output tdi_suivant ;
input un2_jtag_on_3 ;
input un2_jtag_on_2 ;
input data_out ;
input pilotage_n ;
output tokenin_hyb ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb_x ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb_x ;
wire sc_tdi_hyb ;
wire z_x ;
wire data_out_0 ;
wire tdi_suivant ;
wire un2_jtag_on_3 ;
wire un2_jtag_on_2 ;
wire data_out ;
wire pilotage_n ;
wire tokenin_hyb ;
wire un2_jtag_on ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_cZ (
	.combout(un2_jtag_on),
	.dataa(data_out),
	.datab(pilotage_n),
	.datac(un2_jtag_on_2),
	.datad(un2_jtag_on_3)
);
defparam un2_jtag_on_cZ.lut_mask=16'h8000;
defparam un2_jtag_on_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_0),
	.datac(un2_jtag_on),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_9 */

// VQM4.1+ 
module signaux_hybrides_10 (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb_x,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb_x,
  sc_tdi_hyb,
  z_x,
  data_out_0,
  tdi_suivant,
  un2_jtag_on_3,
  un2_jtag_on_2,
  data_out,
  pilotage_n,
  tokenin_hyb
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb_x ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb_x ;
output sc_tdi_hyb ;
input z_x ;
input data_out_0 ;
output tdi_suivant ;
input un2_jtag_on_3 ;
input un2_jtag_on_2 ;
input data_out ;
input pilotage_n ;
output tokenin_hyb ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb_x ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb_x ;
wire sc_tdi_hyb ;
wire z_x ;
wire data_out_0 ;
wire tdi_suivant ;
wire un2_jtag_on_3 ;
wire un2_jtag_on_2 ;
wire data_out ;
wire pilotage_n ;
wire tokenin_hyb ;
wire un2_jtag_on ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_cZ (
	.combout(un2_jtag_on),
	.dataa(pilotage_n),
	.datab(data_out),
	.datac(un2_jtag_on_2),
	.datad(un2_jtag_on_3)
);
defparam un2_jtag_on_cZ.lut_mask=16'h2000;
defparam un2_jtag_on_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_0),
	.datac(un2_jtag_on),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_10 */

// VQM4.1+ 
module signaux_hybrides_11 (
  ladder_fpga_event_controller_state_0,
  z_x,
  sc_tdi_hyb,
  data_out_4,
  un1_tdi_suivant,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb,
  data_out_3,
  data_out_2,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb,
  data_out_1,
  data_out_0,
  data_out,
  pilotage_n,
  tokenin_hyb
)
;
input ladder_fpga_event_controller_state_0 ;
input z_x ;
output sc_tdi_hyb ;
input data_out_4 ;
output un1_tdi_suivant ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb ;
input data_out_3 ;
input data_out_2 ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb ;
input data_out_1 ;
input data_out_0 ;
input data_out ;
input pilotage_n ;
output tokenin_hyb ;
wire ladder_fpga_event_controller_state_0 ;
wire z_x ;
wire sc_tdi_hyb ;
wire data_out_4 ;
wire un1_tdi_suivant ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb ;
wire data_out_3 ;
wire data_out_2 ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb ;
wire data_out_1 ;
wire data_out_0 ;
wire data_out ;
wire pilotage_n ;
wire tokenin_hyb ;
wire un2_jtag_on_0 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_0_cZ (
	.combout(un2_jtag_on_0),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(data_out_1),
	.datad(pilotage_n)
);
defparam un2_jtag_on_0_cZ.lut_mask=16'h0200;
defparam un2_jtag_on_0_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_cZ (
	.combout(sc_tms_hyb),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(data_out_2),
	.datac(data_out_3),
	.datad(un2_jtag_on_0)
);
defparam sc_tms_hyb_cZ.lut_mask=16'h8000;
defparam sc_tms_hyb_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_cZ (
	.combout(sc_tck_hyb),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(data_out_2),
	.datac(data_out_3),
	.datad(un2_jtag_on_0)
);
defparam sc_tck_hyb_cZ.lut_mask=16'h8000;
defparam sc_tck_hyb_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb un1_tdi_suivant_cZ (
	.combout(un1_tdi_suivant),
	.dataa(data_out_2),
	.datab(data_out_3),
	.datac(data_out_4),
	.datad(un2_jtag_on_0)
);
defparam un1_tdi_suivant_cZ.lut_mask=16'h0800;
defparam un1_tdi_suivant_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(data_out_2),
	.datab(data_out_3),
	.datac(un2_jtag_on_0),
	.datad(z_x)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8000;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_11 */

// VQM4.1+ 
module signaux_hybrides_12 (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb_x,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb_x,
  sc_tdi_hyb,
  z_x,
  data_out_0,
  tdi_suivant,
  un2_jtag_on_3,
  un2_jtag_on_2,
  data_out,
  pilotage_n,
  tokenin_hyb
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb_x ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb_x ;
output sc_tdi_hyb ;
input z_x ;
input data_out_0 ;
output tdi_suivant ;
input un2_jtag_on_3 ;
input un2_jtag_on_2 ;
input data_out ;
input pilotage_n ;
output tokenin_hyb ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb_x ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb_x ;
wire sc_tdi_hyb ;
wire z_x ;
wire data_out_0 ;
wire tdi_suivant ;
wire un2_jtag_on_3 ;
wire un2_jtag_on_2 ;
wire data_out ;
wire pilotage_n ;
wire tokenin_hyb ;
wire un2_jtag_on ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_cZ (
	.combout(un2_jtag_on),
	.dataa(data_out),
	.datab(pilotage_n),
	.datac(un2_jtag_on_2),
	.datad(un2_jtag_on_3)
);
defparam un2_jtag_on_cZ.lut_mask=16'h4000;
defparam un2_jtag_on_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_0),
	.datac(un2_jtag_on),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_12 */

// VQM4.1+ 
module signaux_hybrides_13 (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb_x,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb_x,
  data_out_0,
  tdi_suivant,
  z_x,
  sc_tdi_hyb,
  un2_jtag_on_3,
  un2_jtag_on_2,
  data_out,
  pilotage_n,
  tokenin_hyb
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb_x ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb_x ;
input data_out_0 ;
output tdi_suivant ;
input z_x ;
output sc_tdi_hyb ;
input un2_jtag_on_3 ;
input un2_jtag_on_2 ;
input data_out ;
input pilotage_n ;
output tokenin_hyb ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb_x ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb_x ;
wire data_out_0 ;
wire tdi_suivant ;
wire z_x ;
wire sc_tdi_hyb ;
wire un2_jtag_on_3 ;
wire un2_jtag_on_2 ;
wire data_out ;
wire pilotage_n ;
wire tokenin_hyb ;
wire un2_jtag_on ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_cZ (
	.combout(un2_jtag_on),
	.dataa(data_out),
	.datab(pilotage_n),
	.datac(un2_jtag_on_2),
	.datad(un2_jtag_on_3)
);
defparam un2_jtag_on_cZ.lut_mask=16'h8000;
defparam un2_jtag_on_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_0),
	.datac(un2_jtag_on),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_13 */

// VQM4.1+ 
module signaux_hybrides_14 (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb_x,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb_x,
  sc_tdi_hyb,
  z_x,
  data_out_0,
  tdi_suivant,
  un2_jtag_on_2_0,
  data_out,
  pilotage_n,
  tokenin_hyb
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb_x ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb_x ;
output sc_tdi_hyb ;
input z_x ;
input data_out_0 ;
output tdi_suivant ;
input un2_jtag_on_2_0 ;
input data_out ;
input pilotage_n ;
output tokenin_hyb ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb_x ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb_x ;
wire sc_tdi_hyb ;
wire z_x ;
wire data_out_0 ;
wire tdi_suivant ;
wire un2_jtag_on_2_0 ;
wire data_out ;
wire pilotage_n ;
wire tokenin_hyb ;
wire un2_jtag_on ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_cZ (
	.combout(un2_jtag_on),
	.dataa(pilotage_n),
	.datab(data_out),
	.datac(un2_jtag_on_2_0),
	.datad(VCC)
);
defparam un2_jtag_on_cZ.lut_mask=16'h8080;
defparam un2_jtag_on_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_0),
	.datac(un2_jtag_on),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_14 */

// VQM4.1+ 
module signaux_hybrides_15 (
  sc_tdo_hybride_c_0,
  ladder_fpga_event_controller_state_0,
  ladder_fpga_sc_tck_c,
  sc_tck_hyb_x,
  ladder_fpga_sc_tms_c,
  sc_tms_hyb_x,
  data_out_0,
  tdi_suivant,
  z_x,
  sc_tdi_hyb,
  un2_jtag_on_3,
  un2_jtag_on_2,
  data_out,
  pilotage_n,
  tokenin_hyb
)
;
input sc_tdo_hybride_c_0 ;
input ladder_fpga_event_controller_state_0 ;
input ladder_fpga_sc_tck_c ;
output sc_tck_hyb_x ;
input ladder_fpga_sc_tms_c ;
output sc_tms_hyb_x ;
input data_out_0 ;
output tdi_suivant ;
input z_x ;
output sc_tdi_hyb ;
input un2_jtag_on_3 ;
input un2_jtag_on_2 ;
input data_out ;
input pilotage_n ;
output tokenin_hyb ;
wire sc_tdo_hybride_c_0 ;
wire ladder_fpga_event_controller_state_0 ;
wire ladder_fpga_sc_tck_c ;
wire sc_tck_hyb_x ;
wire ladder_fpga_sc_tms_c ;
wire sc_tms_hyb_x ;
wire data_out_0 ;
wire tdi_suivant ;
wire z_x ;
wire sc_tdi_hyb ;
wire un2_jtag_on_3 ;
wire un2_jtag_on_2 ;
wire data_out ;
wire pilotage_n ;
wire tokenin_hyb ;
wire un2_jtag_on ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @30:86
  cycloneiii_lcell_comb tokenin_hyb_cZ (
	.combout(tokenin_hyb),
	.dataa(pilotage_n),
	.datab(ladder_fpga_event_controller_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_hyb_cZ.lut_mask=16'h8888;
defparam tokenin_hyb_cZ.sum_lutc_input="datac";
// @30:83
  cycloneiii_lcell_comb un2_jtag_on_cZ (
	.combout(un2_jtag_on),
	.dataa(data_out),
	.datab(pilotage_n),
	.datac(un2_jtag_on_2),
	.datad(un2_jtag_on_3)
);
defparam un2_jtag_on_cZ.lut_mask=16'h8000;
defparam un2_jtag_on_cZ.sum_lutc_input="datac";
// @30:99
  cycloneiii_lcell_comb sc_tdi_hyb_cZ (
	.combout(sc_tdi_hyb),
	.dataa(un2_jtag_on),
	.datab(z_x),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tdi_hyb_cZ.lut_mask=16'h8888;
defparam sc_tdi_hyb_cZ.sum_lutc_input="datac";
// @30:102
  cycloneiii_lcell_comb tdi_suivant_cZ (
	.combout(tdi_suivant),
	.dataa(sc_tdo_hybride_c_0),
	.datab(data_out_0),
	.datac(un2_jtag_on),
	.datad(z_x)
);
defparam tdi_suivant_cZ.lut_mask=16'hef20;
defparam tdi_suivant_cZ.sum_lutc_input="datac";
// @30:96
  cycloneiii_lcell_comb sc_tms_hyb_x_cZ (
	.combout(sc_tms_hyb_x),
	.dataa(ladder_fpga_sc_tms_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tms_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tms_hyb_x_cZ.sum_lutc_input="datac";
// @30:93
  cycloneiii_lcell_comb sc_tck_hyb_x_cZ (
	.combout(sc_tck_hyb_x),
	.dataa(ladder_fpga_sc_tck_c),
	.datab(un2_jtag_on),
	.datac(VCC),
	.datad(VCC)
);
defparam sc_tck_hyb_x_cZ.lut_mask=16'h8888;
defparam sc_tck_hyb_x_cZ.sum_lutc_input="datac";
endmodule /* signaux_hybrides_15 */

// VQM4.1+ 
module gestion_hybrides_v4 (
  ladder_fpga_event_controller_state_0,
  latchup_hybride_c_0,
  latchup_hybride_c_1,
  latchup_hybride_c_2,
  latchup_hybride_c_3,
  latchup_hybride_c_4,
  latchup_hybride_c_5,
  latchup_hybride_c_6,
  latchup_hybride_c_7,
  latchup_hybride_c_8,
  latchup_hybride_c_9,
  latchup_hybride_c_10,
  latchup_hybride_c_11,
  latchup_hybride_c_12,
  latchup_hybride_c_13,
  latchup_hybride_c_14,
  latchup_hybride_c_15,
  enable_latchup_n_15,
  enable_latchup_n_14,
  enable_latchup_n_13,
  enable_latchup_n_12,
  enable_latchup_n_11,
  enable_latchup_n_10,
  enable_latchup_n_9,
  enable_latchup_n_8,
  enable_latchup_n_7,
  enable_latchup_n_6,
  enable_latchup_n_5,
  enable_latchup_n_4,
  enable_latchup_n_3,
  enable_latchup_n_2,
  enable_latchup_n_1,
  enable_latchup_n_0,
  sc_tdo_hybride_c_6,
  sc_tdo_hybride_c_2,
  sc_tdo_hybride_c_14,
  sc_tdo_hybride_c_12,
  sc_tdo_hybride_c_5,
  sc_tdo_hybride_c_7,
  sc_tdo_hybride_c_3,
  sc_tdo_hybride_c_1,
  sc_tdo_hybride_c_4,
  sc_tdo_hybride_c_0,
  sc_tdo_hybride_c_15,
  sc_tdo_hybride_c_11,
  sc_tdo_hybride_c_10,
  sc_tdo_hybride_c_8,
  sc_tdo_hybride_c_9,
  sc_tdo_hybride_c_13,
  tokenin_hyb_14,
  sc_tdi_hyb_14,
  data_out_19,
  sc_tms_hyb_x_11,
  sc_tck_hyb_x_11,
  tokenin_hyb_13,
  data_out_18,
  sc_tdi_hyb_13,
  sc_tck_hyb_x_10,
  sc_tms_hyb_x_10,
  tokenin_hyb_12,
  sc_tdi_hyb_12,
  data_out_17,
  sc_tms_hyb_x_9,
  sc_tck_hyb_x_9,
  tokenin_hyb_11,
  data_out_16,
  sc_tdi_hyb_11,
  sc_tck_hyb_x_8,
  sc_tms_hyb_x_8,
  tokenin_hyb_10,
  sc_tms_hyb_1,
  sc_tck_hyb_1,
  data_out_15,
  sc_tdi_hyb_10,
  tokenin_hyb_9,
  data_out_14,
  sc_tdi_hyb_9,
  sc_tck_hyb_x_7,
  sc_tms_hyb_x_7,
  tokenin_hyb_8,
  data_out_13,
  sc_tdi_hyb_8,
  sc_tms_hyb_x_6,
  sc_tck_hyb_x_6,
  tokenin_hyb_7,
  sc_tdi_hyb_7,
  data_out_12,
  sc_tms_hyb_x_5,
  sc_tck_hyb_x_5,
  tokenin_hyb_6,
  data_out_11,
  sc_tdi_hyb_6,
  sc_tck_hyb_x_4,
  sc_tms_hyb_x_4,
  tokenin_hyb_5,
  data_out_10,
  sc_tms_hyb_0,
  sc_tck_hyb_0,
  sc_tdi_hyb_5,
  tokenin_hyb_4,
  sc_tdi_hyb_4,
  data_out_9,
  sc_tms_hyb_x_3,
  sc_tck_hyb_x_3,
  tokenin_hyb_3,
  sc_tdi_hyb_3,
  data_out_8,
  sc_tck_hyb_x_2,
  sc_tms_hyb_x_2,
  tokenin_hyb_2,
  sc_tdi_hyb_2,
  data_out_7,
  sc_tms_hyb_x_1,
  sc_tck_hyb_x_1,
  tokenin_hyb_1,
  data_out_6,
  sc_tdi_hyb_1,
  sc_tck_hyb_x_0,
  sc_tms_hyb_x_0,
  tokenin_hyb_0,
  data_out_5,
  sc_tms_hyb,
  sc_tck_hyb,
  sc_tdi_hyb_0,
  tokenin_hyb,
  data_out_4,
  sc_tdi_hyb,
  data_out_3,
  sc_tms_hyb_x,
  ladder_fpga_sc_tms_c,
  sc_tck_hyb_x,
  G_1907,
  ff2_14,
  ladder_fpga_sc_tck_c_i,
  ff2_13,
  ff2_12,
  ff2_11,
  ff2_10,
  ff2_9,
  ff2_8,
  ff2_7,
  ff2_6,
  ff2_5,
  ff2_4,
  ff2_3,
  ff2_2,
  ff2_1,
  ff2_0,
  ff2,
  pilotage_n_14,
  ladder_fpga_sc_tck_c,
  pilotage_n_13,
  pilotage_n_12,
  pilotage_n_11,
  pilotage_n_10,
  pilotage_n_9,
  pilotage_n_8,
  pilotage_n_7,
  pilotage_n_6,
  pilotage_n_5,
  pilotage_n_4,
  pilotage_n_3,
  pilotage_n_2,
  pilotage_n_1,
  pilotage_n_0,
  pilotage_n,
  data_out_2,
  tdo_echelle_15,
  data_out_1,
  data_out_0,
  z_x,
  data_out
)
;
input ladder_fpga_event_controller_state_0 ;
input latchup_hybride_c_0 ;
input latchup_hybride_c_1 ;
input latchup_hybride_c_2 ;
input latchup_hybride_c_3 ;
input latchup_hybride_c_4 ;
input latchup_hybride_c_5 ;
input latchup_hybride_c_6 ;
input latchup_hybride_c_7 ;
input latchup_hybride_c_8 ;
input latchup_hybride_c_9 ;
input latchup_hybride_c_10 ;
input latchup_hybride_c_11 ;
input latchup_hybride_c_12 ;
input latchup_hybride_c_13 ;
input latchup_hybride_c_14 ;
input latchup_hybride_c_15 ;
output enable_latchup_n_15 ;
output enable_latchup_n_14 ;
output enable_latchup_n_13 ;
output enable_latchup_n_12 ;
output enable_latchup_n_11 ;
output enable_latchup_n_10 ;
output enable_latchup_n_9 ;
output enable_latchup_n_8 ;
output enable_latchup_n_7 ;
output enable_latchup_n_6 ;
output enable_latchup_n_5 ;
output enable_latchup_n_4 ;
output enable_latchup_n_3 ;
output enable_latchup_n_2 ;
output enable_latchup_n_1 ;
output enable_latchup_n_0 ;
input sc_tdo_hybride_c_6 ;
input sc_tdo_hybride_c_2 ;
input sc_tdo_hybride_c_14 ;
input sc_tdo_hybride_c_12 ;
input sc_tdo_hybride_c_5 ;
input sc_tdo_hybride_c_7 ;
input sc_tdo_hybride_c_3 ;
input sc_tdo_hybride_c_1 ;
input sc_tdo_hybride_c_4 ;
input sc_tdo_hybride_c_0 ;
input sc_tdo_hybride_c_15 ;
input sc_tdo_hybride_c_11 ;
input sc_tdo_hybride_c_10 ;
input sc_tdo_hybride_c_8 ;
input sc_tdo_hybride_c_9 ;
input sc_tdo_hybride_c_13 ;
output tokenin_hyb_14 ;
output sc_tdi_hyb_14 ;
input data_out_19 ;
output sc_tms_hyb_x_11 ;
output sc_tck_hyb_x_11 ;
output tokenin_hyb_13 ;
input data_out_18 ;
output sc_tdi_hyb_13 ;
output sc_tck_hyb_x_10 ;
output sc_tms_hyb_x_10 ;
output tokenin_hyb_12 ;
output sc_tdi_hyb_12 ;
input data_out_17 ;
output sc_tms_hyb_x_9 ;
output sc_tck_hyb_x_9 ;
output tokenin_hyb_11 ;
input data_out_16 ;
output sc_tdi_hyb_11 ;
output sc_tck_hyb_x_8 ;
output sc_tms_hyb_x_8 ;
output tokenin_hyb_10 ;
output sc_tms_hyb_1 ;
output sc_tck_hyb_1 ;
input data_out_15 ;
output sc_tdi_hyb_10 ;
output tokenin_hyb_9 ;
input data_out_14 ;
output sc_tdi_hyb_9 ;
output sc_tck_hyb_x_7 ;
output sc_tms_hyb_x_7 ;
output tokenin_hyb_8 ;
input data_out_13 ;
output sc_tdi_hyb_8 ;
output sc_tms_hyb_x_6 ;
output sc_tck_hyb_x_6 ;
output tokenin_hyb_7 ;
output sc_tdi_hyb_7 ;
input data_out_12 ;
output sc_tms_hyb_x_5 ;
output sc_tck_hyb_x_5 ;
output tokenin_hyb_6 ;
input data_out_11 ;
output sc_tdi_hyb_6 ;
output sc_tck_hyb_x_4 ;
output sc_tms_hyb_x_4 ;
output tokenin_hyb_5 ;
input data_out_10 ;
output sc_tms_hyb_0 ;
output sc_tck_hyb_0 ;
output sc_tdi_hyb_5 ;
output tokenin_hyb_4 ;
output sc_tdi_hyb_4 ;
input data_out_9 ;
output sc_tms_hyb_x_3 ;
output sc_tck_hyb_x_3 ;
output tokenin_hyb_3 ;
output sc_tdi_hyb_3 ;
input data_out_8 ;
output sc_tck_hyb_x_2 ;
output sc_tms_hyb_x_2 ;
output tokenin_hyb_2 ;
output sc_tdi_hyb_2 ;
input data_out_7 ;
output sc_tms_hyb_x_1 ;
output sc_tck_hyb_x_1 ;
output tokenin_hyb_1 ;
input data_out_6 ;
output sc_tdi_hyb_1 ;
output sc_tck_hyb_x_0 ;
output sc_tms_hyb_x_0 ;
output tokenin_hyb_0 ;
input data_out_5 ;
output sc_tms_hyb ;
output sc_tck_hyb ;
output sc_tdi_hyb_0 ;
output tokenin_hyb ;
input data_out_4 ;
output sc_tdi_hyb ;
input data_out_3 ;
output sc_tms_hyb_x ;
input ladder_fpga_sc_tms_c ;
output sc_tck_hyb_x ;
input G_1907 ;
input ff2_14 ;
output ladder_fpga_sc_tck_c_i ;
input ff2_13 ;
input ff2_12 ;
input ff2_11 ;
input ff2_10 ;
input ff2_9 ;
input ff2_8 ;
input ff2_7 ;
input ff2_6 ;
input ff2_5 ;
input ff2_4 ;
input ff2_3 ;
input ff2_2 ;
input ff2_1 ;
input ff2_0 ;
input ff2 ;
output pilotage_n_14 ;
input ladder_fpga_sc_tck_c ;
output pilotage_n_13 ;
output pilotage_n_12 ;
output pilotage_n_11 ;
output pilotage_n_10 ;
output pilotage_n_9 ;
output pilotage_n_8 ;
output pilotage_n_7 ;
output pilotage_n_6 ;
output pilotage_n_5 ;
output pilotage_n_4 ;
output pilotage_n_3 ;
output pilotage_n_2 ;
output pilotage_n_1 ;
output pilotage_n_0 ;
output pilotage_n ;
input data_out_2 ;
output tdo_echelle_15 ;
input data_out_1 ;
input data_out_0 ;
input z_x ;
input data_out ;
wire ladder_fpga_event_controller_state_0 ;
wire latchup_hybride_c_0 ;
wire latchup_hybride_c_1 ;
wire latchup_hybride_c_2 ;
wire latchup_hybride_c_3 ;
wire latchup_hybride_c_4 ;
wire latchup_hybride_c_5 ;
wire latchup_hybride_c_6 ;
wire latchup_hybride_c_7 ;
wire latchup_hybride_c_8 ;
wire latchup_hybride_c_9 ;
wire latchup_hybride_c_10 ;
wire latchup_hybride_c_11 ;
wire latchup_hybride_c_12 ;
wire latchup_hybride_c_13 ;
wire latchup_hybride_c_14 ;
wire latchup_hybride_c_15 ;
wire enable_latchup_n_15 ;
wire enable_latchup_n_14 ;
wire enable_latchup_n_13 ;
wire enable_latchup_n_12 ;
wire enable_latchup_n_11 ;
wire enable_latchup_n_10 ;
wire enable_latchup_n_9 ;
wire enable_latchup_n_8 ;
wire enable_latchup_n_7 ;
wire enable_latchup_n_6 ;
wire enable_latchup_n_5 ;
wire enable_latchup_n_4 ;
wire enable_latchup_n_3 ;
wire enable_latchup_n_2 ;
wire enable_latchup_n_1 ;
wire enable_latchup_n_0 ;
wire sc_tdo_hybride_c_6 ;
wire sc_tdo_hybride_c_2 ;
wire sc_tdo_hybride_c_14 ;
wire sc_tdo_hybride_c_12 ;
wire sc_tdo_hybride_c_5 ;
wire sc_tdo_hybride_c_7 ;
wire sc_tdo_hybride_c_3 ;
wire sc_tdo_hybride_c_1 ;
wire sc_tdo_hybride_c_4 ;
wire sc_tdo_hybride_c_0 ;
wire sc_tdo_hybride_c_15 ;
wire sc_tdo_hybride_c_11 ;
wire sc_tdo_hybride_c_10 ;
wire sc_tdo_hybride_c_8 ;
wire sc_tdo_hybride_c_9 ;
wire sc_tdo_hybride_c_13 ;
wire tokenin_hyb_14 ;
wire sc_tdi_hyb_14 ;
wire data_out_19 ;
wire sc_tms_hyb_x_11 ;
wire sc_tck_hyb_x_11 ;
wire tokenin_hyb_13 ;
wire data_out_18 ;
wire sc_tdi_hyb_13 ;
wire sc_tck_hyb_x_10 ;
wire sc_tms_hyb_x_10 ;
wire tokenin_hyb_12 ;
wire sc_tdi_hyb_12 ;
wire data_out_17 ;
wire sc_tms_hyb_x_9 ;
wire sc_tck_hyb_x_9 ;
wire tokenin_hyb_11 ;
wire data_out_16 ;
wire sc_tdi_hyb_11 ;
wire sc_tck_hyb_x_8 ;
wire sc_tms_hyb_x_8 ;
wire tokenin_hyb_10 ;
wire sc_tms_hyb_1 ;
wire sc_tck_hyb_1 ;
wire data_out_15 ;
wire sc_tdi_hyb_10 ;
wire tokenin_hyb_9 ;
wire data_out_14 ;
wire sc_tdi_hyb_9 ;
wire sc_tck_hyb_x_7 ;
wire sc_tms_hyb_x_7 ;
wire tokenin_hyb_8 ;
wire data_out_13 ;
wire sc_tdi_hyb_8 ;
wire sc_tms_hyb_x_6 ;
wire sc_tck_hyb_x_6 ;
wire tokenin_hyb_7 ;
wire sc_tdi_hyb_7 ;
wire data_out_12 ;
wire sc_tms_hyb_x_5 ;
wire sc_tck_hyb_x_5 ;
wire tokenin_hyb_6 ;
wire data_out_11 ;
wire sc_tdi_hyb_6 ;
wire sc_tck_hyb_x_4 ;
wire sc_tms_hyb_x_4 ;
wire tokenin_hyb_5 ;
wire data_out_10 ;
wire sc_tms_hyb_0 ;
wire sc_tck_hyb_0 ;
wire sc_tdi_hyb_5 ;
wire tokenin_hyb_4 ;
wire sc_tdi_hyb_4 ;
wire data_out_9 ;
wire sc_tms_hyb_x_3 ;
wire sc_tck_hyb_x_3 ;
wire tokenin_hyb_3 ;
wire sc_tdi_hyb_3 ;
wire data_out_8 ;
wire sc_tck_hyb_x_2 ;
wire sc_tms_hyb_x_2 ;
wire tokenin_hyb_2 ;
wire sc_tdi_hyb_2 ;
wire data_out_7 ;
wire sc_tms_hyb_x_1 ;
wire sc_tck_hyb_x_1 ;
wire tokenin_hyb_1 ;
wire data_out_6 ;
wire sc_tdi_hyb_1 ;
wire sc_tck_hyb_x_0 ;
wire sc_tms_hyb_x_0 ;
wire tokenin_hyb_0 ;
wire data_out_5 ;
wire sc_tms_hyb ;
wire sc_tck_hyb ;
wire sc_tdi_hyb_0 ;
wire tokenin_hyb ;
wire data_out_4 ;
wire sc_tdi_hyb ;
wire data_out_3 ;
wire sc_tms_hyb_x ;
wire ladder_fpga_sc_tms_c ;
wire sc_tck_hyb_x ;
wire G_1907 ;
wire ff2_14 ;
wire ladder_fpga_sc_tck_c_i ;
wire ff2_13 ;
wire ff2_12 ;
wire ff2_11 ;
wire ff2_10 ;
wire ff2_9 ;
wire ff2_8 ;
wire ff2_7 ;
wire ff2_6 ;
wire ff2_5 ;
wire ff2_4 ;
wire ff2_3 ;
wire ff2_2 ;
wire ff2_1 ;
wire ff2_0 ;
wire ff2 ;
wire pilotage_n_14 ;
wire ladder_fpga_sc_tck_c ;
wire pilotage_n_13 ;
wire pilotage_n_12 ;
wire pilotage_n_11 ;
wire pilotage_n_10 ;
wire pilotage_n_9 ;
wire pilotage_n_8 ;
wire pilotage_n_7 ;
wire pilotage_n_6 ;
wire pilotage_n_5 ;
wire pilotage_n_4 ;
wire pilotage_n_3 ;
wire pilotage_n_2 ;
wire pilotage_n_1 ;
wire pilotage_n_0 ;
wire pilotage_n ;
wire data_out_2 ;
wire tdo_echelle_15 ;
wire data_out_1 ;
wire data_out_0 ;
wire z_x ;
wire data_out ;
wire tdo_echelle_9 ;
wire tdi_suivant ;
wire tdi_suivant_x ;
wire tdo_echelle_8 ;
wire tdi_suivant_0 ;
wire tdi_suivant_1 ;
wire tdo_echelle_5_a ;
wire un1_tdi_suivant ;
wire tdo_echelle_5 ;
wire un1_tdi_suivant_0 ;
wire tdo_echelle_4 ;
wire tdi_suivant_2 ;
wire tdi_suivant_3 ;
wire tdo_echelle_13_a ;
wire tdi_suivant_4 ;
wire tdi_suivant_5 ;
wire tdo_echelle_13 ;
wire tdi_suivant_6 ;
wire tdi_suivant_7 ;
wire tdo_echelle_10 ;
wire tdo_echelle_6 ;
wire tdo_echelle_3_a ;
wire tdi_suivant_8 ;
wire tdi_suivant_9 ;
wire tdo_echelle_3 ;
wire tdi_suivant_10 ;
wire tdi_suivant_11 ;
wire tdo_echelle_14 ;
wire tdo_echelle_7 ;
wire un2_jtag_on_2 ;
wire un2_jtag_on_1 ;
wire un2_jtag_on_2_0 ;
wire un2_jtag_on_2_1 ;
wire un2_jtag_on_3 ;
wire un2_jtag_on_2_2 ;
wire un2_jtag_on_2_3 ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @31:309
  cycloneiii_lcell_comb tdo_echelle_9_cZ (
	.combout(tdo_echelle_9),
	.dataa(data_out),
	.datab(tdi_suivant),
	.datac(tdi_suivant_x),
	.datad(VCC)
);
defparam tdo_echelle_9_cZ.lut_mask=16'hd8d8;
defparam tdo_echelle_9_cZ.sum_lutc_input="datac";
// @31:309
  cycloneiii_lcell_comb tdo_echelle_8_cZ (
	.combout(tdo_echelle_8),
	.dataa(data_out),
	.datab(tdi_suivant_0),
	.datac(tdi_suivant_1),
	.datad(VCC)
);
defparam tdo_echelle_8_cZ.lut_mask=16'hd8d8;
defparam tdo_echelle_8_cZ.sum_lutc_input="datac";
// @31:309
  cycloneiii_lcell_comb tdo_echelle_5_a_cZ (
	.combout(tdo_echelle_5_a),
	.dataa(sc_tdo_hybride_c_13),
	.datab(data_out),
	.datac(un1_tdi_suivant),
	.datad(z_x)
);
defparam tdo_echelle_5_a_cZ.lut_mask=16'h407f;
defparam tdo_echelle_5_a_cZ.sum_lutc_input="datac";
// @31:309
  cycloneiii_lcell_comb tdo_echelle_5_cZ (
	.combout(tdo_echelle_5),
	.dataa(sc_tdo_hybride_c_9),
	.datab(data_out),
	.datac(un1_tdi_suivant_0),
	.datad(tdo_echelle_5_a)
);
defparam tdo_echelle_5_cZ.lut_mask=16'h20ef;
defparam tdo_echelle_5_cZ.sum_lutc_input="datac";
// @31:309
  cycloneiii_lcell_comb tdo_echelle_4_cZ (
	.combout(tdo_echelle_4),
	.dataa(data_out),
	.datab(tdi_suivant_2),
	.datac(tdi_suivant_3),
	.datad(VCC)
);
defparam tdo_echelle_4_cZ.lut_mask=16'hd8d8;
defparam tdo_echelle_4_cZ.sum_lutc_input="datac";
// @31:309
  cycloneiii_lcell_comb tdo_echelle_13_a_cZ (
	.combout(tdo_echelle_13_a),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(tdi_suivant_4),
	.datad(tdi_suivant_5)
);
defparam tdo_echelle_13_a_cZ.lut_mask=16'h159d;
defparam tdo_echelle_13_a_cZ.sum_lutc_input="datac";
// @31:309
  cycloneiii_lcell_comb tdo_echelle_13_cZ (
	.combout(tdo_echelle_13),
	.dataa(data_out_0),
	.datab(tdi_suivant_6),
	.datac(tdi_suivant_7),
	.datad(tdo_echelle_13_a)
);
defparam tdo_echelle_13_cZ.lut_mask=16'h50ee;
defparam tdo_echelle_13_cZ.sum_lutc_input="datac";
// @31:309
  cycloneiii_lcell_comb tdo_echelle_10_cZ (
	.combout(tdo_echelle_10),
	.dataa(data_out_0),
	.datab(tdo_echelle_9),
	.datac(tdo_echelle_8),
	.datad(VCC)
);
defparam tdo_echelle_10_cZ.lut_mask=16'hd8d8;
defparam tdo_echelle_10_cZ.sum_lutc_input="datac";
// @31:309
  cycloneiii_lcell_comb tdo_echelle_6_cZ (
	.combout(tdo_echelle_6),
	.dataa(data_out_0),
	.datab(tdo_echelle_5),
	.datac(tdo_echelle_4),
	.datad(VCC)
);
defparam tdo_echelle_6_cZ.lut_mask=16'hd8d8;
defparam tdo_echelle_6_cZ.sum_lutc_input="datac";
// @31:309
  cycloneiii_lcell_comb tdo_echelle_3_a_cZ (
	.combout(tdo_echelle_3_a),
	.dataa(data_out),
	.datab(data_out_0),
	.datac(tdi_suivant_8),
	.datad(tdi_suivant_9)
);
defparam tdo_echelle_3_a_cZ.lut_mask=16'h159d;
defparam tdo_echelle_3_a_cZ.sum_lutc_input="datac";
// @31:309
  cycloneiii_lcell_comb tdo_echelle_3_cZ (
	.combout(tdo_echelle_3),
	.dataa(data_out_0),
	.datab(tdi_suivant_10),
	.datac(tdi_suivant_11),
	.datad(tdo_echelle_3_a)
);
defparam tdo_echelle_3_cZ.lut_mask=16'h50ee;
defparam tdo_echelle_3_cZ.sum_lutc_input="datac";
// @31:309
  cycloneiii_lcell_comb tdo_echelle_14_cZ (
	.combout(tdo_echelle_14),
	.dataa(data_out_1),
	.datab(tdo_echelle_13),
	.datac(tdo_echelle_10),
	.datad(VCC)
);
defparam tdo_echelle_14_cZ.lut_mask=16'hd8d8;
defparam tdo_echelle_14_cZ.sum_lutc_input="datac";
// @31:309
  cycloneiii_lcell_comb tdo_echelle_7_cZ (
	.combout(tdo_echelle_7),
	.dataa(data_out_1),
	.datab(tdo_echelle_3),
	.datac(tdo_echelle_6),
	.datad(VCC)
);
defparam tdo_echelle_7_cZ.lut_mask=16'he4e4;
defparam tdo_echelle_7_cZ.sum_lutc_input="datac";
// @31:309
  cycloneiii_lcell_comb tdo_echelle_15_cZ (
	.combout(tdo_echelle_15),
	.dataa(data_out_2),
	.datab(tdo_echelle_7),
	.datac(tdo_echelle_14),
	.datad(VCC)
);
defparam tdo_echelle_15_cZ.lut_mask=16'he4e4;
defparam tdo_echelle_15_cZ.sum_lutc_input="datac";
// @31:212
  filtre_latchup control_latchup (
	.enable_latchup_n_0(enable_latchup_n_0),
	.enable_latchup_n_1(enable_latchup_n_1),
	.enable_latchup_n_2(enable_latchup_n_2),
	.enable_latchup_n_3(enable_latchup_n_3),
	.enable_latchup_n_4(enable_latchup_n_4),
	.enable_latchup_n_5(enable_latchup_n_5),
	.enable_latchup_n_6(enable_latchup_n_6),
	.enable_latchup_n_7(enable_latchup_n_7),
	.enable_latchup_n_8(enable_latchup_n_8),
	.enable_latchup_n_9(enable_latchup_n_9),
	.enable_latchup_n_10(enable_latchup_n_10),
	.enable_latchup_n_11(enable_latchup_n_11),
	.enable_latchup_n_12(enable_latchup_n_12),
	.enable_latchup_n_13(enable_latchup_n_13),
	.enable_latchup_n_14(enable_latchup_n_14),
	.enable_latchup_n_15(enable_latchup_n_15),
	.pilotage_n_14(pilotage_n),
	.pilotage_n_13(pilotage_n_0),
	.pilotage_n_12(pilotage_n_1),
	.pilotage_n_11(pilotage_n_2),
	.pilotage_n_10(pilotage_n_3),
	.pilotage_n_9(pilotage_n_4),
	.pilotage_n_8(pilotage_n_5),
	.pilotage_n_7(pilotage_n_6),
	.pilotage_n_6(pilotage_n_7),
	.pilotage_n_5(pilotage_n_8),
	.pilotage_n_4(pilotage_n_9),
	.pilotage_n_3(pilotage_n_10),
	.pilotage_n_2(pilotage_n_11),
	.pilotage_n_1(pilotage_n_12),
	.pilotage_n_0(pilotage_n_13),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.pilotage_n(pilotage_n_14)
);
// @31:220
  memoire_latchup_general control_alim (
	.latchup_hybride_c_15(latchup_hybride_c_15),
	.latchup_hybride_c_14(latchup_hybride_c_14),
	.latchup_hybride_c_13(latchup_hybride_c_13),
	.latchup_hybride_c_12(latchup_hybride_c_12),
	.latchup_hybride_c_11(latchup_hybride_c_11),
	.latchup_hybride_c_10(latchup_hybride_c_10),
	.latchup_hybride_c_9(latchup_hybride_c_9),
	.latchup_hybride_c_8(latchup_hybride_c_8),
	.latchup_hybride_c_7(latchup_hybride_c_7),
	.latchup_hybride_c_6(latchup_hybride_c_6),
	.latchup_hybride_c_5(latchup_hybride_c_5),
	.latchup_hybride_c_4(latchup_hybride_c_4),
	.latchup_hybride_c_3(latchup_hybride_c_3),
	.latchup_hybride_c_2(latchup_hybride_c_2),
	.latchup_hybride_c_1(latchup_hybride_c_1),
	.latchup_hybride_c_0(latchup_hybride_c_0),
	.enable_latchup_n_15(enable_latchup_n_15),
	.enable_latchup_n_14(enable_latchup_n_14),
	.enable_latchup_n_13(enable_latchup_n_13),
	.enable_latchup_n_12(enable_latchup_n_12),
	.enable_latchup_n_11(enable_latchup_n_11),
	.enable_latchup_n_10(enable_latchup_n_10),
	.enable_latchup_n_9(enable_latchup_n_9),
	.enable_latchup_n_8(enable_latchup_n_8),
	.enable_latchup_n_7(enable_latchup_n_7),
	.enable_latchup_n_6(enable_latchup_n_6),
	.enable_latchup_n_5(enable_latchup_n_5),
	.enable_latchup_n_4(enable_latchup_n_4),
	.enable_latchup_n_3(enable_latchup_n_3),
	.enable_latchup_n_2(enable_latchup_n_2),
	.enable_latchup_n_1(enable_latchup_n_1),
	.enable_latchup_n_0(enable_latchup_n_0),
	.pilotage_n_14(pilotage_n_14),
	.ff2_14(ff2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.pilotage_n_13(pilotage_n_13),
	.ff2_13(ff2_0),
	.pilotage_n_12(pilotage_n_12),
	.ff2_12(ff2_1),
	.pilotage_n_11(pilotage_n_11),
	.ff2_11(ff2_2),
	.pilotage_n_10(pilotage_n_10),
	.ff2_10(ff2_3),
	.pilotage_n_9(pilotage_n_9),
	.ff2_9(ff2_4),
	.pilotage_n_8(pilotage_n_8),
	.ff2_8(ff2_5),
	.pilotage_n_7(pilotage_n_7),
	.ff2_7(ff2_6),
	.pilotage_n_6(pilotage_n_6),
	.ff2_6(ff2_7),
	.pilotage_n_5(pilotage_n_5),
	.ff2_5(ff2_8),
	.pilotage_n_4(pilotage_n_4),
	.ff2_4(ff2_9),
	.pilotage_n_3(pilotage_n_3),
	.ff2_3(ff2_10),
	.pilotage_n_2(pilotage_n_2),
	.ff2_2(ff2_11),
	.pilotage_n_1(pilotage_n_1),
	.ff2_1(ff2_12),
	.pilotage_n_0(pilotage_n_0),
	.ff2_0(ff2_13),
	.pilotage_n(pilotage_n),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.ff2(ff2_14),
	.G_1907(G_1907)
);
// @31:312
  signaux_hybrides gen_chainage_8_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_8),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb_x(sc_tck_hyb_x),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb_x(sc_tms_hyb_x),
	.data_out_2(data_out_3),
	.tdi_suivant(tdi_suivant_8),
	.z_x(z_x),
	.un2_jtag_on_2(un2_jtag_on_2),
	.sc_tdi_hyb(sc_tdi_hyb),
	.data_out_1(data_out_2),
	.data_out_0(data_out),
	.data_out(data_out_4),
	.pilotage_n(pilotage_n_7),
	.tokenin_hyb(tokenin_hyb)
);
// @31:312
  signaux_hybrides_1 gen_chainage_10_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_10),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.tdi_suivant_x(tdi_suivant_x),
	.z_x(z_x),
	.sc_tdi_hyb(sc_tdi_hyb_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb(sc_tck_hyb),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb(sc_tms_hyb),
	.data_out_4(data_out_5),
	.data_out_3(data_out_2),
	.data_out_2(data_out),
	.data_out_1(data_out_4),
	.pilotage_n(pilotage_n_9),
	.tokenin_hyb(tokenin_hyb_0),
	.data_out_0(data_out_0),
	.data_out(data_out_1),
	.un2_jtag_on_2(un2_jtag_on_2)
);
// @31:312
  signaux_hybrides_2 gen_chainage_11_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_11),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb_x(sc_tms_hyb_x_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb_x(sc_tck_hyb_x_0),
	.sc_tdi_hyb(sc_tdi_hyb_1),
	.z_x(z_x),
	.data_out_4(data_out_6),
	.tdi_suivant(tdi_suivant_4),
	.data_out_3(data_out_2),
	.data_out_2(data_out),
	.data_out_1(data_out_4),
	.data_out_0(data_out_0),
	.data_out(data_out_1),
	.pilotage_n(pilotage_n_10),
	.tokenin_hyb(tokenin_hyb_1)
);
// @31:312
  signaux_hybrides_3 gen_chainage_15_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_15),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb_x(sc_tck_hyb_x_1),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb_x(sc_tms_hyb_x_1),
	.data_out_0(data_out_7),
	.tdi_suivant(tdi_suivant_5),
	.z_x(z_x),
	.sc_tdi_hyb(sc_tdi_hyb_2),
	.un2_jtag_on_1(un2_jtag_on_1),
	.data_out(data_out_2),
	.pilotage_n(pilotage_n_14),
	.tokenin_hyb(tokenin_hyb_2)
);
// @31:312
  signaux_hybrides_4 gen_chainage_0_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_0),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb_x(sc_tms_hyb_x_2),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb_x(sc_tck_hyb_x_2),
	.data_out_4(data_out_8),
	.tdi_suivant(tdi_suivant_11),
	.z_x(z_x),
	.sc_tdi_hyb(sc_tdi_hyb_3),
	.data_out_3(data_out_2),
	.data_out_2(data_out),
	.data_out_1(data_out_4),
	.un2_jtag_on_2_0(un2_jtag_on_2_0),
	.pilotage_n(pilotage_n),
	.tokenin_hyb(tokenin_hyb_3),
	.data_out_0(data_out_1),
	.data_out(data_out_0),
	.un2_jtag_on_2(un2_jtag_on_2_1)
);
// @31:312
  signaux_hybrides_5 gen_chainage_4_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_4),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb_x(sc_tck_hyb_x_3),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb_x(sc_tms_hyb_x_3),
	.data_out_2(data_out_9),
	.tdi_suivant(tdi_suivant_10),
	.z_x(z_x),
	.sc_tdi_hyb(sc_tdi_hyb_4),
	.un2_jtag_on_2(un2_jtag_on_2_1),
	.data_out_1(data_out_2),
	.pilotage_n(pilotage_n_3),
	.tokenin_hyb(tokenin_hyb_4),
	.data_out_0(data_out),
	.data_out(data_out_4),
	.un2_jtag_on_3(un2_jtag_on_3)
);
// @31:312
  signaux_hybrides_6 gen_chainage_13_comp_chainage_i (
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.z_x(z_x),
	.sc_tdi_hyb(sc_tdi_hyb_5),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb(sc_tck_hyb_0),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb(sc_tms_hyb_0),
	.data_out_4(data_out_10),
	.data_out_3(data_out_2),
	.un1_tdi_suivant(un1_tdi_suivant),
	.data_out_2(data_out_4),
	.data_out_1(data_out),
	.data_out_0(data_out_0),
	.data_out(data_out_1),
	.un2_jtag_on_1(un2_jtag_on_1),
	.pilotage_n(pilotage_n_12),
	.tokenin_hyb(tokenin_hyb_5)
);
// @31:312
  signaux_hybrides_7 gen_chainage_1_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_1),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb_x(sc_tms_hyb_x_4),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb_x(sc_tck_hyb_x_4),
	.sc_tdi_hyb(sc_tdi_hyb_6),
	.z_x(z_x),
	.data_out_2(data_out_11),
	.tdi_suivant(tdi_suivant_3),
	.un2_jtag_on_2_0(un2_jtag_on_2_2),
	.data_out_1(data_out_2),
	.pilotage_n(pilotage_n_0),
	.tokenin_hyb(tokenin_hyb_6),
	.data_out_0(data_out_1),
	.data_out(data_out_0),
	.un2_jtag_on_2(un2_jtag_on_2_3)
);
// @31:312
  signaux_hybrides_8 gen_chainage_3_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_3),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb_x(sc_tck_hyb_x_5),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb_x(sc_tms_hyb_x_5),
	.data_out_4(data_out_12),
	.tdi_suivant(tdi_suivant_7),
	.z_x(z_x),
	.sc_tdi_hyb(sc_tdi_hyb_7),
	.data_out_3(data_out_2),
	.data_out_2(data_out_0),
	.data_out_1(data_out_1),
	.data_out_0(data_out),
	.data_out(data_out_4),
	.un2_jtag_on_2(un2_jtag_on_2_2),
	.pilotage_n(pilotage_n_2),
	.tokenin_hyb(tokenin_hyb_7)
);
// @31:312
  signaux_hybrides_9 gen_chainage_7_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_7),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb_x(sc_tck_hyb_x_6),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb_x(sc_tms_hyb_x_6),
	.sc_tdi_hyb(sc_tdi_hyb_8),
	.z_x(z_x),
	.data_out_0(data_out_13),
	.tdi_suivant(tdi_suivant_6),
	.un2_jtag_on_3(un2_jtag_on_3),
	.un2_jtag_on_2(un2_jtag_on_2_3),
	.data_out(data_out_2),
	.pilotage_n(pilotage_n_6),
	.tokenin_hyb(tokenin_hyb_8)
);
// @31:312
  signaux_hybrides_10 gen_chainage_5_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_5),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb_x(sc_tms_hyb_x_7),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb_x(sc_tck_hyb_x_7),
	.sc_tdi_hyb(sc_tdi_hyb_9),
	.z_x(z_x),
	.data_out_0(data_out_14),
	.tdi_suivant(tdi_suivant_2),
	.un2_jtag_on_3(un2_jtag_on_3),
	.un2_jtag_on_2(un2_jtag_on_2_3),
	.data_out(data_out_2),
	.pilotage_n(pilotage_n_4),
	.tokenin_hyb(tokenin_hyb_9)
);
// @31:312
  signaux_hybrides_11 gen_chainage_9_comp_chainage_i (
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.z_x(z_x),
	.sc_tdi_hyb(sc_tdi_hyb_10),
	.data_out_4(data_out_15),
	.un1_tdi_suivant(un1_tdi_suivant_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb(sc_tck_hyb_1),
	.data_out_3(data_out_0),
	.data_out_2(data_out_1),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb(sc_tms_hyb_1),
	.data_out_1(data_out_2),
	.data_out_0(data_out),
	.data_out(data_out_4),
	.pilotage_n(pilotage_n_8),
	.tokenin_hyb(tokenin_hyb_10)
);
// @31:312
  signaux_hybrides_12 gen_chainage_12_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_12),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb_x(sc_tms_hyb_x_8),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb_x(sc_tck_hyb_x_8),
	.sc_tdi_hyb(sc_tdi_hyb_11),
	.z_x(z_x),
	.data_out_0(data_out_16),
	.tdi_suivant(tdi_suivant_9),
	.un2_jtag_on_3(un2_jtag_on_3),
	.un2_jtag_on_2(un2_jtag_on_2),
	.data_out(data_out_2),
	.pilotage_n(pilotage_n_11),
	.tokenin_hyb(tokenin_hyb_11)
);
// @31:312
  signaux_hybrides_13 gen_chainage_14_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_14),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb_x(sc_tck_hyb_x_9),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb_x(sc_tms_hyb_x_9),
	.data_out_0(data_out_17),
	.tdi_suivant(tdi_suivant),
	.z_x(z_x),
	.sc_tdi_hyb(sc_tdi_hyb_12),
	.un2_jtag_on_3(un2_jtag_on_3),
	.un2_jtag_on_2(un2_jtag_on_2),
	.data_out(data_out_2),
	.pilotage_n(pilotage_n_13),
	.tokenin_hyb(tokenin_hyb_12)
);
// @31:312
  signaux_hybrides_14 gen_chainage_2_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_2),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb_x(sc_tms_hyb_x_10),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb_x(sc_tck_hyb_x_10),
	.sc_tdi_hyb(sc_tdi_hyb_13),
	.z_x(z_x),
	.data_out_0(data_out_18),
	.tdi_suivant(tdi_suivant_1),
	.un2_jtag_on_2_0(un2_jtag_on_2_0),
	.data_out(data_out_2),
	.pilotage_n(pilotage_n_1),
	.tokenin_hyb(tokenin_hyb_13)
);
// @31:312
  signaux_hybrides_15 gen_chainage_6_comp_chainage_i (
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c_6),
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.sc_tck_hyb_x(sc_tck_hyb_x_11),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tms_hyb_x(sc_tms_hyb_x_11),
	.data_out_0(data_out_19),
	.tdi_suivant(tdi_suivant_0),
	.z_x(z_x),
	.sc_tdi_hyb(sc_tdi_hyb_14),
	.un2_jtag_on_3(un2_jtag_on_3),
	.un2_jtag_on_2(un2_jtag_on_2_1),
	.data_out(data_out_2),
	.pilotage_n(pilotage_n_5),
	.tokenin_hyb(tokenin_hyb_14)
);
endmodule /* gestion_hybrides_v4 */

// VQM4.1+ 
module shiftreg (
  data_serial_m_x_0,
  adc_results_9_9,
  adc_results_9_8,
  adc_results_9_7,
  adc_results_9_6,
  adc_results_9_5,
  adc_results_9_4,
  adc_results_9_3,
  adc_results_9_2,
  adc_results_9_1,
  adc_results_9_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_9_9 ;
output adc_results_9_8 ;
output adc_results_9_7 ;
output adc_results_9_6 ;
output adc_results_9_5 ;
output adc_results_9_4 ;
output adc_results_9_3 ;
output adc_results_9_2 ;
output adc_results_9_1 ;
output adc_results_9_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_9_9 ;
wire adc_results_9_8 ;
wire adc_results_9_7 ;
wire adc_results_9_6 ;
wire adc_results_9_5 ;
wire adc_results_9_4 ;
wire adc_results_9_3 ;
wire adc_results_9_2 ;
wire adc_results_9_1 ;
wire adc_results_9_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_9_9, adc_results_9_8, adc_results_9_7, adc_results_9_6, 
   adc_results_9_5, adc_results_9_4, adc_results_9_3, adc_results_9_2, 
   adc_results_9_1, adc_results_9_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg */

// VQM4.1+ 
module shiftreg_1 (
  data_serial_m_x_0,
  adc_results_2_9,
  adc_results_2_8,
  adc_results_2_7,
  adc_results_2_6,
  adc_results_2_5,
  adc_results_2_4,
  adc_results_2_3,
  adc_results_2_2,
  adc_results_2_1,
  adc_results_2_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_2_9 ;
output adc_results_2_8 ;
output adc_results_2_7 ;
output adc_results_2_6 ;
output adc_results_2_5 ;
output adc_results_2_4 ;
output adc_results_2_3 ;
output adc_results_2_2 ;
output adc_results_2_1 ;
output adc_results_2_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_2_9 ;
wire adc_results_2_8 ;
wire adc_results_2_7 ;
wire adc_results_2_6 ;
wire adc_results_2_5 ;
wire adc_results_2_4 ;
wire adc_results_2_3 ;
wire adc_results_2_2 ;
wire adc_results_2_1 ;
wire adc_results_2_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_2_9, adc_results_2_8, adc_results_2_7, adc_results_2_6, 
   adc_results_2_5, adc_results_2_4, adc_results_2_3, adc_results_2_2, 
   adc_results_2_1, adc_results_2_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_1 */

// VQM4.1+ 
module shiftreg_2 (
  data_serial_m_x_0,
  adc_results_10_9,
  adc_results_10_8,
  adc_results_10_7,
  adc_results_10_6,
  adc_results_10_5,
  adc_results_10_4,
  adc_results_10_3,
  adc_results_10_2,
  adc_results_10_1,
  adc_results_10_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_10_9 ;
output adc_results_10_8 ;
output adc_results_10_7 ;
output adc_results_10_6 ;
output adc_results_10_5 ;
output adc_results_10_4 ;
output adc_results_10_3 ;
output adc_results_10_2 ;
output adc_results_10_1 ;
output adc_results_10_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_10_9 ;
wire adc_results_10_8 ;
wire adc_results_10_7 ;
wire adc_results_10_6 ;
wire adc_results_10_5 ;
wire adc_results_10_4 ;
wire adc_results_10_3 ;
wire adc_results_10_2 ;
wire adc_results_10_1 ;
wire adc_results_10_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_10_9, adc_results_10_8, adc_results_10_7, adc_results_10_6, 
   adc_results_10_5, adc_results_10_4, adc_results_10_3, adc_results_10_2, 
   adc_results_10_1, adc_results_10_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_2 */

// VQM4.1+ 
module shiftreg_3 (
  data_serial_m_x_0,
  adc_results_3_9,
  adc_results_3_8,
  adc_results_3_7,
  adc_results_3_6,
  adc_results_3_5,
  adc_results_3_4,
  adc_results_3_3,
  adc_results_3_2,
  adc_results_3_1,
  adc_results_3_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_3_9 ;
output adc_results_3_8 ;
output adc_results_3_7 ;
output adc_results_3_6 ;
output adc_results_3_5 ;
output adc_results_3_4 ;
output adc_results_3_3 ;
output adc_results_3_2 ;
output adc_results_3_1 ;
output adc_results_3_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_3_9 ;
wire adc_results_3_8 ;
wire adc_results_3_7 ;
wire adc_results_3_6 ;
wire adc_results_3_5 ;
wire adc_results_3_4 ;
wire adc_results_3_3 ;
wire adc_results_3_2 ;
wire adc_results_3_1 ;
wire adc_results_3_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_3_9, adc_results_3_8, adc_results_3_7, adc_results_3_6, 
   adc_results_3_5, adc_results_3_4, adc_results_3_3, adc_results_3_2, 
   adc_results_3_1, adc_results_3_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_3 */

// VQM4.1+ 
module shiftreg_4 (
  data_serial_m_x_0,
  adc_results_7_9,
  adc_results_7_8,
  adc_results_7_7,
  adc_results_7_6,
  adc_results_7_5,
  adc_results_7_4,
  adc_results_7_3,
  adc_results_7_2,
  adc_results_7_1,
  adc_results_7_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_7_9 ;
output adc_results_7_8 ;
output adc_results_7_7 ;
output adc_results_7_6 ;
output adc_results_7_5 ;
output adc_results_7_4 ;
output adc_results_7_3 ;
output adc_results_7_2 ;
output adc_results_7_1 ;
output adc_results_7_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_7_9 ;
wire adc_results_7_8 ;
wire adc_results_7_7 ;
wire adc_results_7_6 ;
wire adc_results_7_5 ;
wire adc_results_7_4 ;
wire adc_results_7_3 ;
wire adc_results_7_2 ;
wire adc_results_7_1 ;
wire adc_results_7_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_7_9, adc_results_7_8, adc_results_7_7, adc_results_7_6, 
   adc_results_7_5, adc_results_7_4, adc_results_7_3, adc_results_7_2, 
   adc_results_7_1, adc_results_7_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_4 */

// VQM4.1+ 
module shiftreg_5 (
  data_serial_m_x_0,
  adc_results_0_9,
  adc_results_0_8,
  adc_results_0_7,
  adc_results_0_6,
  adc_results_0_5,
  adc_results_0_4,
  adc_results_0_3,
  adc_results_0_2,
  adc_results_0_1,
  adc_results_0_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_0_9 ;
output adc_results_0_8 ;
output adc_results_0_7 ;
output adc_results_0_6 ;
output adc_results_0_5 ;
output adc_results_0_4 ;
output adc_results_0_3 ;
output adc_results_0_2 ;
output adc_results_0_1 ;
output adc_results_0_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_0_9 ;
wire adc_results_0_8 ;
wire adc_results_0_7 ;
wire adc_results_0_6 ;
wire adc_results_0_5 ;
wire adc_results_0_4 ;
wire adc_results_0_3 ;
wire adc_results_0_2 ;
wire adc_results_0_1 ;
wire adc_results_0_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_0_9, adc_results_0_8, adc_results_0_7, adc_results_0_6, 
   adc_results_0_5, adc_results_0_4, adc_results_0_3, adc_results_0_2, 
   adc_results_0_1, adc_results_0_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_5 */

// VQM4.1+ 
module shiftreg_6 (
  data_serial_m_x_0,
  adc_results_8_9,
  adc_results_8_8,
  adc_results_8_7,
  adc_results_8_6,
  adc_results_8_5,
  adc_results_8_4,
  adc_results_8_3,
  adc_results_8_2,
  adc_results_8_1,
  adc_results_8_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_8_9 ;
output adc_results_8_8 ;
output adc_results_8_7 ;
output adc_results_8_6 ;
output adc_results_8_5 ;
output adc_results_8_4 ;
output adc_results_8_3 ;
output adc_results_8_2 ;
output adc_results_8_1 ;
output adc_results_8_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_8_9 ;
wire adc_results_8_8 ;
wire adc_results_8_7 ;
wire adc_results_8_6 ;
wire adc_results_8_5 ;
wire adc_results_8_4 ;
wire adc_results_8_3 ;
wire adc_results_8_2 ;
wire adc_results_8_1 ;
wire adc_results_8_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_8_9, adc_results_8_8, adc_results_8_7, adc_results_8_6, 
   adc_results_8_5, adc_results_8_4, adc_results_8_3, adc_results_8_2, 
   adc_results_8_1, adc_results_8_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_6 */

// VQM4.1+ 
module shiftreg_7 (
  data_serial_m_x_0,
  adc_results_1_9,
  adc_results_1_8,
  adc_results_1_7,
  adc_results_1_6,
  adc_results_1_5,
  adc_results_1_4,
  adc_results_1_3,
  adc_results_1_2,
  adc_results_1_1,
  adc_results_1_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_1_9 ;
output adc_results_1_8 ;
output adc_results_1_7 ;
output adc_results_1_6 ;
output adc_results_1_5 ;
output adc_results_1_4 ;
output adc_results_1_3 ;
output adc_results_1_2 ;
output adc_results_1_1 ;
output adc_results_1_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_1_9 ;
wire adc_results_1_8 ;
wire adc_results_1_7 ;
wire adc_results_1_6 ;
wire adc_results_1_5 ;
wire adc_results_1_4 ;
wire adc_results_1_3 ;
wire adc_results_1_2 ;
wire adc_results_1_1 ;
wire adc_results_1_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_1_9, adc_results_1_8, adc_results_1_7, adc_results_1_6, 
   adc_results_1_5, adc_results_1_4, adc_results_1_3, adc_results_1_2, 
   adc_results_1_1, adc_results_1_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_7 */

// VQM4.1+ 
module shiftreg_8 (
  data_serial_m_x_0,
  adc_results_12_9,
  adc_results_12_8,
  adc_results_12_7,
  adc_results_12_6,
  adc_results_12_5,
  adc_results_12_4,
  adc_results_12_3,
  adc_results_12_2,
  adc_results_12_1,
  adc_results_12_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_12_9 ;
output adc_results_12_8 ;
output adc_results_12_7 ;
output adc_results_12_6 ;
output adc_results_12_5 ;
output adc_results_12_4 ;
output adc_results_12_3 ;
output adc_results_12_2 ;
output adc_results_12_1 ;
output adc_results_12_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_12_9 ;
wire adc_results_12_8 ;
wire adc_results_12_7 ;
wire adc_results_12_6 ;
wire adc_results_12_5 ;
wire adc_results_12_4 ;
wire adc_results_12_3 ;
wire adc_results_12_2 ;
wire adc_results_12_1 ;
wire adc_results_12_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_12_9, adc_results_12_8, adc_results_12_7, adc_results_12_6, 
   adc_results_12_5, adc_results_12_4, adc_results_12_3, adc_results_12_2, 
   adc_results_12_1, adc_results_12_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_8 */

// VQM4.1+ 
module shiftreg_9 (
  data_serial_m_x_0,
  adc_results_5_9,
  adc_results_5_8,
  adc_results_5_7,
  adc_results_5_6,
  adc_results_5_5,
  adc_results_5_4,
  adc_results_5_3,
  adc_results_5_2,
  adc_results_5_1,
  adc_results_5_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_5_9 ;
output adc_results_5_8 ;
output adc_results_5_7 ;
output adc_results_5_6 ;
output adc_results_5_5 ;
output adc_results_5_4 ;
output adc_results_5_3 ;
output adc_results_5_2 ;
output adc_results_5_1 ;
output adc_results_5_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_5_9 ;
wire adc_results_5_8 ;
wire adc_results_5_7 ;
wire adc_results_5_6 ;
wire adc_results_5_5 ;
wire adc_results_5_4 ;
wire adc_results_5_3 ;
wire adc_results_5_2 ;
wire adc_results_5_1 ;
wire adc_results_5_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_5_9, adc_results_5_8, adc_results_5_7, adc_results_5_6, 
   adc_results_5_5, adc_results_5_4, adc_results_5_3, adc_results_5_2, 
   adc_results_5_1, adc_results_5_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_9 */

// VQM4.1+ 
module shiftreg_10 (
  data_serial_m_x_0,
  adc_results_11_9,
  adc_results_11_8,
  adc_results_11_7,
  adc_results_11_6,
  adc_results_11_5,
  adc_results_11_4,
  adc_results_11_3,
  adc_results_11_2,
  adc_results_11_1,
  adc_results_11_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_11_9 ;
output adc_results_11_8 ;
output adc_results_11_7 ;
output adc_results_11_6 ;
output adc_results_11_5 ;
output adc_results_11_4 ;
output adc_results_11_3 ;
output adc_results_11_2 ;
output adc_results_11_1 ;
output adc_results_11_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_11_9 ;
wire adc_results_11_8 ;
wire adc_results_11_7 ;
wire adc_results_11_6 ;
wire adc_results_11_5 ;
wire adc_results_11_4 ;
wire adc_results_11_3 ;
wire adc_results_11_2 ;
wire adc_results_11_1 ;
wire adc_results_11_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_11_9, adc_results_11_8, adc_results_11_7, adc_results_11_6, 
   adc_results_11_5, adc_results_11_4, adc_results_11_3, adc_results_11_2, 
   adc_results_11_1, adc_results_11_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_10 */

// VQM4.1+ 
module shiftreg_11 (
  data_serial_m_x_0,
  adc_results_4_9,
  adc_results_4_8,
  adc_results_4_7,
  adc_results_4_6,
  adc_results_4_5,
  adc_results_4_4,
  adc_results_4_3,
  adc_results_4_2,
  adc_results_4_1,
  adc_results_4_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_4_9 ;
output adc_results_4_8 ;
output adc_results_4_7 ;
output adc_results_4_6 ;
output adc_results_4_5 ;
output adc_results_4_4 ;
output adc_results_4_3 ;
output adc_results_4_2 ;
output adc_results_4_1 ;
output adc_results_4_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_4_9 ;
wire adc_results_4_8 ;
wire adc_results_4_7 ;
wire adc_results_4_6 ;
wire adc_results_4_5 ;
wire adc_results_4_4 ;
wire adc_results_4_3 ;
wire adc_results_4_2 ;
wire adc_results_4_1 ;
wire adc_results_4_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_4_9, adc_results_4_8, adc_results_4_7, adc_results_4_6, 
   adc_results_4_5, adc_results_4_4, adc_results_4_3, adc_results_4_2, 
   adc_results_4_1, adc_results_4_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_11 */

// VQM4.1+ 
module shiftreg_12 (
  data_serial_m_x_0,
  adc_results_13_9,
  adc_results_13_8,
  adc_results_13_7,
  adc_results_13_6,
  adc_results_13_5,
  adc_results_13_4,
  adc_results_13_3,
  adc_results_13_2,
  adc_results_13_1,
  adc_results_13_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_13_9 ;
output adc_results_13_8 ;
output adc_results_13_7 ;
output adc_results_13_6 ;
output adc_results_13_5 ;
output adc_results_13_4 ;
output adc_results_13_3 ;
output adc_results_13_2 ;
output adc_results_13_1 ;
output adc_results_13_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_13_9 ;
wire adc_results_13_8 ;
wire adc_results_13_7 ;
wire adc_results_13_6 ;
wire adc_results_13_5 ;
wire adc_results_13_4 ;
wire adc_results_13_3 ;
wire adc_results_13_2 ;
wire adc_results_13_1 ;
wire adc_results_13_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_13_9, adc_results_13_8, adc_results_13_7, adc_results_13_6, 
   adc_results_13_5, adc_results_13_4, adc_results_13_3, adc_results_13_2, 
   adc_results_13_1, adc_results_13_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_12 */

// VQM4.1+ 
module shiftreg_13 (
  data_serial_m_x_0,
  adc_results_6_9,
  adc_results_6_8,
  adc_results_6_7,
  adc_results_6_6,
  adc_results_6_5,
  adc_results_6_4,
  adc_results_6_3,
  adc_results_6_2,
  adc_results_6_1,
  adc_results_6_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_6_9 ;
output adc_results_6_8 ;
output adc_results_6_7 ;
output adc_results_6_6 ;
output adc_results_6_5 ;
output adc_results_6_4 ;
output adc_results_6_3 ;
output adc_results_6_2 ;
output adc_results_6_1 ;
output adc_results_6_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_6_9 ;
wire adc_results_6_8 ;
wire adc_results_6_7 ;
wire adc_results_6_6 ;
wire adc_results_6_5 ;
wire adc_results_6_4 ;
wire adc_results_6_3 ;
wire adc_results_6_2 ;
wire adc_results_6_1 ;
wire adc_results_6_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_6_9, adc_results_6_8, adc_results_6_7, adc_results_6_6, 
   adc_results_6_5, adc_results_6_4, adc_results_6_3, adc_results_6_2, 
   adc_results_6_1, adc_results_6_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_13 */

// VQM4.1+ 
module shiftreg_14 (
  data_serial_m_x_0,
  adc_results_15_9,
  adc_results_15_8,
  adc_results_15_7,
  adc_results_15_6,
  adc_results_15_5,
  adc_results_15_4,
  adc_results_15_3,
  adc_results_15_2,
  adc_results_15_1,
  adc_results_15_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_15_9 ;
output adc_results_15_8 ;
output adc_results_15_7 ;
output adc_results_15_6 ;
output adc_results_15_5 ;
output adc_results_15_4 ;
output adc_results_15_3 ;
output adc_results_15_2 ;
output adc_results_15_1 ;
output adc_results_15_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_15_9 ;
wire adc_results_15_8 ;
wire adc_results_15_7 ;
wire adc_results_15_6 ;
wire adc_results_15_5 ;
wire adc_results_15_4 ;
wire adc_results_15_3 ;
wire adc_results_15_2 ;
wire adc_results_15_1 ;
wire adc_results_15_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_15_9, adc_results_15_8, adc_results_15_7, adc_results_15_6, 
   adc_results_15_5, adc_results_15_4, adc_results_15_3, adc_results_15_2, 
   adc_results_15_1, adc_results_15_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_14 */

// VQM4.1+ 
module shiftreg_15 (
  data_serial_m_x_0,
  adc_results_14_9,
  adc_results_14_8,
  adc_results_14_7,
  adc_results_14_6,
  adc_results_14_5,
  adc_results_14_4,
  adc_results_14_3,
  adc_results_14_2,
  adc_results_14_1,
  adc_results_14_0,
  ladder_fpga_usb_wr,
  shiftreg_clr_i_RNI0NH1,
  clock80mhz_adc
)
;
input data_serial_m_x_0 ;
output adc_results_14_9 ;
output adc_results_14_8 ;
output adc_results_14_7 ;
output adc_results_14_6 ;
output adc_results_14_5 ;
output adc_results_14_4 ;
output adc_results_14_3 ;
output adc_results_14_2 ;
output adc_results_14_1 ;
output adc_results_14_0 ;
input ladder_fpga_usb_wr ;
input shiftreg_clr_i_RNI0NH1 ;
input clock80mhz_adc ;
wire data_serial_m_x_0 ;
wire adc_results_14_9 ;
wire adc_results_14_8 ;
wire adc_results_14_7 ;
wire adc_results_14_6 ;
wire adc_results_14_5 ;
wire adc_results_14_4 ;
wire adc_results_14_3 ;
wire adc_results_14_2 ;
wire adc_results_14_1 ;
wire adc_results_14_0 ;
wire ladder_fpga_usb_wr ;
wire shiftreg_clr_i_RNI0NH1 ;
wire clock80mhz_adc ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @36:78
  lpm_shiftreg LPM_SHIFTREG_component (
	.clock(clock80mhz_adc),
	.sclr(shiftreg_clr_i_RNI0NH1),
	.enable(ladder_fpga_usb_wr),
	.q({adc_results_14_9, adc_results_14_8, adc_results_14_7, adc_results_14_6, 
   adc_results_14_5, adc_results_14_4, adc_results_14_3, adc_results_14_2, 
   adc_results_14_1, adc_results_14_0}),
	.shiftin(data_serial_m_x_0)
);
defparam LPM_SHIFTREG_component.lpm_width =  10;
defparam LPM_SHIFTREG_component.lpm_type =  "LPM_SHIFTREG";
defparam LPM_SHIFTREG_component.lpm_direction =  "LEFT";
endmodule /* shiftreg_15 */

// VQM4.1+ 
module mega_func_fifo21x32_cycloneIII (
  ladder_fpga_fifo21_input_20,
  ladder_fpga_fifo21_input_19,
  ladder_fpga_fifo21_input_18,
  ladder_fpga_fifo21_input_17,
  ladder_fpga_fifo21_input_16,
  ladder_fpga_fifo21_input_15,
  ladder_fpga_fifo21_input_14,
  ladder_fpga_fifo21_input_13,
  ladder_fpga_fifo21_input_12,
  ladder_fpga_fifo21_input_11,
  ladder_fpga_fifo21_input_10,
  ladder_fpga_fifo21_input_9,
  ladder_fpga_fifo21_input_8,
  ladder_fpga_fifo21_input_7,
  ladder_fpga_fifo21_input_6,
  ladder_fpga_fifo21_input_5,
  ladder_fpga_fifo21_input_4,
  ladder_fpga_fifo21_input_3,
  ladder_fpga_fifo21_input_2,
  ladder_fpga_fifo21_input_1,
  ladder_fpga_fifo21_input_0,
  ladder_fpga_packer_dataout_20,
  ladder_fpga_packer_dataout_19,
  ladder_fpga_packer_dataout_18,
  ladder_fpga_packer_dataout_17,
  ladder_fpga_packer_dataout_16,
  ladder_fpga_packer_dataout_15,
  ladder_fpga_packer_dataout_14,
  ladder_fpga_packer_dataout_13,
  ladder_fpga_packer_dataout_12,
  ladder_fpga_packer_dataout_11,
  ladder_fpga_packer_dataout_10,
  ladder_fpga_packer_dataout_9,
  ladder_fpga_packer_dataout_8,
  ladder_fpga_packer_dataout_7,
  ladder_fpga_packer_dataout_6,
  ladder_fpga_packer_dataout_5,
  ladder_fpga_packer_dataout_4,
  ladder_fpga_packer_dataout_3,
  ladder_fpga_packer_dataout_2,
  ladder_fpga_packer_dataout_1,
  ladder_fpga_packer_dataout_0,
  ladder_fpga_fifo21_wr,
  ladder_fpga_clock40MHz,
  reset_n_in_RNIGR9,
  ladder_fpga_fifo21_rd_iv_i_m4,
  clock80mhz_adc,
  ladder_fpga_fifo21_empty,
  dcfifo_component_RNI4RFA
)
;
input ladder_fpga_fifo21_input_20 ;
input ladder_fpga_fifo21_input_19 ;
input ladder_fpga_fifo21_input_18 ;
input ladder_fpga_fifo21_input_17 ;
input ladder_fpga_fifo21_input_16 ;
input ladder_fpga_fifo21_input_15 ;
input ladder_fpga_fifo21_input_14 ;
input ladder_fpga_fifo21_input_13 ;
input ladder_fpga_fifo21_input_12 ;
input ladder_fpga_fifo21_input_11 ;
input ladder_fpga_fifo21_input_10 ;
input ladder_fpga_fifo21_input_9 ;
input ladder_fpga_fifo21_input_8 ;
input ladder_fpga_fifo21_input_7 ;
input ladder_fpga_fifo21_input_6 ;
input ladder_fpga_fifo21_input_5 ;
input ladder_fpga_fifo21_input_4 ;
input ladder_fpga_fifo21_input_3 ;
input ladder_fpga_fifo21_input_2 ;
input ladder_fpga_fifo21_input_1 ;
input ladder_fpga_fifo21_input_0 ;
output ladder_fpga_packer_dataout_20 ;
output ladder_fpga_packer_dataout_19 ;
output ladder_fpga_packer_dataout_18 ;
output ladder_fpga_packer_dataout_17 ;
output ladder_fpga_packer_dataout_16 ;
output ladder_fpga_packer_dataout_15 ;
output ladder_fpga_packer_dataout_14 ;
output ladder_fpga_packer_dataout_13 ;
output ladder_fpga_packer_dataout_12 ;
output ladder_fpga_packer_dataout_11 ;
output ladder_fpga_packer_dataout_10 ;
output ladder_fpga_packer_dataout_9 ;
output ladder_fpga_packer_dataout_8 ;
output ladder_fpga_packer_dataout_7 ;
output ladder_fpga_packer_dataout_6 ;
output ladder_fpga_packer_dataout_5 ;
output ladder_fpga_packer_dataout_4 ;
output ladder_fpga_packer_dataout_3 ;
output ladder_fpga_packer_dataout_2 ;
output ladder_fpga_packer_dataout_1 ;
output ladder_fpga_packer_dataout_0 ;
input ladder_fpga_fifo21_wr ;
input ladder_fpga_clock40MHz ;
input reset_n_in_RNIGR9 ;
input ladder_fpga_fifo21_rd_iv_i_m4 ;
input clock80mhz_adc ;
output ladder_fpga_fifo21_empty ;
output dcfifo_component_RNI4RFA ;
wire ladder_fpga_fifo21_input_20 ;
wire ladder_fpga_fifo21_input_19 ;
wire ladder_fpga_fifo21_input_18 ;
wire ladder_fpga_fifo21_input_17 ;
wire ladder_fpga_fifo21_input_16 ;
wire ladder_fpga_fifo21_input_15 ;
wire ladder_fpga_fifo21_input_14 ;
wire ladder_fpga_fifo21_input_13 ;
wire ladder_fpga_fifo21_input_12 ;
wire ladder_fpga_fifo21_input_11 ;
wire ladder_fpga_fifo21_input_10 ;
wire ladder_fpga_fifo21_input_9 ;
wire ladder_fpga_fifo21_input_8 ;
wire ladder_fpga_fifo21_input_7 ;
wire ladder_fpga_fifo21_input_6 ;
wire ladder_fpga_fifo21_input_5 ;
wire ladder_fpga_fifo21_input_4 ;
wire ladder_fpga_fifo21_input_3 ;
wire ladder_fpga_fifo21_input_2 ;
wire ladder_fpga_fifo21_input_1 ;
wire ladder_fpga_fifo21_input_0 ;
wire ladder_fpga_packer_dataout_20 ;
wire ladder_fpga_packer_dataout_19 ;
wire ladder_fpga_packer_dataout_18 ;
wire ladder_fpga_packer_dataout_17 ;
wire ladder_fpga_packer_dataout_16 ;
wire ladder_fpga_packer_dataout_15 ;
wire ladder_fpga_packer_dataout_14 ;
wire ladder_fpga_packer_dataout_13 ;
wire ladder_fpga_packer_dataout_12 ;
wire ladder_fpga_packer_dataout_11 ;
wire ladder_fpga_packer_dataout_10 ;
wire ladder_fpga_packer_dataout_9 ;
wire ladder_fpga_packer_dataout_8 ;
wire ladder_fpga_packer_dataout_7 ;
wire ladder_fpga_packer_dataout_6 ;
wire ladder_fpga_packer_dataout_5 ;
wire ladder_fpga_packer_dataout_4 ;
wire ladder_fpga_packer_dataout_3 ;
wire ladder_fpga_packer_dataout_2 ;
wire ladder_fpga_packer_dataout_1 ;
wire ladder_fpga_packer_dataout_0 ;
wire ladder_fpga_fifo21_wr ;
wire ladder_fpga_clock40MHz ;
wire reset_n_in_RNIGR9 ;
wire ladder_fpga_fifo21_rd_iv_i_m4 ;
wire clock80mhz_adc ;
wire ladder_fpga_fifo21_empty ;
wire dcfifo_component_RNI4RFA ;
wire ladder_fpga_fifo21_full ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
  assign  dcfifo_component_RNI4RFA = ~ ladder_fpga_fifo21_empty;
// @33:99
  dcfifo dcfifo_component (
	.wrclk(clock80mhz_adc),
	.rdempty(ladder_fpga_fifo21_empty),
	.rdreq(ladder_fpga_fifo21_rd_iv_i_m4),
	.aclr(reset_n_in_RNIGR9),
	.rdclk(ladder_fpga_clock40MHz),
	.q({ladder_fpga_packer_dataout_20, ladder_fpga_packer_dataout_19, ladder_fpga_packer_dataout_18, 
   ladder_fpga_packer_dataout_17, ladder_fpga_packer_dataout_16, ladder_fpga_packer_dataout_15, 
   ladder_fpga_packer_dataout_14, ladder_fpga_packer_dataout_13, ladder_fpga_packer_dataout_12, 
   ladder_fpga_packer_dataout_11, ladder_fpga_packer_dataout_10, ladder_fpga_packer_dataout_9, 
   ladder_fpga_packer_dataout_8, ladder_fpga_packer_dataout_7, ladder_fpga_packer_dataout_6, 
   ladder_fpga_packer_dataout_5, ladder_fpga_packer_dataout_4, ladder_fpga_packer_dataout_3, 
   ladder_fpga_packer_dataout_2, ladder_fpga_packer_dataout_1, ladder_fpga_packer_dataout_0}),
	.wrreq(ladder_fpga_fifo21_wr),
	.data({ladder_fpga_fifo21_input_20, ladder_fpga_fifo21_input_19, ladder_fpga_fifo21_input_18, 
   ladder_fpga_fifo21_input_17, ladder_fpga_fifo21_input_16, ladder_fpga_fifo21_input_15, 
   ladder_fpga_fifo21_input_14, ladder_fpga_fifo21_input_13, ladder_fpga_fifo21_input_12, 
   ladder_fpga_fifo21_input_11, ladder_fpga_fifo21_input_10, ladder_fpga_fifo21_input_9, 
   ladder_fpga_fifo21_input_8, ladder_fpga_fifo21_input_7, ladder_fpga_fifo21_input_6, 
   ladder_fpga_fifo21_input_5, ladder_fpga_fifo21_input_4, ladder_fpga_fifo21_input_3, 
   ladder_fpga_fifo21_input_2, ladder_fpga_fifo21_input_1, ladder_fpga_fifo21_input_0})
);
defparam dcfifo_component.wrsync_delaypipe =  5;
defparam dcfifo_component.write_aclr_synch =  "OFF";
defparam dcfifo_component.use_eab =  "ON";
defparam dcfifo_component.underflow_checking =  "OFF";
defparam dcfifo_component.rdsync_delaypipe =  5;
defparam dcfifo_component.overflow_checking =  "OFF";
defparam dcfifo_component.lpm_widthu =  5;
defparam dcfifo_component.lpm_width =  21;
defparam dcfifo_component.lpm_type =  "dcfifo";
defparam dcfifo_component.lpm_showahead =  "OFF";
defparam dcfifo_component.lpm_numwords =  32;
defparam dcfifo_component.intended_device_family =  "Cyclone III";
endmodule /* mega_func_fifo21x32_cycloneIII */

// VQM4.1+ 
module mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb (
  ladder_fpga_fifo8_to_usb_input_7,
  ladder_fpga_fifo8_to_usb_input_6,
  ladder_fpga_fifo8_to_usb_input_5,
  ladder_fpga_fifo8_to_usb_input_4,
  ladder_fpga_fifo8_to_usb_input_3,
  ladder_fpga_fifo8_to_usb_input_2,
  ladder_fpga_fifo8_to_usb_input_1,
  ladder_fpga_fifo8_to_usb_input_0,
  usb_tx_data_7,
  usb_tx_data_6,
  usb_tx_data_5,
  usb_tx_data_4,
  usb_tx_data_3,
  usb_tx_data_2,
  usb_tx_data_1,
  usb_tx_data_0,
  ladder_fpga_fifo8_to_usb_wr,
  ladder_fpga_clock1MHz,
  reset_n_in_RNIGR9,
  usb_write_n_in_i,
  ladder_fpga_fifo8_to_usb_empty,
  ladder_fpga_clock40MHz
)
;
input ladder_fpga_fifo8_to_usb_input_7 ;
input ladder_fpga_fifo8_to_usb_input_6 ;
input ladder_fpga_fifo8_to_usb_input_5 ;
input ladder_fpga_fifo8_to_usb_input_4 ;
input ladder_fpga_fifo8_to_usb_input_3 ;
input ladder_fpga_fifo8_to_usb_input_2 ;
input ladder_fpga_fifo8_to_usb_input_1 ;
input ladder_fpga_fifo8_to_usb_input_0 ;
output usb_tx_data_7 ;
output usb_tx_data_6 ;
output usb_tx_data_5 ;
output usb_tx_data_4 ;
output usb_tx_data_3 ;
output usb_tx_data_2 ;
output usb_tx_data_1 ;
output usb_tx_data_0 ;
input ladder_fpga_fifo8_to_usb_wr ;
input ladder_fpga_clock1MHz ;
input reset_n_in_RNIGR9 ;
input usb_write_n_in_i ;
output ladder_fpga_fifo8_to_usb_empty ;
input ladder_fpga_clock40MHz ;
wire ladder_fpga_fifo8_to_usb_input_7 ;
wire ladder_fpga_fifo8_to_usb_input_6 ;
wire ladder_fpga_fifo8_to_usb_input_5 ;
wire ladder_fpga_fifo8_to_usb_input_4 ;
wire ladder_fpga_fifo8_to_usb_input_3 ;
wire ladder_fpga_fifo8_to_usb_input_2 ;
wire ladder_fpga_fifo8_to_usb_input_1 ;
wire ladder_fpga_fifo8_to_usb_input_0 ;
wire usb_tx_data_7 ;
wire usb_tx_data_6 ;
wire usb_tx_data_5 ;
wire usb_tx_data_4 ;
wire usb_tx_data_3 ;
wire usb_tx_data_2 ;
wire usb_tx_data_1 ;
wire usb_tx_data_0 ;
wire ladder_fpga_fifo8_to_usb_wr ;
wire ladder_fpga_clock1MHz ;
wire reset_n_in_RNIGR9 ;
wire usb_write_n_in_i ;
wire ladder_fpga_fifo8_to_usb_empty ;
wire ladder_fpga_clock40MHz ;
wire ladder_fpga_fifo8_to_usb_full ;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @32:99
  dcfifo dcfifo_component (
	.wrclk(ladder_fpga_clock40MHz),
	.rdempty(ladder_fpga_fifo8_to_usb_empty),
	.rdreq(usb_write_n_in_i),
	.aclr(reset_n_in_RNIGR9),
	.rdclk(ladder_fpga_clock1MHz),
	.q({usb_tx_data_7, usb_tx_data_6, usb_tx_data_5, usb_tx_data_4, usb_tx_data_3, 
   usb_tx_data_2, usb_tx_data_1, usb_tx_data_0}),
	.wrreq(ladder_fpga_fifo8_to_usb_wr),
	.data({ladder_fpga_fifo8_to_usb_input_7, ladder_fpga_fifo8_to_usb_input_6, 
   ladder_fpga_fifo8_to_usb_input_5, ladder_fpga_fifo8_to_usb_input_4, 
   ladder_fpga_fifo8_to_usb_input_3, ladder_fpga_fifo8_to_usb_input_2, 
   ladder_fpga_fifo8_to_usb_input_1, ladder_fpga_fifo8_to_usb_input_0})
);
defparam dcfifo_component.wrsync_delaypipe =  5;
defparam dcfifo_component.write_aclr_synch =  "OFF";
defparam dcfifo_component.use_eab =  "ON";
defparam dcfifo_component.underflow_checking =  "OFF";
defparam dcfifo_component.rdsync_delaypipe =  5;
defparam dcfifo_component.overflow_checking =  "OFF";
defparam dcfifo_component.lpm_widthu =  8;
defparam dcfifo_component.lpm_width =  8;
defparam dcfifo_component.lpm_type =  "dcfifo";
defparam dcfifo_component.lpm_showahead =  "OFF";
defparam dcfifo_component.lpm_numwords =  256;
defparam dcfifo_component.intended_device_family =  "Cyclone III";
endmodule /* mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb */

// VQM4.1+ 
module mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb (
  usb_data_7,
  usb_data_6,
  usb_data_5,
  usb_data_4,
  usb_data_3,
  usb_data_2,
  usb_data_1,
  usb_data_0,
  ladder_fpga_fifo8_from_usb_output_7,
  ladder_fpga_fifo8_from_usb_output_6,
  ladder_fpga_fifo8_from_usb_output_4,
  ladder_fpga_fifo8_from_usb_output_3,
  ladder_fpga_fifo8_from_usb_output_2,
  ladder_fpga_fifo8_from_usb_output_1,
  ladder_fpga_fifo8_from_usb_output_0,
  usb_read_n_in_i,
  ladder_fpga_clock40MHz,
  ladder_fpga_fifo8_from_usb_full,
  reset_n_in_RNIGR9,
  ladder_fpga_fifo8_from_usb_rd,
  ladder_fpga_fifo8_from_usb_empty,
  ladder_fpga_clock1MHz
)
;
input usb_data_7 /* synthesis syn_tristate = 1 */ ;
input usb_data_6 /* synthesis syn_tristate = 1 */ ;
input usb_data_5 /* synthesis syn_tristate = 1 */ ;
input usb_data_4 /* synthesis syn_tristate = 1 */ ;
input usb_data_3 /* synthesis syn_tristate = 1 */ ;
input usb_data_2 /* synthesis syn_tristate = 1 */ ;
input usb_data_1 /* synthesis syn_tristate = 1 */ ;
input usb_data_0 /* synthesis syn_tristate = 1 */ ;
output ladder_fpga_fifo8_from_usb_output_7 ;
output ladder_fpga_fifo8_from_usb_output_6 ;
output ladder_fpga_fifo8_from_usb_output_4 ;
output ladder_fpga_fifo8_from_usb_output_3 ;
output ladder_fpga_fifo8_from_usb_output_2 ;
output ladder_fpga_fifo8_from_usb_output_1 ;
output ladder_fpga_fifo8_from_usb_output_0 ;
input usb_read_n_in_i ;
input ladder_fpga_clock40MHz ;
output ladder_fpga_fifo8_from_usb_full ;
input reset_n_in_RNIGR9 ;
input ladder_fpga_fifo8_from_usb_rd ;
output ladder_fpga_fifo8_from_usb_empty ;
input ladder_fpga_clock1MHz ;
wire usb_data_7 ;
wire usb_data_6 ;
wire usb_data_5 ;
wire usb_data_4 ;
wire usb_data_3 ;
wire usb_data_2 ;
wire usb_data_1 ;
wire usb_data_0 ;
wire ladder_fpga_fifo8_from_usb_output_7 ;
wire ladder_fpga_fifo8_from_usb_output_6 ;
wire ladder_fpga_fifo8_from_usb_output_4 ;
wire ladder_fpga_fifo8_from_usb_output_3 ;
wire ladder_fpga_fifo8_from_usb_output_2 ;
wire ladder_fpga_fifo8_from_usb_output_1 ;
wire ladder_fpga_fifo8_from_usb_output_0 ;
wire usb_read_n_in_i ;
wire ladder_fpga_clock40MHz ;
wire ladder_fpga_fifo8_from_usb_full ;
wire reset_n_in_RNIGR9 ;
wire ladder_fpga_fifo8_from_usb_rd ;
wire ladder_fpga_fifo8_from_usb_empty ;
wire ladder_fpga_clock1MHz ;
wire [5:5] ladder_fpga_fifo8_from_usb_output;
wire GND ;
wire VCC ;
//@35:785
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @32:99
  dcfifo dcfifo_component (
	.wrclk(ladder_fpga_clock1MHz),
	.rdempty(ladder_fpga_fifo8_from_usb_empty),
	.rdreq(ladder_fpga_fifo8_from_usb_rd),
	.aclr(reset_n_in_RNIGR9),
	.wrfull(ladder_fpga_fifo8_from_usb_full),
	.rdclk(ladder_fpga_clock40MHz),
	.q({ladder_fpga_fifo8_from_usb_output_7, ladder_fpga_fifo8_from_usb_output_6, 
   ladder_fpga_fifo8_from_usb_output[5], ladder_fpga_fifo8_from_usb_output_4, 
   ladder_fpga_fifo8_from_usb_output_3, ladder_fpga_fifo8_from_usb_output_2, 
   ladder_fpga_fifo8_from_usb_output_1, ladder_fpga_fifo8_from_usb_output_0}),
	.wrreq(usb_read_n_in_i),
	.data({usb_data_7, usb_data_6, usb_data_5, usb_data_4, usb_data_3, usb_data_2, 
   usb_data_1, usb_data_0})
);
defparam dcfifo_component.wrsync_delaypipe =  5;
defparam dcfifo_component.write_aclr_synch =  "OFF";
defparam dcfifo_component.use_eab =  "ON";
defparam dcfifo_component.underflow_checking =  "OFF";
defparam dcfifo_component.rdsync_delaypipe =  5;
defparam dcfifo_component.overflow_checking =  "OFF";
defparam dcfifo_component.lpm_widthu =  8;
defparam dcfifo_component.lpm_width =  8;
defparam dcfifo_component.lpm_type =  "dcfifo";
defparam dcfifo_component.lpm_showahead =  "OFF";
defparam dcfifo_component.lpm_numwords =  256;
defparam dcfifo_component.intended_device_family =  "Cyclone III";
endmodule /* mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb */

// VQM4.1+ 
module mesure_temperature (
  temperature0_0,
  temperature0_1,
  temperature0_2,
  temperature0_3,
  temperature0_4,
  temperature0_5,
  temperature0_6,
  temperature0_7,
  temperature0_8,
  temperature0_9,
  temperature0_10,
  temperature0_11,
  temperature1_0,
  temperature1_1,
  temperature1_2,
  temperature1_3,
  temperature1_4,
  temperature1_5,
  temperature1_6,
  temperature1_7,
  temperature1_8,
  temperature1_9,
  temperature1_10,
  temperature1_11,
  temperature2_0,
  temperature2_1,
  temperature2_2,
  temperature2_3,
  temperature2_4,
  temperature2_5,
  temperature2_6,
  temperature2_7,
  temperature2_8,
  temperature2_9,
  temperature2_10,
  temperature2_11,
  temperature3_0,
  temperature3_1,
  temperature3_2,
  temperature3_3,
  temperature3_4,
  temperature3_5,
  temperature3_6,
  temperature3_7,
  temperature3_8,
  temperature3_9,
  temperature3_10,
  temperature3_11,
  sc_trstb_hybride_c_0,
  temperature_out_e,
  temperature_c,
  ladder_fpga_clock4MHz
)
;
output temperature0_0 ;
output temperature0_1 ;
output temperature0_2 ;
output temperature0_3 ;
output temperature0_4 ;
output temperature0_5 ;
output temperature0_6 ;
output temperature0_7 ;
output temperature0_8 ;
output temperature0_9 ;
output temperature0_10 ;
output temperature0_11 ;
output temperature1_0 ;
output temperature1_1 ;
output temperature1_2 ;
output temperature1_3 ;
output temperature1_4 ;
output temperature1_5 ;
output temperature1_6 ;
output temperature1_7 ;
output temperature1_8 ;
output temperature1_9 ;
output temperature1_10 ;
output temperature1_11 ;
output temperature2_0 ;
output temperature2_1 ;
output temperature2_2 ;
output temperature2_3 ;
output temperature2_4 ;
output temperature2_5 ;
output temperature2_6 ;
output temperature2_7 ;
output temperature2_8 ;
output temperature2_9 ;
output temperature2_10 ;
output temperature2_11 ;
output temperature3_0 ;
output temperature3_1 ;
output temperature3_2 ;
output temperature3_3 ;
output temperature3_4 ;
output temperature3_5 ;
output temperature3_6 ;
output temperature3_7 ;
output temperature3_8 ;
output temperature3_9 ;
output temperature3_10 ;
output temperature3_11 ;
input sc_trstb_hybride_c_0 ;
output temperature_out_e ;
input temperature_c ;
input ladder_fpga_clock4MHz ;
wire temperature0_0 ;
wire temperature0_1 ;
wire temperature0_2 ;
wire temperature0_3 ;
wire temperature0_4 ;
wire temperature0_5 ;
wire temperature0_6 ;
wire temperature0_7 ;
wire temperature0_8 ;
wire temperature0_9 ;
wire temperature0_10 ;
wire temperature0_11 ;
wire temperature1_0 ;
wire temperature1_1 ;
wire temperature1_2 ;
wire temperature1_3 ;
wire temperature1_4 ;
wire temperature1_5 ;
wire temperature1_6 ;
wire temperature1_7 ;
wire temperature1_8 ;
wire temperature1_9 ;
wire temperature1_10 ;
wire temperature1_11 ;
wire temperature2_0 ;
wire temperature2_1 ;
wire temperature2_2 ;
wire temperature2_3 ;
wire temperature2_4 ;
wire temperature2_5 ;
wire temperature2_6 ;
wire temperature2_7 ;
wire temperature2_8 ;
wire temperature2_9 ;
wire temperature2_10 ;
wire temperature2_11 ;
wire temperature3_0 ;
wire temperature3_1 ;
wire temperature3_2 ;
wire temperature3_3 ;
wire temperature3_4 ;
wire temperature3_5 ;
wire temperature3_6 ;
wire temperature3_7 ;
wire temperature3_8 ;
wire temperature3_9 ;
wire temperature3_10 ;
wire temperature3_11 ;
wire sc_trstb_hybride_c_0 ;
wire temperature_out_e ;
wire temperature_c ;
wire ladder_fpga_clock4MHz ;
wire [17:0] cnt;
wire [11:0] state;
wire [11:11] state_RNO;
wire [12:12] state_i;
wire [6:3] state_ns_i_o2;
wire [10:6] state_ns_i_o2_1;
wire [8:6] state_ns_i_a5_0_1;
wire [12:12] state_ns_o2;
wire [2:2] state_ns_o2_0;
wire [12:12] state_ns_o2_0_1;
wire [10:10] state_ns_i_a5;
wire [8:4] state_ns_i_o2_2;
wire [12:12] state_ns_a2_1;
wire [8:8] state_ns_i_o2_0_0;
wire [10:10] state_ns_i_a5_0_0_0;
wire [4:4] state_ns_i_o2_0;
wire [3:3] state_ns_i_a5_0;
wire [3:3] state_ns_i_a5_1_0;
wire [2:2] state_ns_o2_1;
wire [8:8] state_ns_i_a5_1;
wire [2:2] state_ns_a5;
wire cnt_c0_combout ;
wire un1_cnt_0_sqmuxa_i ;
wire cnt_c1_combout ;
wire cnt_c2_combout ;
wire cnt_c3_combout ;
wire cnt_c4_combout ;
wire cnt_c5_combout ;
wire cnt_c6_combout ;
wire cnt_c7_combout ;
wire cnt_c8_combout ;
wire cnt_c9_combout ;
wire cnt_c10_combout ;
wire cnt_c11_combout ;
wire cnt_c12_combout ;
wire cnt_c13_combout ;
wire cnt_c14_combout ;
wire cnt_c15_combout ;
wire cnt_c16_combout ;
wire cnt_c17_combout ;
wire state_ns_0_12__g0_0 ;
wire N_439_i_0_g0 ;
wire N_437_i_0_g0 ;
wire N_435_i_0_g0 ;
wire N_433_i_0_g0 ;
wire N_431_i_0_g0 ;
wire N_429_i_0_g0 ;
wire N_427_i_0_g0 ;
wire N_425_i_0_g0 ;
wire N_423_i_0_g0 ;
wire state_ns_0_2__g0_0 ;
wire state_ns_0_2__g2 ;
wire state_ns_0_0__g0_0 ;
wire temperature3_1_0_11__g3 ;
wire temperature3_1_0_0__g0_e_x ;
wire sTemp_in ;
wire temperature3_1_0_10__g3 ;
wire VCC ;
wire temperature3_1_0_9__g3 ;
wire temperature3_1_0_8__g3 ;
wire temperature3_1_0_7__g3 ;
wire temperature3_1_0_6__g3 ;
wire temperature3_1_0_5__g3 ;
wire temperature3_1_0_4__g3 ;
wire temperature3_1_0_3__g3 ;
wire temperature3_1_0_2__g3 ;
wire temperature3_1_0_1__g3 ;
wire temperature3_1_0_0__g3 ;
wire temperature2_1_0_11__g4 ;
wire temperature2_1_0_0__g0_i_o4_x_i ;
wire temperature2_1_0_10__g4 ;
wire temperature2_1_0_9__g4 ;
wire temperature2_1_0_8__g4 ;
wire temperature2_1_0_7__g4 ;
wire temperature0_1_0_9__g4 ;
wire temperature0_1_0_8__g4 ;
wire temperature0_1_0_7__g4 ;
wire temperature0_1_0_6__g4 ;
wire temperature0_1_0_5__g4 ;
wire temperature0_1_0_4__g4 ;
wire temperature0_1_0_3__g4 ;
wire temperature1_1_0_11__g3 ;
wire temperature1_1_0_0__g0_e_x ;
wire temperature1_1_0_10__g3 ;
wire temperature1_1_0_9__g3 ;
wire temperature1_1_0_8__g3 ;
wire temperature1_1_0_7__g3 ;
wire temperature1_1_0_6__g3 ;
wire temperature1_1_0_5__g3 ;
wire temperature1_1_0_4__g3 ;
wire temperature1_1_0_3__g3 ;
wire temperature1_1_0_2__g3 ;
wire temperature1_1_0_1__g3 ;
wire temperature1_1_0_0__g3 ;
wire temperature0_1_0_0__g0_i_o4_i ;
wire temperature0_1_0_2__g4 ;
wire temperature0_1_0_1__g4 ;
wire temperature0_1_0_0__g4 ;
wire temperature_in_sync ;
wire N_504_i_0_g0 ;
wire cnt_c0_cout ;
wire cnt_c1_cout ;
wire cnt_c2_cout ;
wire cnt_c3_cout ;
wire cnt_c4_cout ;
wire cnt_c5_cout ;
wire cnt_c6_cout ;
wire cnt_c7_cout ;
wire cnt_c8_cout ;
wire cnt_c9_cout ;
wire cnt_c10_cout ;
wire cnt_c11_cout ;
wire cnt_c12_cout ;
wire cnt_c13_cout ;
wire cnt_c14_cout ;
wire cnt_c15_cout ;
wire cnt_c16_cout ;
wire cnt_0_sqmuxa_1_0 ;
wire un1_cnt_3lto15_1 ;
wire un1_cnt_5lto10 ;
wire un1_cnt_3lto15_1_0_0 ;
wire temperature0_1_0_0__g0_i_o4_1_2 ;
wire un1_cnt_3lto15_1_0 ;
wire temperature0_1_0_0__g0_i_o4_1_3 ;
wire state_ns_0_2__g0_0_a3_0 ;
wire un1_cnt_5lto12 ;
wire N_437_i_0_g0_0 ;
wire un1_cnt_5lto13 ;
wire temperature2_1_0_0__g0_i_o4_1 ;
wire state_ns_0_2__g2_a ;
wire N_433_i_0_g0_a ;
wire state_ns_0_12__g0_0_1_a ;
wire state_ns_0_12__g0_0_1 ;
wire N_425_i_0_g0_0 ;
wire state_ns_0_0__g0_0_a3 ;
wire N_429_i_0_g0_a ;
wire N_423_i_0_g0_0 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire GND ;
wire sTemp_in_i ;
wire un1_cnt_0_sqmuxa_i_i ;
//@1:1
  assign VCC = 1'b1;
//@35:785
  assign GND = 1'b0;
// @9:50
  dffeas cnt_0_ (
	.q(cnt[0]),
	.d(cnt_c0_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_0_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_1_ (
	.q(cnt[1]),
	.d(cnt_c1_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_1_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_2_ (
	.q(cnt[2]),
	.d(cnt_c2_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_2_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_3_ (
	.q(cnt[3]),
	.d(cnt_c3_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_3_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_4_ (
	.q(cnt[4]),
	.d(cnt_c4_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_4_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_5_ (
	.q(cnt[5]),
	.d(cnt_c5_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_5_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_6_ (
	.q(cnt[6]),
	.d(cnt_c6_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_6_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_7_ (
	.q(cnt[7]),
	.d(cnt_c7_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_7_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_8_ (
	.q(cnt[8]),
	.d(cnt_c8_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_8_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_9_ (
	.q(cnt[9]),
	.d(cnt_c9_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_9_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_10_ (
	.q(cnt[10]),
	.d(cnt_c10_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_10_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_11_ (
	.q(cnt[11]),
	.d(cnt_c11_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_11_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_12_ (
	.q(cnt[12]),
	.d(cnt_c12_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_12_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_13_ (
	.q(cnt[13]),
	.d(cnt_c13_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_13_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_14_ (
	.q(cnt[14]),
	.d(cnt_c14_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_14_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_15_ (
	.q(cnt[15]),
	.d(cnt_c15_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_15_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_16_ (
	.q(cnt[16]),
	.d(cnt_c16_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_16_.is_wysiwyg="TRUE";
// @9:50
  dffeas cnt_17_ (
	.q(cnt[17]),
	.d(cnt_c17_combout),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_cnt_0_sqmuxa_i_i),
	.sload(GND)
);
defparam cnt_17_.is_wysiwyg="TRUE";
// @9:137
  dffeas state_0_ (
	.q(state[0]),
	.d(state_ns_0_12__g0_0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @9:132
  dffeas state_1_ (
	.q(state[1]),
	.d(N_439_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_1_.is_wysiwyg="TRUE";
// @9:123
  dffeas state_2_ (
	.q(state[2]),
	.d(N_437_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_2_.is_wysiwyg="TRUE";
// @9:118
  dffeas state_3_ (
	.q(state[3]),
	.d(N_435_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_3_.is_wysiwyg="TRUE";
// @9:109
  dffeas state_4_ (
	.q(state[4]),
	.d(N_433_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_4_.is_wysiwyg="TRUE";
// @9:104
  dffeas state_5_ (
	.q(state[5]),
	.d(N_431_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_5_.is_wysiwyg="TRUE";
// @9:95
  dffeas state_6_ (
	.q(state[6]),
	.d(N_429_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_6_.is_wysiwyg="TRUE";
// @9:90
  dffeas state_7_ (
	.q(state[7]),
	.d(N_427_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_7_.is_wysiwyg="TRUE";
// @9:81
  dffeas state_8_ (
	.q(state[8]),
	.d(N_425_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_8_.is_wysiwyg="TRUE";
// @9:74
  dffeas state_9_ (
	.q(state[9]),
	.d(N_423_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_9_.is_wysiwyg="TRUE";
// @9:69
  dffeas state_10_ (
	.q(state[10]),
	.d(state_ns_0_2__g0_0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_10_.is_wysiwyg="TRUE";
// @9:63
  dffeas state_11_ (
	.q(state[11]),
	.d(state_RNO[11]),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(state_ns_0_2__g2),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_11_.is_wysiwyg="TRUE";
// @9:57
  dffeas state_i_12_ (
	.q(state_i[12]),
	.d(state_ns_0_0__g0_0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_i_12_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature3_11_ (
	.q(temperature3_11),
	.d(temperature3_1_0_11__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_e_x),
	.asdata(cnt[16]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature3_11_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature3_10_ (
	.q(temperature3_10),
	.d(temperature3_1_0_10__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_e_x),
	.asdata(cnt[15]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature3_10_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature3_9_ (
	.q(temperature3_9),
	.d(temperature3_1_0_9__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_e_x),
	.asdata(cnt[14]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature3_9_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature3_8_ (
	.q(temperature3_8),
	.d(temperature3_1_0_8__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_e_x),
	.asdata(cnt[13]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature3_8_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature3_7_ (
	.q(temperature3_7),
	.d(temperature3_1_0_7__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_e_x),
	.asdata(cnt[12]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature3_7_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature3_6_ (
	.q(temperature3_6),
	.d(temperature3_1_0_6__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_e_x),
	.asdata(cnt[11]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature3_6_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature3_5_ (
	.q(temperature3_5),
	.d(temperature3_1_0_5__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_e_x),
	.asdata(cnt[10]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature3_5_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature3_4_ (
	.q(temperature3_4),
	.d(temperature3_1_0_4__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_e_x),
	.asdata(cnt[9]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature3_4_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature3_3_ (
	.q(temperature3_3),
	.d(temperature3_1_0_3__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_e_x),
	.asdata(cnt[8]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature3_3_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature3_2_ (
	.q(temperature3_2),
	.d(temperature3_1_0_2__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_e_x),
	.asdata(cnt[7]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature3_2_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature3_1_ (
	.q(temperature3_1),
	.d(temperature3_1_0_1__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_e_x),
	.asdata(cnt[6]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature3_1_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature3_0_ (
	.q(temperature3_0),
	.d(temperature3_1_0_0__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature3_1_0_0__g0_e_x),
	.asdata(cnt[5]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature3_0_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature2_11_ (
	.q(temperature2_11),
	.d(temperature2_1_0_11__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_x_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_11_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature2_10_ (
	.q(temperature2_10),
	.d(temperature2_1_0_10__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_x_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_10_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature2_9_ (
	.q(temperature2_9),
	.d(temperature2_1_0_9__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_x_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_9_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature2_8_ (
	.q(temperature2_8),
	.d(temperature2_1_0_8__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_x_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_8_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature2_7_ (
	.q(temperature2_7),
	.d(temperature2_1_0_7__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_x_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_7_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature2_6_ (
	.q(temperature2_6),
	.d(temperature0_1_0_9__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_x_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_6_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature2_5_ (
	.q(temperature2_5),
	.d(temperature0_1_0_8__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_x_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_5_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature2_4_ (
	.q(temperature2_4),
	.d(temperature0_1_0_7__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_x_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_4_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature2_3_ (
	.q(temperature2_3),
	.d(temperature0_1_0_6__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_x_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_3_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature2_2_ (
	.q(temperature2_2),
	.d(temperature0_1_0_5__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_x_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_2_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature2_1_ (
	.q(temperature2_1),
	.d(temperature0_1_0_4__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_x_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_1_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature2_0_ (
	.q(temperature2_0),
	.d(temperature0_1_0_3__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature2_1_0_0__g0_i_o4_x_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature2_0_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature1_11_ (
	.q(temperature1_11),
	.d(temperature1_1_0_11__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_e_x),
	.asdata(cnt[14]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature1_11_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature1_10_ (
	.q(temperature1_10),
	.d(temperature1_1_0_10__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_e_x),
	.asdata(cnt[13]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature1_10_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature1_9_ (
	.q(temperature1_9),
	.d(temperature1_1_0_9__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_e_x),
	.asdata(cnt[12]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature1_9_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature1_8_ (
	.q(temperature1_8),
	.d(temperature1_1_0_8__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_e_x),
	.asdata(cnt[11]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature1_8_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature1_7_ (
	.q(temperature1_7),
	.d(temperature1_1_0_7__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_e_x),
	.asdata(cnt[10]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature1_7_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature1_6_ (
	.q(temperature1_6),
	.d(temperature1_1_0_6__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_e_x),
	.asdata(cnt[9]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature1_6_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature1_5_ (
	.q(temperature1_5),
	.d(temperature1_1_0_5__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_e_x),
	.asdata(cnt[8]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature1_5_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature1_4_ (
	.q(temperature1_4),
	.d(temperature1_1_0_4__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_e_x),
	.asdata(cnt[7]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature1_4_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature1_3_ (
	.q(temperature1_3),
	.d(temperature1_1_0_3__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_e_x),
	.asdata(cnt[6]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature1_3_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature1_2_ (
	.q(temperature1_2),
	.d(temperature1_1_0_2__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_e_x),
	.asdata(cnt[5]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature1_2_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature1_1_ (
	.q(temperature1_1),
	.d(temperature1_1_0_1__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_e_x),
	.asdata(cnt[4]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature1_1_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature1_0_ (
	.q(temperature1_0),
	.d(temperature1_1_0_0__g3),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature1_1_0_0__g0_e_x),
	.asdata(cnt[3]),
	.aload(GND),
	.sclr(GND),
	.sload(sTemp_in_i)
);
defparam temperature1_0_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature0_11_ (
	.q(temperature0_11),
	.d(temperature2_1_0_8__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_11_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature0_10_ (
	.q(temperature0_10),
	.d(temperature2_1_0_7__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_10_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature0_9_ (
	.q(temperature0_9),
	.d(temperature0_1_0_9__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_9_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature0_8_ (
	.q(temperature0_8),
	.d(temperature0_1_0_8__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_8_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature0_7_ (
	.q(temperature0_7),
	.d(temperature0_1_0_7__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_7_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature0_6_ (
	.q(temperature0_6),
	.d(temperature0_1_0_6__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_6_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature0_5_ (
	.q(temperature0_5),
	.d(temperature0_1_0_5__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_5_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature0_4_ (
	.q(temperature0_4),
	.d(temperature0_1_0_4__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_4_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature0_3_ (
	.q(temperature0_3),
	.d(temperature0_1_0_3__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_3_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature0_2_ (
	.q(temperature0_2),
	.d(temperature0_1_0_2__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_2_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature0_1_ (
	.q(temperature0_1),
	.d(temperature0_1_0_1__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_1_.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature0_0_ (
	.q(temperature0_0),
	.d(temperature0_1_0_0__g4),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(temperature0_1_0_0__g0_i_o4_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature0_0_.is_wysiwyg="TRUE";
// @9:50
  dffeas sTemp_in_Z (
	.q(sTemp_in),
	.d(temperature_in_sync),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(sc_trstb_hybride_c_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sTemp_in_Z.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature_in_sync_Z (
	.q(temperature_in_sync),
	.d(temperature_c),
	.clk(ladder_fpga_clock4MHz),
	.clrn(VCC),
	.prn(VCC),
	.ena(sc_trstb_hybride_c_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature_in_sync_Z.is_wysiwyg="TRUE";
// @9:50
  dffeas temperature_out_e_Z (
	.q(temperature_out_e),
	.d(N_504_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(sc_trstb_hybride_c_0),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam temperature_out_e_Z.is_wysiwyg="TRUE";
  assign  state_RNO[11] = ~ state_i[12];
// @9:50
  cycloneiii_lcell_comb cnt_c0 (
	.combout(cnt_c0_combout),
	.cout(cnt_c0_cout),
	.dataa(cnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_c0.lut_mask=16'h6688;
defparam cnt_c0.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c1 (
	.combout(cnt_c1_combout),
	.cout(cnt_c1_cout),
	.dataa(cnt[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c0_cout)
);
defparam cnt_c1.lut_mask=16'h5aa0;
defparam cnt_c1.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c2 (
	.combout(cnt_c2_combout),
	.cout(cnt_c2_cout),
	.dataa(cnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c1_cout)
);
defparam cnt_c2.lut_mask=16'h5aa0;
defparam cnt_c2.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c3 (
	.combout(cnt_c3_combout),
	.cout(cnt_c3_cout),
	.dataa(cnt[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c2_cout)
);
defparam cnt_c3.lut_mask=16'h5aa0;
defparam cnt_c3.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c4 (
	.combout(cnt_c4_combout),
	.cout(cnt_c4_cout),
	.dataa(cnt[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c3_cout)
);
defparam cnt_c4.lut_mask=16'h5aa0;
defparam cnt_c4.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c5 (
	.combout(cnt_c5_combout),
	.cout(cnt_c5_cout),
	.dataa(cnt[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c4_cout)
);
defparam cnt_c5.lut_mask=16'h5aa0;
defparam cnt_c5.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c6 (
	.combout(cnt_c6_combout),
	.cout(cnt_c6_cout),
	.dataa(cnt[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c5_cout)
);
defparam cnt_c6.lut_mask=16'h5aa0;
defparam cnt_c6.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c7 (
	.combout(cnt_c7_combout),
	.cout(cnt_c7_cout),
	.dataa(cnt[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c6_cout)
);
defparam cnt_c7.lut_mask=16'h5aa0;
defparam cnt_c7.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c8 (
	.combout(cnt_c8_combout),
	.cout(cnt_c8_cout),
	.dataa(cnt[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c7_cout)
);
defparam cnt_c8.lut_mask=16'h5aa0;
defparam cnt_c8.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c9 (
	.combout(cnt_c9_combout),
	.cout(cnt_c9_cout),
	.dataa(cnt[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c8_cout)
);
defparam cnt_c9.lut_mask=16'h5aa0;
defparam cnt_c9.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c10 (
	.combout(cnt_c10_combout),
	.cout(cnt_c10_cout),
	.dataa(cnt[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c9_cout)
);
defparam cnt_c10.lut_mask=16'h5aa0;
defparam cnt_c10.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c11 (
	.combout(cnt_c11_combout),
	.cout(cnt_c11_cout),
	.dataa(cnt[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c10_cout)
);
defparam cnt_c11.lut_mask=16'h5aa0;
defparam cnt_c11.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c12 (
	.combout(cnt_c12_combout),
	.cout(cnt_c12_cout),
	.dataa(cnt[12]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c11_cout)
);
defparam cnt_c12.lut_mask=16'h5aa0;
defparam cnt_c12.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c13 (
	.combout(cnt_c13_combout),
	.cout(cnt_c13_cout),
	.dataa(cnt[13]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c12_cout)
);
defparam cnt_c13.lut_mask=16'h5aa0;
defparam cnt_c13.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c14 (
	.combout(cnt_c14_combout),
	.cout(cnt_c14_cout),
	.dataa(cnt[14]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c13_cout)
);
defparam cnt_c14.lut_mask=16'h5aa0;
defparam cnt_c14.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c15 (
	.combout(cnt_c15_combout),
	.cout(cnt_c15_cout),
	.dataa(cnt[15]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c14_cout)
);
defparam cnt_c15.lut_mask=16'h5aa0;
defparam cnt_c15.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c16 (
	.combout(cnt_c16_combout),
	.cout(cnt_c16_cout),
	.dataa(cnt[16]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c15_cout)
);
defparam cnt_c16.lut_mask=16'h5aa0;
defparam cnt_c16.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb cnt_c17 (
	.combout(cnt_c17_combout),
	.dataa(cnt[17]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c16_cout)
);
defparam cnt_c17.lut_mask=16'h5a5a;
defparam cnt_c17.sum_lutc_input="cin";
// @9:50
  cycloneiii_lcell_comb state_ns_i_o2_3_ (
	.combout(state_ns_i_o2[3]),
	.dataa(cnt[4]),
	.datab(cnt[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam state_ns_i_o2_3_.lut_mask=16'heeee;
defparam state_ns_i_o2_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature_out_e_RNO (
	.combout(N_504_i_0_g0),
	.dataa(state_i[12]),
	.datab(state[10]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature_out_e_RNO.lut_mask=16'hdddd;
defparam temperature_out_e_RNO.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature0_RNO_0_ (
	.combout(temperature0_1_0_0__g4),
	.dataa(cnt[1]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature0_RNO_0_.lut_mask=16'heeee;
defparam temperature0_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature0_RNO_1_ (
	.combout(temperature0_1_0_1__g4),
	.dataa(cnt[2]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature0_RNO_1_.lut_mask=16'heeee;
defparam temperature0_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature0_RNO_2_ (
	.combout(temperature0_1_0_2__g4),
	.dataa(cnt[3]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature0_RNO_2_.lut_mask=16'heeee;
defparam temperature0_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNI84S3_4_ (
	.combout(temperature0_1_0_3__g4),
	.dataa(cnt[4]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNI84S3_4_.lut_mask=16'heeee;
defparam cnt_RNI84S3_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNI98S3_5_ (
	.combout(temperature0_1_0_4__g4),
	.dataa(cnt[5]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNI98S3_5_.lut_mask=16'heeee;
defparam cnt_RNI98S3_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNIACS3_6_ (
	.combout(temperature0_1_0_5__g4),
	.dataa(cnt[6]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNIACS3_6_.lut_mask=16'heeee;
defparam cnt_RNIACS3_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNIBGS3_7_ (
	.combout(temperature0_1_0_6__g4),
	.dataa(cnt[7]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNIBGS3_7_.lut_mask=16'heeee;
defparam cnt_RNIBGS3_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNICKS3_8_ (
	.combout(temperature0_1_0_7__g4),
	.dataa(cnt[8]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNICKS3_8_.lut_mask=16'heeee;
defparam cnt_RNICKS3_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNIDOS3_9_ (
	.combout(temperature0_1_0_8__g4),
	.dataa(cnt[9]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNIDOS3_9_.lut_mask=16'heeee;
defparam cnt_RNIDOS3_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNIB0T7_10_ (
	.combout(temperature0_1_0_9__g4),
	.dataa(cnt[10]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNIB0T7_10_.lut_mask=16'heeee;
defparam cnt_RNIB0T7_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNIC0T7_11_ (
	.combout(temperature2_1_0_7__g4),
	.dataa(cnt[11]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNIC0T7_11_.lut_mask=16'heeee;
defparam cnt_RNIC0T7_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature2_RNO_9_ (
	.combout(temperature2_1_0_9__g4),
	.dataa(cnt[13]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature2_RNO_9_.lut_mask=16'heeee;
defparam temperature2_RNO_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature2_RNO_10_ (
	.combout(temperature2_1_0_10__g4),
	.dataa(cnt[14]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature2_RNO_10_.lut_mask=16'heeee;
defparam temperature2_RNO_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature2_RNO_11_ (
	.combout(temperature2_1_0_11__g4),
	.dataa(cnt[15]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature2_RNO_11_.lut_mask=16'heeee;
defparam temperature2_RNO_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNID0T7_12_ (
	.combout(temperature2_1_0_8__g4),
	.dataa(cnt[12]),
	.datab(sTemp_in),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_RNID0T7_12_.lut_mask=16'heeee;
defparam cnt_RNID0T7_12_.sum_lutc_input="datac";
// @10:1162
  cycloneiii_lcell_comb cnt_0_sqmuxa_1_0_cZ (
	.combout(cnt_0_sqmuxa_1_0),
	.dataa(cnt[16]),
	.datab(cnt[15]),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_0_sqmuxa_1_0_cZ.lut_mask=16'h8888;
defparam cnt_0_sqmuxa_1_0_cZ.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_o2_1_10_ (
	.combout(state_ns_i_o2_1[10]),
	.dataa(cnt[17]),
	.datab(cnt[16]),
	.datac(VCC),
	.datad(VCC)
);
defparam state_ns_i_o2_1_10_.lut_mask=16'heeee;
defparam state_ns_i_o2_1_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature1_RNO_0_ (
	.combout(temperature1_1_0_0__g3),
	.dataa(temperature1_0),
	.datab(state_ns_i_a5_0_1[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature1_RNO_0_.lut_mask=16'hbbbb;
defparam temperature1_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature1_RNO_1_ (
	.combout(temperature1_1_0_1__g3),
	.dataa(temperature1_1),
	.datab(state_ns_i_a5_0_1[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature1_RNO_1_.lut_mask=16'hbbbb;
defparam temperature1_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature1_RNO_2_ (
	.combout(temperature1_1_0_2__g3),
	.dataa(temperature1_2),
	.datab(state_ns_i_a5_0_1[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature1_RNO_2_.lut_mask=16'hbbbb;
defparam temperature1_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature1_RNO_3_ (
	.combout(temperature1_1_0_3__g3),
	.dataa(temperature1_3),
	.datab(state_ns_i_a5_0_1[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature1_RNO_3_.lut_mask=16'hbbbb;
defparam temperature1_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature1_RNO_4_ (
	.combout(temperature1_1_0_4__g3),
	.dataa(temperature1_4),
	.datab(state_ns_i_a5_0_1[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature1_RNO_4_.lut_mask=16'hbbbb;
defparam temperature1_RNO_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature1_RNO_5_ (
	.combout(temperature1_1_0_5__g3),
	.dataa(temperature1_5),
	.datab(state_ns_i_a5_0_1[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature1_RNO_5_.lut_mask=16'hbbbb;
defparam temperature1_RNO_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature1_RNO_6_ (
	.combout(temperature1_1_0_6__g3),
	.dataa(temperature1_6),
	.datab(state_ns_i_a5_0_1[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature1_RNO_6_.lut_mask=16'hbbbb;
defparam temperature1_RNO_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature1_RNO_7_ (
	.combout(temperature1_1_0_7__g3),
	.dataa(temperature1_7),
	.datab(state_ns_i_a5_0_1[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature1_RNO_7_.lut_mask=16'hbbbb;
defparam temperature1_RNO_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature1_RNO_8_ (
	.combout(temperature1_1_0_8__g3),
	.dataa(temperature1_8),
	.datab(state_ns_i_a5_0_1[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature1_RNO_8_.lut_mask=16'hbbbb;
defparam temperature1_RNO_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature1_RNO_9_ (
	.combout(temperature1_1_0_9__g3),
	.dataa(temperature1_9),
	.datab(state_ns_i_a5_0_1[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature1_RNO_9_.lut_mask=16'hbbbb;
defparam temperature1_RNO_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature1_RNO_10_ (
	.combout(temperature1_1_0_10__g3),
	.dataa(temperature1_10),
	.datab(state_ns_i_a5_0_1[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature1_RNO_10_.lut_mask=16'hbbbb;
defparam temperature1_RNO_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature1_RNO_11_ (
	.combout(temperature1_1_0_11__g3),
	.dataa(temperature1_11),
	.datab(state_ns_i_a5_0_1[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature1_RNO_11_.lut_mask=16'hbbbb;
defparam temperature1_RNO_11_.sum_lutc_input="datac";
// @10:1162
  cycloneiii_lcell_comb op_ge_un1_cnt_3lto15_1 (
	.combout(un1_cnt_3lto15_1),
	.dataa(cnt[12]),
	.datab(cnt[11]),
	.datac(VCC),
	.datad(VCC)
);
defparam op_ge_un1_cnt_3lto15_1.lut_mask=16'h7777;
defparam op_ge_un1_cnt_3lto15_1.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature3_RNO_11_ (
	.combout(temperature3_1_0_11__g3),
	.dataa(temperature3_11),
	.datab(state_ns_o2[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature3_RNO_11_.lut_mask=16'heeee;
defparam temperature3_RNO_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature3_RNO_10_ (
	.combout(temperature3_1_0_10__g3),
	.dataa(temperature3_10),
	.datab(state_ns_o2[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature3_RNO_10_.lut_mask=16'heeee;
defparam temperature3_RNO_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature3_RNO_9_ (
	.combout(temperature3_1_0_9__g3),
	.dataa(temperature3_9),
	.datab(state_ns_o2[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature3_RNO_9_.lut_mask=16'heeee;
defparam temperature3_RNO_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature3_RNO_8_ (
	.combout(temperature3_1_0_8__g3),
	.dataa(temperature3_8),
	.datab(state_ns_o2[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature3_RNO_8_.lut_mask=16'heeee;
defparam temperature3_RNO_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature3_RNO_7_ (
	.combout(temperature3_1_0_7__g3),
	.dataa(temperature3_7),
	.datab(state_ns_o2[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature3_RNO_7_.lut_mask=16'heeee;
defparam temperature3_RNO_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature3_RNO_6_ (
	.combout(temperature3_1_0_6__g3),
	.dataa(temperature3_6),
	.datab(state_ns_o2[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature3_RNO_6_.lut_mask=16'heeee;
defparam temperature3_RNO_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature3_RNO_5_ (
	.combout(temperature3_1_0_5__g3),
	.dataa(temperature3_5),
	.datab(state_ns_o2[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature3_RNO_5_.lut_mask=16'heeee;
defparam temperature3_RNO_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature3_RNO_4_ (
	.combout(temperature3_1_0_4__g3),
	.dataa(temperature3_4),
	.datab(state_ns_o2[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature3_RNO_4_.lut_mask=16'heeee;
defparam temperature3_RNO_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature3_RNO_3_ (
	.combout(temperature3_1_0_3__g3),
	.dataa(temperature3_3),
	.datab(state_ns_o2[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature3_RNO_3_.lut_mask=16'heeee;
defparam temperature3_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature3_RNO_2_ (
	.combout(temperature3_1_0_2__g3),
	.dataa(temperature3_2),
	.datab(state_ns_o2[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature3_RNO_2_.lut_mask=16'heeee;
defparam temperature3_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature3_RNO_1_ (
	.combout(temperature3_1_0_1__g3),
	.dataa(temperature3_1),
	.datab(state_ns_o2[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature3_RNO_1_.lut_mask=16'heeee;
defparam temperature3_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb temperature3_RNO_0_ (
	.combout(temperature3_1_0_0__g3),
	.dataa(temperature3_0),
	.datab(state_ns_o2[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam temperature3_RNO_0_.lut_mask=16'heeee;
defparam temperature3_RNO_0_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_o2_0_2_ (
	.combout(state_ns_o2_0[2]),
	.dataa(cnt[6]),
	.datab(cnt[7]),
	.datac(cnt[8]),
	.datad(cnt[9])
);
defparam state_ns_o2_0_2_.lut_mask=16'hfffe;
defparam state_ns_o2_0_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_7_ (
	.combout(N_427_i_0_g0),
	.dataa(state[7]),
	.datab(state[8]),
	.datac(sTemp_in),
	.datad(VCC)
);
defparam state_RNO_7_.lut_mask=16'h0e0e;
defparam state_RNO_7_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_o2_0_1_12_ (
	.combout(state_ns_o2_0_1[12]),
	.dataa(cnt[15]),
	.datab(cnt[16]),
	.datac(cnt[17]),
	.datad(VCC)
);
defparam state_ns_o2_0_1_12_.lut_mask=16'h7f7f;
defparam state_ns_o2_0_1_12_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_a5_10_ (
	.combout(state_ns_i_a5[10]),
	.dataa(state[3]),
	.datab(state[4]),
	.datac(state[2]),
	.datad(state_ns_o2[12])
);
defparam state_ns_i_a5_10_.lut_mask=16'h1101;
defparam state_ns_i_a5_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_3_ (
	.combout(N_435_i_0_g0),
	.dataa(state[3]),
	.datab(state[4]),
	.datac(sTemp_in),
	.datad(VCC)
);
defparam state_RNO_3_.lut_mask=16'h0e0e;
defparam state_RNO_3_.sum_lutc_input="datac";
// @10:1162
  cycloneiii_lcell_comb op_ge_un1_cnt_5lto10 (
	.combout(un1_cnt_5lto10),
	.dataa(cnt[7]),
	.datab(cnt[8]),
	.datac(cnt[9]),
	.datad(cnt[10])
);
defparam op_ge_un1_cnt_5lto10.lut_mask=16'h0007;
defparam op_ge_un1_cnt_5lto10.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_o2_2_8_ (
	.combout(state_ns_i_o2_2[8]),
	.dataa(cnt[16]),
	.datab(cnt[17]),
	.datac(cnt[15]),
	.datad(VCC)
);
defparam state_ns_i_o2_2_8_.lut_mask=16'hfefe;
defparam state_ns_i_o2_2_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_5_ (
	.combout(N_431_i_0_g0),
	.dataa(state[5]),
	.datab(state[6]),
	.datac(sTemp_in),
	.datad(VCC)
);
defparam state_RNO_5_.lut_mask=16'h0e0e;
defparam state_RNO_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_1_ (
	.combout(N_439_i_0_g0),
	.dataa(state[1]),
	.datab(state[2]),
	.datac(sTemp_in),
	.datad(VCC)
);
defparam state_RNO_1_.lut_mask=16'h0e0e;
defparam state_RNO_1_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_a2_1_12_ (
	.combout(state_ns_a2_1[12]),
	.dataa(cnt[13]),
	.datab(cnt[14]),
	.datac(cnt[10]),
	.datad(cnt[11])
);
defparam state_ns_a2_1_12_.lut_mask=16'h8880;
defparam state_ns_a2_1_12_.sum_lutc_input="datac";
// @10:1162
  cycloneiii_lcell_comb op_ge_un1_cnt_3lto15_1_0_0 (
	.combout(un1_cnt_3lto15_1_0_0),
	.dataa(cnt[11]),
	.datab(cnt[12]),
	.datac(cnt[9]),
	.datad(cnt[10])
);
defparam op_ge_un1_cnt_3lto15_1_0_0.lut_mask=16'h777f;
defparam op_ge_un1_cnt_3lto15_1_0_0.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_o2_0_0_8_ (
	.combout(state_ns_i_o2_0_0[8]),
	.dataa(cnt[13]),
	.datab(cnt[14]),
	.datac(cnt[8]),
	.datad(cnt[9])
);
defparam state_ns_i_o2_0_0_8_.lut_mask=16'h777f;
defparam state_ns_i_o2_0_0_8_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_o2_1_6_ (
	.combout(state_ns_i_o2_1[6]),
	.dataa(cnt[8]),
	.datab(cnt[9]),
	.datac(cnt[6]),
	.datad(cnt[7])
);
defparam state_ns_i_o2_1_6_.lut_mask=16'h777f;
defparam state_ns_i_o2_1_6_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_a5_0_0_0_10_ (
	.combout(state_ns_i_a5_0_0_0[10]),
	.dataa(state[2]),
	.datab(state[3]),
	.datac(cnt[16]),
	.datad(cnt[17])
);
defparam state_ns_i_a5_0_0_0_10_.lut_mask=16'h0001;
defparam state_ns_i_a5_0_0_0_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNIR00R_17_ (
	.combout(temperature0_1_0_0__g0_i_o4_1_2),
	.dataa(cnt[13]),
	.datab(cnt[14]),
	.datac(cnt[15]),
	.datad(cnt[17])
);
defparam cnt_RNIR00R_17_.lut_mask=16'h0001;
defparam cnt_RNIR00R_17_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_o2_0_4_ (
	.combout(state_ns_i_o2_0[4]),
	.dataa(cnt[3]),
	.datab(cnt[4]),
	.datac(cnt[5]),
	.datad(cnt[6])
);
defparam state_ns_i_o2_0_4_.lut_mask=16'h1fff;
defparam state_ns_i_o2_0_4_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_o2_4_ (
	.combout(state_ns_i_o2[4]),
	.dataa(cnt[13]),
	.datab(cnt[14]),
	.datac(cnt[15]),
	.datad(state_ns_i_o2_1[10])
);
defparam state_ns_i_o2_4_.lut_mask=16'hfffe;
defparam state_ns_i_o2_4_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_o2_6_ (
	.combout(state_ns_i_o2[6]),
	.dataa(cnt[11]),
	.datab(cnt[12]),
	.datac(cnt[10]),
	.datad(state_ns_i_o2_1[6])
);
defparam state_ns_i_o2_6_.lut_mask=16'hff7f;
defparam state_ns_i_o2_6_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_a5_0_3_ (
	.combout(state_ns_i_a5_0[3]),
	.dataa(cnt[6]),
	.datab(state[10]),
	.datac(cnt[5]),
	.datad(state_ns_i_o2[3])
);
defparam state_ns_i_a5_0_3_.lut_mask=16'h2000;
defparam state_ns_i_a5_0_3_.sum_lutc_input="datac";
// @10:1162
  cycloneiii_lcell_comb op_ge_un1_cnt_3lto15_1_0 (
	.combout(un1_cnt_3lto15_1_0),
	.dataa(cnt[13]),
	.datab(cnt[14]),
	.datac(un1_cnt_3lto15_1_0_0),
	.datad(VCC)
);
defparam op_ge_un1_cnt_3lto15_1_0.lut_mask=16'hf7f7;
defparam op_ge_un1_cnt_3lto15_1_0.sum_lutc_input="datac";
  cycloneiii_lcell_comb cnt_RNIC1T21_16_ (
	.combout(temperature0_1_0_0__g0_i_o4_1_3),
	.dataa(cnt[16]),
	.datab(sTemp_in),
	.datac(temperature0_1_0_0__g0_i_o4_1_2),
	.datad(VCC)
);
defparam cnt_RNIC1T21_16_.lut_mask=16'h4040;
defparam cnt_RNIC1T21_16_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_10_ (
	.combout(state_ns_0_2__g0_0_a3_0),
	.dataa(cnt[3]),
	.datab(cnt[4]),
	.datac(cnt[5]),
	.datad(state[10])
);
defparam state_RNO_0_10_.lut_mask=16'h1f00;
defparam state_RNO_0_10_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_a5_1_0_3_ (
	.combout(state_ns_i_a5_1_0[3]),
	.dataa(cnt[3]),
	.datab(cnt[4]),
	.datac(cnt[5]),
	.datad(state[9])
);
defparam state_ns_i_a5_1_0_3_.lut_mask=16'h001f;
defparam state_ns_i_a5_1_0_3_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_a5_0_1_6_ (
	.combout(state_ns_i_a5_0_1[6]),
	.dataa(cnt[13]),
	.datab(cnt[14]),
	.datac(state_ns_i_o2_2[8]),
	.datad(state_ns_i_o2[6])
);
defparam state_ns_i_a5_0_1_6_.lut_mask=16'h0100;
defparam state_ns_i_a5_0_1_6_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_o2_12_ (
	.combout(state_ns_o2[12]),
	.dataa(cnt[12]),
	.datab(cnt[17]),
	.datac(cnt_0_sqmuxa_1_0),
	.datad(state_ns_a2_1[12])
);
defparam state_ns_o2_12_.lut_mask=16'heccc;
defparam state_ns_o2_12_.sum_lutc_input="datac";
// @10:1162
  cycloneiii_lcell_comb op_ge_un1_cnt_5lto12 (
	.combout(un1_cnt_5lto12),
	.dataa(cnt[11]),
	.datab(cnt[12]),
	.datac(un1_cnt_5lto10),
	.datad(VCC)
);
defparam op_ge_un1_cnt_5lto12.lut_mask=16'h3131;
defparam op_ge_un1_cnt_5lto12.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_a5_0_1_8_ (
	.combout(state_ns_i_a5_0_1[8]),
	.dataa(cnt[10]),
	.datab(un1_cnt_3lto15_1),
	.datac(state_ns_i_o2_0_0[8]),
	.datad(state_ns_i_o2_2[8])
);
defparam state_ns_i_a5_0_1_8_.lut_mask=16'h00fd;
defparam state_ns_i_a5_0_1_8_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_o2_1_2_ (
	.combout(state_ns_o2_1[2]),
	.dataa(cnt[10]),
	.datab(cnt[11]),
	.datac(cnt[12]),
	.datad(state_ns_i_o2[4])
);
defparam state_ns_o2_1_2_.lut_mask=16'hfffe;
defparam state_ns_o2_1_2_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_a5_1_8_ (
	.combout(state_ns_i_a5_1[8]),
	.dataa(state[5]),
	.datab(state[6]),
	.datac(cnt[15]),
	.datad(un1_cnt_3lto15_1_0)
);
defparam state_ns_i_a5_1_8_.lut_mask=16'h0010;
defparam state_ns_i_a5_1_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_2_ (
	.combout(N_437_i_0_g0_0),
	.dataa(state[2]),
	.datab(state[3]),
	.datac(sTemp_in),
	.datad(state_ns_i_o2_2[8])
);
defparam state_RNO_0_2_.lut_mask=16'hf0e0;
defparam state_RNO_0_2_.sum_lutc_input="datac";
// @10:1162
  cycloneiii_lcell_comb op_ge_un1_cnt_5lto13 (
	.combout(un1_cnt_5lto13),
	.dataa(cnt[11]),
	.datab(cnt[12]),
	.datac(cnt[13]),
	.datad(un1_cnt_5lto10)
);
defparam op_ge_un1_cnt_5lto13.lut_mask=16'h3f1f;
defparam op_ge_un1_cnt_5lto13.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_ns_i_o2_RNIIGKN1_6_ (
	.combout(temperature0_1_0_0__g0_i_o4_i),
	.dataa(sc_trstb_hybride_c_0),
	.datab(state[8]),
	.datac(temperature0_1_0_0__g0_i_o4_1_3),
	.datad(state_ns_i_o2[6])
);
defparam state_ns_i_o2_RNIIGKN1_6_.lut_mask=16'h0888;
defparam state_ns_i_o2_RNIIGKN1_6_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_i_o2_2_4_ (
	.combout(state_ns_i_o2_2[4]),
	.dataa(cnt[8]),
	.datab(cnt[9]),
	.datac(cnt[7]),
	.datad(state_ns_o2_1[2])
);
defparam state_ns_i_o2_2_4_.lut_mask=16'hfffe;
defparam state_ns_i_o2_2_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb op_ge_un1_cnt_3lto15_1_0_RNIS8E11 (
	.combout(temperature2_1_0_0__g0_i_o4_1),
	.dataa(cnt[15]),
	.datab(sTemp_in),
	.datac(state_ns_i_o2_1[10]),
	.datad(un1_cnt_3lto15_1_0)
);
defparam op_ge_un1_cnt_3lto15_1_0_RNIS8E11.lut_mask=16'h0c04;
defparam op_ge_un1_cnt_3lto15_1_0_RNIS8E11.sum_lutc_input="datac";
  cycloneiii_lcell_comb op_ge_un1_cnt_3lto15_1_RNI66N01 (
	.combout(state_ns_0_2__g2_a),
	.dataa(cnt[10]),
	.datab(cnt[13]),
	.datac(un1_cnt_3lto15_1),
	.datad(state_ns_o2_0[2])
);
defparam op_ge_un1_cnt_3lto15_1_RNI66N01.lut_mask=16'h3133;
defparam op_ge_un1_cnt_3lto15_1_RNI66N01.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_ns_i_o2_1_RNILTLO1_10_ (
	.combout(state_ns_0_2__g2),
	.dataa(cnt[15]),
	.datab(cnt[14]),
	.datac(state_ns_i_o2_1[10]),
	.datad(state_ns_0_2__g2_a)
);
defparam state_ns_i_o2_1_RNILTLO1_10_.lut_mask=16'hf8fa;
defparam state_ns_i_o2_1_RNILTLO1_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_2_ (
	.combout(N_437_i_0_g0),
	.dataa(state_ns_i_a5_0_0_0[10]),
	.datab(N_437_i_0_g0_0),
	.datac(un1_cnt_3lto15_1_0),
	.datad(state_ns_i_a5[10])
);
defparam state_RNO_2_.lut_mask=16'h004c;
defparam state_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_4_ (
	.combout(N_433_i_0_g0_a),
	.dataa(state[6]),
	.datab(state[4]),
	.datac(state_ns_i_o2_1[10]),
	.datad(state_ns_i_a5_0_1[8])
);
defparam state_RNO_0_4_.lut_mask=16'h7351;
defparam state_RNO_0_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_4_ (
	.combout(N_433_i_0_g0),
	.dataa(state[5]),
	.datab(sTemp_in),
	.datac(state_ns_i_a5_1[8]),
	.datad(N_433_i_0_g0_a)
);
defparam state_RNO_4_.lut_mask=16'h080c;
defparam state_RNO_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_1_0_ (
	.combout(state_ns_0_12__g0_0_1_a),
	.dataa(cnt[13]),
	.datab(cnt[14]),
	.datac(state_ns_o2_0_1[12]),
	.datad(un1_cnt_5lto12)
);
defparam state_RNO_1_0_.lut_mask=16'h0c0e;
defparam state_RNO_1_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_0_ (
	.combout(state_ns_0_12__g0_0_1),
	.dataa(state[0]),
	.datab(state[1]),
	.datac(sTemp_in),
	.datad(state_ns_0_12__g0_0_1_a)
);
defparam state_RNO_0_0_.lut_mask=16'hc0ea;
defparam state_RNO_0_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_8_ (
	.combout(N_425_i_0_g0_0),
	.dataa(state[8]),
	.datab(state[9]),
	.datac(sTemp_in),
	.datad(state_ns_i_a5_0_1[6])
);
defparam state_RNO_0_8_.lut_mask=16'he4c4;
defparam state_RNO_0_8_.sum_lutc_input="datac";
// @9:50
  cycloneiii_lcell_comb state_ns_a5_2_ (
	.combout(state_ns_a5[2]),
	.dataa(state[11]),
	.datab(state_ns_0_2__g2),
	.datac(VCC),
	.datad(VCC)
);
defparam state_ns_a5_2_.lut_mask=16'h8888;
defparam state_ns_a5_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_ (
	.combout(state_ns_0_12__g0_0),
	.dataa(state[2]),
	.datab(sTemp_in),
	.datac(state_ns_0_12__g0_0_1),
	.datad(state_ns_o2[12])
);
defparam state_RNO_0_.lut_mask=16'hf8f0;
defparam state_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_8_ (
	.combout(N_425_i_0_g0),
	.dataa(state[8]),
	.datab(state_ns_i_o2_0[4]),
	.datac(N_425_i_0_g0_0),
	.datad(state_ns_i_o2_2[4])
);
defparam state_RNO_8_.lut_mask=16'hf0b0;
defparam state_RNO_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb op_ge_un1_cnt_5lto13_RNIFCJM (
	.combout(state_ns_0_0__g0_0_a3),
	.dataa(state[0]),
	.datab(cnt[14]),
	.datac(state_ns_o2_0_1[12]),
	.datad(un1_cnt_5lto13)
);
defparam op_ge_un1_cnt_5lto13_RNIFCJM.lut_mask=16'h080a;
defparam op_ge_un1_cnt_5lto13_RNIFCJM.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_6_ (
	.combout(N_429_i_0_g0_a),
	.dataa(state[7]),
	.datab(state[8]),
	.datac(state[6]),
	.datad(state_ns_i_a5_0_1[6])
);
defparam state_RNO_0_6_.lut_mask=16'h1511;
defparam state_RNO_0_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_6_ (
	.combout(N_429_i_0_g0),
	.dataa(state[6]),
	.datab(sTemp_in),
	.datac(N_429_i_0_g0_a),
	.datad(state_ns_i_a5_0_1[8])
);
defparam state_RNO_6_.lut_mask=16'h8c0c;
defparam state_RNO_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_0_9_ (
	.combout(N_423_i_0_g0_0),
	.dataa(state_ns_i_a5_1_0[3]),
	.datab(state_ns_o2_0[2]),
	.datac(state_ns_i_a5_0[3]),
	.datad(state_ns_o2_1[2])
);
defparam state_RNO_0_9_.lut_mask=16'h0f0d;
defparam state_RNO_0_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_i_RNO_12_ (
	.combout(state_ns_0_0__g0_0),
	.dataa(state_i[12]),
	.datab(state_ns_0_2__g2),
	.datac(state_ns_0_0__g0_0_a3),
	.datad(VCC)
);
defparam state_i_RNO_12_.lut_mask=16'h0e0e;
defparam state_i_RNO_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_10_ (
	.combout(state_ns_0_2__g0_0),
	.dataa(state_ns_0_2__g0_0_a3_0),
	.datab(state_ns_o2_0[2]),
	.datac(state_ns_o2_1[2]),
	.datad(state_ns_a5[2])
);
defparam state_RNO_10_.lut_mask=16'hff02;
defparam state_RNO_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNO_9_ (
	.combout(N_423_i_0_g0),
	.dataa(state[9]),
	.datab(state[10]),
	.datac(N_423_i_0_g0_0),
	.datad(state_ns_i_o2_2[4])
);
defparam state_RNO_9_.lut_mask=16'hc0e0;
defparam state_RNO_9_.sum_lutc_input="datac";
// @9:56
  cycloneiii_lcell_comb un1_cnt_0_sqmuxa (
	.combout(un1_cnt_0_sqmuxa_i),
	.dataa(state_i[12]),
	.datab(state[11]),
	.datac(state_ns_0_2__g2),
	.datad(state_ns_0_0__g0_0_a3)
);
defparam un1_cnt_0_sqmuxa.lut_mask=16'h002f;
defparam un1_cnt_0_sqmuxa.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNIHA8D1_4_ (
	.combout(temperature2_1_0_0__g0_i_o4_x_i),
	.dataa(sc_trstb_hybride_c_0),
	.datab(state[4]),
	.datac(temperature2_1_0_0__g0_i_o4_1),
	.datad(VCC)
);
defparam state_RNIHA8D1_4_.lut_mask=16'h0808;
defparam state_RNIHA8D1_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNIJPPB_2_ (
	.combout(temperature3_1_0_0__g0_e_x),
	.dataa(sc_trstb_hybride_c_0),
	.datab(state[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam state_RNIJPPB_2_.lut_mask=16'h8888;
defparam state_RNIJPPB_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb state_RNIN9QB_6_ (
	.combout(temperature1_1_0_0__g0_e_x),
	.dataa(sc_trstb_hybride_c_0),
	.datab(state[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam state_RNIN9QB_6_.lut_mask=16'h8888;
defparam state_RNIN9QB_6_.sum_lutc_input="datac";
//@9:50
  assign  sTemp_in_i = ~ sTemp_in;
  assign  un1_cnt_0_sqmuxa_i_i = ~ un1_cnt_0_sqmuxa_i;
endmodule /* mesure_temperature */

// VQM4.1+ 
module ladder_fpga (
  reset_n,
  card_ser_num,
  crc_error,
  clock40mhz_fpga,
  clock40mhz_xtal,
  clock80mhz_adc,
  roboclock_horloge40_phase,
  roboclock_adc_phase,
  adc_cs_n,
  data_serial,
  level_shifter_dac_ld_cs_n,
  level_shifter_dac_sdi,
  level_shifter_dac_sck,
  pilotage_magnd_hybride,
  pilotage_mvdd_hybride,
  des_lock,
  rdo_to_ladder,
  ladder_addr,
  tokenin_echelle,
  testin_echelle,
  holdin_echelle,
  ladder_fpga_sc_tck,
  ladder_fpga_sc_tms,
  ladder_fpga_sc_trstb,
  ladder_fpga_sc_tdi,
  des_bist_pass,
  ladder_to_rdo,
  ladder_fpga_sc_tdo,
  fibre_mod_absent,
  fibre_mod_scl,
  fibre_mod_sda,
  fibre_rx_loss,
  fibre_tx_disable,
  fibre_tx_fault,
  latchup_hybride,
  mux_ref_latchup,
  test_16hybrides,
  hold_16hybrides,
  ladder_fpga_rclk_16hybrides,
  tokenin_hybride,
  tokenout_hybride,
  temperature,
  sc_tck_hybride,
  sc_tms_hybride,
  sc_trstb_hybride,
  sc_tdi_hybride,
  sc_tdo_hybride,
  usb_data,
  usb_present,
  usb_ready_n,
  usb_read_n,
  usb_reset_n,
  usb_rx_empty,
  usb_tx_full,
  usb_write,
  debug_present_n,
  xtal_en,
  sc_serdes_ou_connec,
  fpga_serdes_ou_connec,
  spare_switch,
  dbg_ladder_fpga_adc_bit_count_cs_integer,
  dbg_ladder_fpga_sc_bypass
)
;
input reset_n ;
input [5:0] card_ser_num ;
inout crc_error /* synthesis syn_tristate = 1 */ ;
input clock40mhz_fpga ;
input clock40mhz_xtal ;
output clock80mhz_adc ;
output [3:0] roboclock_horloge40_phase ;
output [7:0] roboclock_adc_phase ;
output [7:0] adc_cs_n ;
input [15:0] data_serial ;
output level_shifter_dac_ld_cs_n ;
output level_shifter_dac_sdi ;
output level_shifter_dac_sck ;
output [15:0] pilotage_magnd_hybride ;
output [15:0] pilotage_mvdd_hybride ;
input des_lock ;
input [20:10] rdo_to_ladder ;
input [2:0] ladder_addr ;
input tokenin_echelle ;
input testin_echelle ;
input holdin_echelle ;
input ladder_fpga_sc_tck ;
input ladder_fpga_sc_tms ;
input ladder_fpga_sc_trstb ;
input ladder_fpga_sc_tdi ;
input des_bist_pass ;
output [21:0] ladder_to_rdo ;
output ladder_fpga_sc_tdo ;
input fibre_mod_absent ;
input fibre_mod_scl ;
input fibre_mod_sda ;
input fibre_rx_loss ;
output fibre_tx_disable ;
input fibre_tx_fault ;
input [15:0] latchup_hybride ;
output [1:0] mux_ref_latchup ;
output test_16hybrides ;
output hold_16hybrides ;
output ladder_fpga_rclk_16hybrides ;
output [15:0] tokenin_hybride ;
input [15:0] tokenout_hybride ;
inout temperature /* synthesis syn_tristate = 1 */ ;
output [15:0] sc_tck_hybride ;
output [15:0] sc_tms_hybride ;
output [15:0] sc_trstb_hybride ;
output [15:0] sc_tdi_hybride ;
input [15:0] sc_tdo_hybride ;
inout [7:0] usb_data /* synthesis syn_tristate = 1 */ ;
input usb_present ;
input usb_ready_n ;
output usb_read_n ;
inout usb_reset_n /* synthesis syn_tristate = 1 */ ;
input usb_rx_empty ;
input usb_tx_full ;
output usb_write ;
input debug_present_n ;
input xtal_en ;
input sc_serdes_ou_connec ;
input fpga_serdes_ou_connec ;
input spare_switch ;
output [3:0] dbg_ladder_fpga_adc_bit_count_cs_integer ;
output dbg_ladder_fpga_sc_bypass ;
wire reset_n ;
wire crc_error ;
wire clock40mhz_fpga ;
wire clock40mhz_xtal ;
wire clock80mhz_adc ;
wire level_shifter_dac_ld_cs_n ;
wire level_shifter_dac_sdi ;
wire level_shifter_dac_sck ;
wire des_lock ;
wire tokenin_echelle ;
wire testin_echelle ;
wire holdin_echelle ;
wire ladder_fpga_sc_tck ;
wire ladder_fpga_sc_tms ;
wire ladder_fpga_sc_trstb ;
wire ladder_fpga_sc_tdi ;
wire des_bist_pass ;
wire ladder_fpga_sc_tdo ;
wire fibre_mod_absent ;
wire fibre_mod_scl ;
wire fibre_mod_sda ;
wire fibre_rx_loss ;
wire fibre_tx_disable ;
wire fibre_tx_fault ;
wire test_16hybrides ;
wire hold_16hybrides ;
wire ladder_fpga_rclk_16hybrides ;
wire temperature ;
wire usb_present ;
wire usb_ready_n ;
wire usb_read_n ;
wire usb_reset_n ;
wire usb_rx_empty ;
wire usb_tx_full ;
wire usb_write ;
wire debug_present_n ;
wire xtal_en ;
wire sc_serdes_ou_connec ;
wire fpga_serdes_ou_connec ;
wire spare_switch ;
wire dbg_ladder_fpga_sc_bypass ;
wire [11:0] comp_mesure_temperature_temperature0;
wire [11:0] comp_mesure_temperature_temperature1;
wire [11:0] comp_mesure_temperature_temperature2;
wire [11:0] comp_mesure_temperature_temperature3;
wire [4:0] ladder_fpga_event_controller_state_ip;
wire [15:0] data_serial_m_x;
wire [9:0] adc_results_9;
wire [9:0] adc_results_2;
wire [9:0] adc_results_10;
wire [9:0] adc_results_3;
wire [9:0] adc_results_7;
wire [9:0] adc_results_0;
wire [9:0] adc_results_8;
wire [9:0] adc_results_1;
wire [9:0] adc_results_12;
wire [9:0] adc_results_5;
wire [9:0] adc_results_11;
wire [9:0] adc_results_4;
wire [9:0] adc_results_13;
wire [9:0] adc_results_6;
wire [9:0] adc_results_15;
wire [9:0] adc_results_14;
wire [20:0] ladder_fpga_fifo21_input;
wire [20:0] ladder_fpga_packer_dataout;
wire [7:0] ladder_fpga_fifo8_to_usb_input;
wire [7:0] usb_tx_data;
wire [7:0] ladder_fpga_fifo8_from_usb_output;
wire [13:0] ladder_fpga_nbr_rclk_echelle;
wire [2:0] ladder_fpga_mux_status_count_integer;
wire [3:0] \acquire_adcs.n_preamble ;
wire [1:0] n_bytes;
wire [3:0] \acquire_adcs.n_fifo ;
wire [14:0] acquire_state_ip;
wire [3:0] switch_val;
wire [11:3] \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a ;
wire [10:2] \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b ;
wire [20:0] ladder_fpga_mux_statusout;
wire [5:0] ladder_fpga_level_shifter_dac_state_ip;
wire [3:0] n_adc;
wire [3:0] tokenin_pulse_duration;
wire [1:0] n_convert;
wire [6:0] \acquire_adcs.n_delay ;
wire [11:0] ladder_fpga_nbr_hold;
wire [11:0] ladder_fpga_nbr_test;
wire [11:0] ladder_fpga_nbr_token;
wire [11:0] ladder_fpga_nbr_abort;
wire [15:0] ladder_fpga_data_packer_temp;
wire [30:19] un26_ladder_fpga_nbr_rclk_echelle_combout;
wire [7:0] data_to_send;
wire [7:5] \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14 ;
wire [17:0] ladder_fpga_mux_statusin_3_3;
wire [17:0] ladder_fpga_mux_statusin_3_6;
wire [13:5] \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0 ;
wire [16:16] ladder_fpga_mux_statusin_3_6_i_m2;
wire [16:16] ladder_fpga_mux_statusin_3_3_i_m2;
wire [4:0] \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5 ;
wire [4:0] \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7 ;
wire [15:0] comp_gestion_hybrides_v4_control_latchup_enable_latchup_n;
wire [31:21] un26_ladder_fpga_nbr_rclk_echelle_cout;
wire [3:0] ladder_fpga_adc_bit_count_cs_integer_i;
wire [3:0] level_shifter_dac_load_indice_i_0;
wire [6:6] ladder_fpga_level_shifter_dac_state_i_0;
wire [5:5] ladder_fpga_event_controller_state_i_0;
wire [15:15] acquire_state_i_0;
wire [10:2] \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i ;
wire [11:3] \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i ;
wire [21:0] ladder_fpga_mux_dataout;
wire [5:0] card_ser_num_c;
wire [15:0] data_serial_c;
wire [2:0] ladder_addr_c;
wire [15:0] latchup_hybride_c;
wire [15:0] sc_tdo_hybride_c;
wire [1:1] ladder_fpga_level_shifter_dac_state_ns_i_a2;
wire [2:2] ladder_fpga_event_controller_state_ns_i_0_o4_x;
wire [3:3] ladder_fpga_event_controller_state_ns_0_i_0_a3;
wire [3:3] ladder_fpga_event_controller_state_ns_0_i_0_m4_x;
wire [0:0] n_convert_4_i_o4;
wire [4:4] ladder_fpga_event_controller_state_ns_0_0_i_m4;
wire [1:1] ladder_fpga_event_controller_state_ns_i_0_0_m4_x;
wire [2:2] ladder_fpga_event_controller_state_ns_i_0_m4_x;
wire [14:13] ladder_fpga_mux_statusin_3_2_x;
wire [14:12] ladder_fpga_mux_statusin_3_4_x;
wire [14:12] ladder_fpga_mux_statusin_3_5_x;
wire [3:3] ladder_fpga_event_controller_state_ns_0_i_0_a3_1;
wire [3:3] ladder_fpga_event_controller_state_ns_0_i_0_o4;
wire [1:0] \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0 ;
wire [1:0] \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1 ;
wire [9:8] \acquire_adcs.data_to_send_2_15 ;
wire [7:0] \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 ;
wire [7:0] \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 ;
wire [7:0] \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 ;
wire [9:0] \acquire_adcs.data_to_send_2_3 ;
wire [9:0] \acquire_adcs.data_to_send_2_6 ;
wire [9:0] \acquire_adcs.data_to_send_2_10 ;
wire [9:0] \acquire_adcs.data_to_send_2_13 ;
wire [14:14] acquire_state_ns_a3;
wire [17:0] ladder_fpga_mux_statusin_3_4;
wire [17:0] ladder_fpga_mux_statusin_3_5;
wire [7:0] \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 ;
wire [16:16] ladder_fpga_mux_statusin_3_4_i_m2;
wire [16:16] ladder_fpga_mux_statusin_3_5_i_m2;
wire [3:3] acquire_state_ns_0_a3_3;
wire [3:3] acquire_state_ns_0_a3_4;
wire [0:0] acquire_state_ns_i_a3_1_3;
wire [0:0] acquire_state_ns_i_a3_1_4;
wire [17:0] ladder_fpga_mux_statusin_3_3_a;
wire [9:0] \acquire_adcs.data_to_send_2_3_a ;
wire [9:0] \acquire_adcs.data_to_send_2_6_a ;
wire [9:0] \acquire_adcs.data_to_send_2_10_a ;
wire [9:0] \acquire_adcs.data_to_send_2_13_a ;
wire [16:16] ladder_fpga_mux_statusin_3_3_i_m2_a;
wire [9:8] \acquire_adcs.data_to_send_2_15_a ;
wire [0:0] ladder_fpga_mux_status_count_integer_RNO;
wire [3:3] n_adc_i;
wire [3:0] ladder_fpga_adc_bit_count_cs_integer_i_i;
wire GND ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_5_d_e_data_out ;
wire ladder_fpga_activeclock ;
wire ladder_fpga_clock40MHz ;
wire ladder_fpga_clock4MHz ;
wire ladder_fpga_clock1MHz ;
wire clock40mhz_fpga_bad ;
wire clock40mhz_xtal_bad ;
wire pll_40MHz_switchover_locked ;
wire VCC ;
wire crc_error_regout ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_shiftIR ;
wire COM_LADDER_SC_INSTRUC_REG_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_BYPASS_REG_scan_out ;
wire COMP_ladder_fpga_SC_IDENT_REG_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_VERSION_REG_a_0_d_e_scan_out ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out ;
wire COMP_ladder_fpga_SC_ETAT_REG_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_DEBUG_REG_a_0_d_e_scan_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_2_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_4_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_6_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_8_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_10_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_12_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_14_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_16_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_18_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_20_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_22_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_scan_out ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_1_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_2_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_3_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_4_d_e_data_out ;
wire level_shifter_dac_load ;
wire COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_scan_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_1_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_3_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_5_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_7_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_9_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_10_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_12_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_14_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_16_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_18_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_ETAT_ALIMS_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_scan_out ;
wire allumage_hybride_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_scan_out ;
wire COMP_ladder_fpga_SC_TEMPERATURE_a_0_d_e_scan_out ;
wire allumage_hybride_a_0_d_e_ff2 ;
wire allumage_hybride_a_1_d_e_ff2 ;
wire allumage_hybride_a_2_d_e_ff2 ;
wire allumage_hybride_a_3_d_e_ff2 ;
wire allumage_hybride_a_4_d_e_ff2 ;
wire allumage_hybride_a_5_d_e_ff2 ;
wire allumage_hybride_a_6_d_e_ff2 ;
wire allumage_hybride_a_7_d_e_ff2 ;
wire allumage_hybride_a_8_d_e_ff2 ;
wire allumage_hybride_a_9_d_e_ff2 ;
wire allumage_hybride_a_10_d_e_ff2 ;
wire allumage_hybride_a_11_d_e_ff2 ;
wire allumage_hybride_a_12_d_e_ff2 ;
wire allumage_hybride_a_13_d_e_ff2 ;
wire allumage_hybride_a_14_d_e_ff2 ;
wire allumage_hybride_a_15_b_c_ff2 ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_1_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_2_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_3_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_4_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_5_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_6_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_7_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_8_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_9_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_10_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_11_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_12_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_13_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_14_d_e_data_out ;
wire COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_15_b_c_data_out ;
wire comp_gestion_hybrides_v4_control_alim_gen_0_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_1_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_2_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_3_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_4_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_5_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_6_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_7_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_8_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_9_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_10_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_11_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_12_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_13_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_14_latch_n_pilotage_n ;
wire comp_gestion_hybrides_v4_control_alim_gen_15_latch_n_pilotage_n ;
wire ladder_fpga_usb_wr ;
wire ladder_fpga_fifo21_wr ;
wire ladder_fpga_fifo21_empty ;
wire ladder_fpga_fifo8_to_usb_wr ;
wire ladder_fpga_fifo8_to_usb_empty ;
wire ladder_fpga_fifo8_from_usb_rd ;
wire ladder_fpga_fifo8_from_usb_empty ;
wire ladder_fpga_fifo8_from_usb_full ;
wire ladder_fpga_rclk_echelle ;
wire tst_holdin_echelle ;
wire level_shifter_dac_sck_en ;
wire \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0_a3_0_g0  ;
wire tokenin_pulse_ok ;
wire ladder_fpga_fifo21_wr_enable ;
wire ladder_fpga_fifo21_rd_debug ;
wire ladder_fpga_busy ;
wire comp_mesure_temperature_temperature_out_e ;
wire tst_tokenin_echellegen ;
wire ladder_fpga_abortgen ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_11_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_2_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_6_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_13_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_4_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_8_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_15_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_17_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_19_b_c_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_13_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_1_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_15_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_9_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_3_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_7_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_19_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_17_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_5_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1 ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_21_d_e_data_out ;
wire COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_data_out ;
wire COMP_ladder_fpga_SC_DEBUG_REG_a_19_d_e_scan_out ;
wire COM_LADDER_SC_INSTRUC_REG_a_2_d_e_data_out ;
wire COM_LADDER_SC_INSTRUC_REG_a_3_d_e_data_out ;
wire COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out_1 ;
wire COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out ;
wire COM_LADDER_SC_INSTRUC_REG_a_1_d_e_data_out ;
wire COM_LADDER_SC_INSTRUC_REG_a_4_b_c_data_out ;
wire ladder_fpga_fifo8_to_usb_wr_0_0_g0_i ;
wire ladder_fpga_fifo21_rd_debug_0_0_g0_0 ;
wire N_872 ;
wire N_873 ;
wire N_874 ;
wire N_875 ;
wire N_876 ;
wire N_877 ;
wire N_878 ;
wire N_879 ;
wire N_880 ;
wire N_881 ;
wire N_882 ;
wire N_883 ;
wire N_884 ;
wire N_885 ;
wire N_886 ;
wire N_887 ;
wire N_933_ip ;
wire acquire_state_ns_0_0_3__g0_0 ;
wire acquire_state_ns_0_0_5__g0 ;
wire acquire_state_ns_0_8__g0_0 ;
wire acquire_state_ns_0_14__g0_0 ;
wire acquire_state_ns_0_15__g0 ;
wire acquire_state_illegalpipe1 ;
wire acquire_state_illegalpipe2 ;
wire acquire_state_ns_a3_0_a3_0_2__g0 ;
wire acquire_state_ns_a3_0_a3_0_4__g0 ;
wire N_1217 ;
wire N_1218 ;
wire N_1219 ;
wire N_1220 ;
wire N_1221 ;
wire N_1222 ;
wire N_1238_ip ;
wire ladder_fpga_event_controller_state_illegalpipe1 ;
wire ladder_fpga_event_controller_state_illegalpipe2 ;
wire N_1302 ;
wire N_1303 ;
wire N_1304 ;
wire N_1305 ;
wire N_1306 ;
wire N_1307 ;
wire N_1308 ;
wire N_1327_ip ;
wire ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0 ;
wire ladder_fpga_level_shifter_dac_state_illegalpipe1 ;
wire ladder_fpga_level_shifter_dac_state_illegalpipe2 ;
wire ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0 ;
wire ladder_fpga_mux_status_count_integer_n1 ;
wire ladder_fpga_mux_status_count_integer_n2_0_g0 ;
wire ladder_fpga_nbr_hold_c0_combout ;
wire ladder_fpga_nbr_hold_c0_cout ;
wire ladder_fpga_nbr_hold_c1_combout ;
wire ladder_fpga_nbr_hold_c1_cout ;
wire ladder_fpga_nbr_hold_c2_combout ;
wire ladder_fpga_nbr_hold_c2_cout ;
wire ladder_fpga_nbr_hold_c3_combout ;
wire ladder_fpga_nbr_hold_c3_cout ;
wire ladder_fpga_nbr_hold_c4_combout ;
wire ladder_fpga_nbr_hold_c4_cout ;
wire ladder_fpga_nbr_hold_c5_combout ;
wire ladder_fpga_nbr_hold_c5_cout ;
wire ladder_fpga_nbr_hold_c6_combout ;
wire ladder_fpga_nbr_hold_c6_cout ;
wire ladder_fpga_nbr_hold_c7_combout ;
wire ladder_fpga_nbr_hold_c7_cout ;
wire ladder_fpga_nbr_hold_c8_combout ;
wire ladder_fpga_nbr_hold_c8_cout ;
wire ladder_fpga_nbr_hold_c9_combout ;
wire ladder_fpga_nbr_hold_c9_cout ;
wire ladder_fpga_nbr_hold_c10_combout ;
wire ladder_fpga_nbr_hold_c10_cout ;
wire ladder_fpga_nbr_hold_c11_combout ;
wire ladder_fpga_nbr_test_c0_combout ;
wire ladder_fpga_nbr_test_c0_cout ;
wire ladder_fpga_nbr_test_c1_combout ;
wire ladder_fpga_nbr_test_c1_cout ;
wire ladder_fpga_nbr_test_c2_combout ;
wire ladder_fpga_nbr_test_c2_cout ;
wire ladder_fpga_nbr_test_c3_combout ;
wire ladder_fpga_nbr_test_c3_cout ;
wire ladder_fpga_nbr_test_c4_combout ;
wire ladder_fpga_nbr_test_c4_cout ;
wire ladder_fpga_nbr_test_c5_combout ;
wire ladder_fpga_nbr_test_c5_cout ;
wire ladder_fpga_nbr_test_c6_combout ;
wire ladder_fpga_nbr_test_c6_cout ;
wire ladder_fpga_nbr_test_c7_combout ;
wire ladder_fpga_nbr_test_c7_cout ;
wire ladder_fpga_nbr_test_c8_combout ;
wire ladder_fpga_nbr_test_c8_cout ;
wire ladder_fpga_nbr_test_c9_combout ;
wire ladder_fpga_nbr_test_c9_cout ;
wire ladder_fpga_nbr_test_c10_combout ;
wire ladder_fpga_nbr_test_c10_cout ;
wire ladder_fpga_nbr_test_c11_combout ;
wire ladder_fpga_nbr_token_c0_combout ;
wire ladder_fpga_nbr_token_c0_cout ;
wire ladder_fpga_nbr_token_c1_combout ;
wire ladder_fpga_nbr_token_c1_cout ;
wire ladder_fpga_nbr_token_c2_combout ;
wire ladder_fpga_nbr_token_c2_cout ;
wire ladder_fpga_nbr_token_c3_combout ;
wire ladder_fpga_nbr_token_c3_cout ;
wire ladder_fpga_nbr_token_c4_combout ;
wire ladder_fpga_nbr_token_c4_cout ;
wire ladder_fpga_nbr_token_c5_combout ;
wire ladder_fpga_nbr_token_c5_cout ;
wire ladder_fpga_nbr_token_c6_combout ;
wire ladder_fpga_nbr_token_c6_cout ;
wire ladder_fpga_nbr_token_c7_combout ;
wire ladder_fpga_nbr_token_c7_cout ;
wire ladder_fpga_nbr_token_c8_combout ;
wire ladder_fpga_nbr_token_c8_cout ;
wire ladder_fpga_nbr_token_c9_combout ;
wire ladder_fpga_nbr_token_c9_cout ;
wire ladder_fpga_nbr_token_c10_combout ;
wire ladder_fpga_nbr_token_c10_cout ;
wire ladder_fpga_nbr_token_c11_combout ;
wire ladder_fpga_nbr_abort_c0_combout ;
wire ladder_fpga_nbr_abort_c0_cout ;
wire ladder_fpga_nbr_abort_c1_combout ;
wire ladder_fpga_nbr_abort_c1_cout ;
wire ladder_fpga_nbr_abort_c2_combout ;
wire ladder_fpga_nbr_abort_c2_cout ;
wire ladder_fpga_nbr_abort_c3_combout ;
wire ladder_fpga_nbr_abort_c3_cout ;
wire ladder_fpga_nbr_abort_c4_combout ;
wire ladder_fpga_nbr_abort_c4_cout ;
wire ladder_fpga_nbr_abort_c5_combout ;
wire ladder_fpga_nbr_abort_c5_cout ;
wire ladder_fpga_nbr_abort_c6_combout ;
wire ladder_fpga_nbr_abort_c6_cout ;
wire ladder_fpga_nbr_abort_c7_combout ;
wire ladder_fpga_nbr_abort_c7_cout ;
wire ladder_fpga_nbr_abort_c8_combout ;
wire ladder_fpga_nbr_abort_c8_cout ;
wire ladder_fpga_nbr_abort_c9_combout ;
wire ladder_fpga_nbr_abort_c9_cout ;
wire ladder_fpga_nbr_abort_c10_combout ;
wire ladder_fpga_nbr_abort_c10_cout ;
wire ladder_fpga_nbr_abort_c11_combout ;
wire \acquire_adcs.n_fifo_n0_0_g0_i  ;
wire \acquire_adcs.n_fifo_n1_0_g0_i  ;
wire \acquire_adcs.n_fifo_n2_0_g0_i  ;
wire \acquire_adcs.n_fifo_n3_0_g0_i  ;
wire \acquire_adcs.n_delay_c0_combout  ;
wire \acquire_adcs.n_delay_c0_cout  ;
wire \acquire_adcs.n_delay_c1_combout  ;
wire \acquire_adcs.n_delay_c1_cout  ;
wire \acquire_adcs.n_delay_c2_combout  ;
wire \acquire_adcs.n_delay_c2_cout  ;
wire \acquire_adcs.n_delay_c3_combout  ;
wire \acquire_adcs.n_delay_c3_cout  ;
wire \acquire_adcs.n_delay_c4_combout  ;
wire \acquire_adcs.n_delay_c4_cout  ;
wire \acquire_adcs.n_delay_c5_combout  ;
wire \acquire_adcs.n_delay_c5_cout  ;
wire \acquire_adcs.n_delay_c6_combout  ;
wire \acquire_adcs.n_preamble_n0_0_g0_i  ;
wire \acquire_adcs.n_preamble_n1_0_g0_i  ;
wire \acquire_adcs.n_preamble_n2_0_g0_i  ;
wire \acquire_adcs.n_preamble_n3_0_g0_i  ;
wire ladder_fpga_nbr_rclk_echelle_c0_combout ;
wire ladder_fpga_nbr_rclk_echelle_c0_cout ;
wire ladder_fpga_nbr_rclk_echelle_c1_combout ;
wire ladder_fpga_nbr_rclk_echelle_c1_cout ;
wire ladder_fpga_nbr_rclk_echelle_c2_combout ;
wire ladder_fpga_nbr_rclk_echelle_c2_cout ;
wire ladder_fpga_nbr_rclk_echelle_c3_combout ;
wire ladder_fpga_nbr_rclk_echelle_c3_cout ;
wire ladder_fpga_nbr_rclk_echelle_c4_combout ;
wire ladder_fpga_nbr_rclk_echelle_c4_cout ;
wire ladder_fpga_nbr_rclk_echelle_c5_combout ;
wire ladder_fpga_nbr_rclk_echelle_c5_cout ;
wire ladder_fpga_nbr_rclk_echelle_c6_combout ;
wire ladder_fpga_nbr_rclk_echelle_c6_cout ;
wire ladder_fpga_nbr_rclk_echelle_c7_combout ;
wire ladder_fpga_nbr_rclk_echelle_c7_cout ;
wire ladder_fpga_nbr_rclk_echelle_c8_combout ;
wire ladder_fpga_nbr_rclk_echelle_c8_cout ;
wire ladder_fpga_nbr_rclk_echelle_c9_combout ;
wire ladder_fpga_nbr_rclk_echelle_c9_cout ;
wire ladder_fpga_nbr_rclk_echelle_c10_combout ;
wire ladder_fpga_nbr_rclk_echelle_c10_cout ;
wire ladder_fpga_nbr_rclk_echelle_c11_combout ;
wire ladder_fpga_nbr_rclk_echelle_c11_cout ;
wire ladder_fpga_nbr_rclk_echelle_c12_combout ;
wire ladder_fpga_nbr_rclk_echelle_c12_cout ;
wire ladder_fpga_nbr_rclk_echelle_c13_combout ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i  ;
wire ladder_fpga_event_controller_state_ns_0_0_0_5__g0_0 ;
wire \proc_ladder_fpga_adc_cs.shiftreg_clr2_2_0_a2_0_a4  ;
wire test_16hybrides_x ;
wire un83_roboclock_adc_phase_in ;
wire un72_roboclock_adc_phase_in ;
wire un61_roboclock_adc_phase_in ;
wire un50_roboclock_adc_phase_in ;
wire un39_roboclock_adc_phase_in ;
wire un28_roboclock_adc_phase_in ;
wire un17_roboclock_adc_phase_in ;
wire un6_roboclock_adc_phase_in ;
wire un41_roboclock_horloge40_phase_in ;
wire un30_roboclock_horloge40_phase_in ;
wire un19_roboclock_horloge40_phase_in ;
wire un8_roboclock_horloge40_phase_in ;
wire un1_ladder_fpga_event_controller_state_2_i_s_0 ;
wire \proc_usb_read_write.un6_reset_n_i_a2_0_a3  ;
wire \proc_usb_read_write.un5_ladder_fpga_fifo8_to_usb_empty  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1_i  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2_i  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3_i  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4_i  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6_i  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7_i  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8_i  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9_i  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10_i  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11_i  ;
wire ladder_fpga_fifo21_rd_iv_i_m4 ;
wire \proc_ladder_fpga_data_packer.shiftreg_clr3_i_i_o2_i_o4  ;
wire N_90_i_i_o3 ;
wire N_2873_i_0_g0 ;
wire N_2872_i_0_g0 ;
wire N_2871_i_0_g0 ;
wire N_2870_i_0_g0 ;
wire N_1394_i_0_g0 ;
wire N_1391_i_0_g0 ;
wire N_1386_i_0_g0 ;
wire N_1384_i_0_g0 ;
wire N_129_i_0_g0 ;
wire N_2820_i_0_g0 ;
wire N_2211_i_0_g0 ;
wire N_2209_i_0_g0 ;
wire N_1110_i_0_g0_i ;
wire N_1104_i_0_g0_i ;
wire N_1101_i_0_g0_i ;
wire N_1099_i_0_g0_i ;
wire N_1093_i_0_g0 ;
wire N_1091_i_0_g0 ;
wire N_2868_i_0_g0 ;
wire N_2867_i_0_g0 ;
wire N_186_i_0_g0_i ;
wire N_2819_i_0_g0 ;
wire N_2866_i_0_g0 ;
wire ladder_fpga_fifo21_wr_0_0_g0_i_o4 ;
wire ladder_fpga_fifo8_from_usb_rd_0_0_g3 ;
wire ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4 ;
wire ladder_fpga_data_packer_temp_1_0_0__m3 ;
wire ladder_fpga_data_packer_temp_1_0_1__m3 ;
wire ladder_fpga_data_packer_temp_1_0_2__m3 ;
wire ladder_fpga_data_packer_temp_1_0_3__m3 ;
wire ladder_fpga_data_packer_temp_1_0_4__m3 ;
wire ladder_fpga_data_packer_temp_1_0_5__m3 ;
wire ladder_fpga_data_packer_temp_1_0_6__m3 ;
wire ladder_fpga_data_packer_temp_1_0_7__m3 ;
wire ladder_fpga_data_packer_temp_1_0_8__m3 ;
wire ladder_fpga_data_packer_temp_1_0_9__m3 ;
wire ladder_fpga_data_packer_temp_1_0_10__m3 ;
wire ladder_fpga_data_packer_temp_1_0_11__m3 ;
wire ladder_fpga_data_packer_temp_1_0_12__m3 ;
wire ladder_fpga_data_packer_temp_1_0_13__m3 ;
wire ladder_fpga_data_packer_temp_1_0_14__m3 ;
wire ladder_fpga_data_packer_temp_1_0_15__m3 ;
wire data_to_send_1_0_0__g2 ;
wire data_to_send_1_0_0__g3 ;
wire data_to_send_1_0_1__g2 ;
wire data_to_send_1_0_1__g3 ;
wire data_to_send_1_0_2__g2 ;
wire data_to_send_1_0_2__g3 ;
wire data_to_send_1_0_3__g2 ;
wire data_to_send_1_0_3__g3 ;
wire data_to_send_1_0_4__g2 ;
wire data_to_send_1_0_4__g3 ;
wire data_to_send_1_0_5__g2 ;
wire data_to_send_1_0_5__g3 ;
wire data_to_send_1_0_6__g2 ;
wire data_to_send_1_0_6__g3 ;
wire data_to_send_1_0_7__g2 ;
wire data_to_send_1_0_7__g3 ;
wire n_bytes_0_0_0__g3 ;
wire n_bytes_0_0_1__g3 ;
wire n_adc_e0_0_g0_i_x4 ;
wire n_adc_e1_0_g3 ;
wire n_adc_e1_0_g0_e ;
wire n_adc_e2_0_g3 ;
wire n_adc_e3_0_g3 ;
wire shiftreg_clr_i ;
wire ladder_fpga_adc_select_n_i ;
wire usb_read_n_in_i ;
wire level_shifter_dac_ld_cs_n_i ;
wire ladder_fpga_fifo21_input_11_18_635 ;
wire ladder_fpga_fifo21_input_11_17_678 ;
wire ladder_fpga_fifo21_input_11_16_721 ;
wire ladder_fpga_fifo21_input_11_15_764 ;
wire ladder_fpga_fifo21_input_11_14_808 ;
wire ladder_fpga_fifo21_input_11_13_860 ;
wire ladder_fpga_fifo21_input_11_12_912 ;
wire ladder_fpga_fifo21_input_11_11_964 ;
wire ladder_fpga_fifo21_input_11_10_1016 ;
wire ladder_fpga_fifo21_input_11_9_1075 ;
wire ladder_fpga_fifo21_input_11_8_1134 ;
wire ladder_fpga_fifo21_input_11_7_1193 ;
wire ladder_fpga_fifo21_input_11_6_1252 ;
wire ladder_fpga_fifo21_input_11_5_1320 ;
wire ladder_fpga_fifo21_input_11_4_1388 ;
wire ladder_fpga_fifo21_input_11_3_1456 ;
wire ladder_fpga_fifo21_input_11_2_1524 ;
wire ladder_fpga_fifo21_input_11_1_1599 ;
wire ladder_fpga_fifo21_input_11_0_1674 ;
wire ladder_fpga_fifo21_input_11_1749 ;
wire un1_shiftreg_clr6_0_0_0_1818 ;
wire N_1415_i_0_g0 ;
wire \proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0  ;
wire ladder_fpga_adc_select_n_0_sqmuxa_i_s_0_0_g0 ;
wire ladder_fpga_fifo21_wr_0_0_g2_0_615_i_x ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_11_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_13_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_15_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_17_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_19_b_c_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_2_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_4_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_6_d_e_data_out_4 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_8_d_e_data_out_4 ;
wire ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0 ;
wire level_shifter_dac_load_indice_n0_i_i_0_g0 ;
wire level_shifter_dac_load_indice_n1_i_i_0_g0 ;
wire level_shifter_dac_load_indice_n2_i_i_0_g0 ;
wire level_shifter_dac_load_indice_n3_i_i_0_g0 ;
wire ladder_fpga_adc_bit_count_cs_integer_n0_i_0_0_g0 ;
wire ladder_fpga_adc_bit_count_cs_integer_n1_0_0_0_g0_0 ;
wire ladder_fpga_adc_bit_count_cs_integer_n2_0_0_0_g0_0 ;
wire ladder_fpga_adc_bit_count_cs_integer_n3_0_0_0_g2 ;
wire COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_1 ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR ;
wire temperature_c ;
wire junk2 ;
wire usb_reset_n_c ;
wire junk2_0 ;
wire level_shifter_dac_sck_x ;
wire comp_gestion_hybrides_v4_tdo_echelle_15 ;
wire COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_data_out ;
wire COMP_ladder_fpga_SC_REF_LATCHUP_a_1_b_c_data_out ;
wire comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_tokenin_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tck_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tck_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tck_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tck_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tms_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tms_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tms_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tms_hyb_x ;
wire comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tms_hyb_x ;
wire G_1840 ;
wire comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tdi_hyb ;
wire comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tdi_hyb ;
wire usb_write_n_in_i ;
wire reset_n_c ;
wire des_lock_c ;
wire tokenin_echelle_c ;
wire testin_echelle_c ;
wire holdin_echelle_c ;
wire ladder_fpga_sc_tck_c ;
wire ladder_fpga_sc_tms_c ;
wire ladder_fpga_sc_tdi_c ;
wire des_bist_pass_c ;
wire usb_present_c ;
wire usb_ready_n_c ;
wire usb_rx_empty_c ;
wire usb_tx_full_c ;
wire debug_present_n_c ;
wire xtal_en_c ;
wire sc_serdes_ou_connec_c ;
wire fpga_serdes_ou_connec_c ;
wire spare_switch_c ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret ;
wire COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0 ;
wire ladder_fpga_sc_updateDR_configgen ;
wire G_1876 ;
wire G_1879 ;
wire ladder_fpga_abort ;
wire tst_tokenin_echelle_mx ;
wire G_1882 ;
wire tst_tokenin_echelle ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1  ;
wire level_shifter_dac_load_indice_c0 ;
wire level_shifter_dac_load_indice_447_1 ;
wire un1_ladder_fpga_level_shifter_dac_state_4_0 ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_1_x  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_0  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4  ;
wire ladder_fpga_level_shifter_dac_state_319 ;
wire COMP_ladder_fpga_SC_MUX_OUT_z_x ;
wire ladder_fpga_fifo21_input_11_5_1320_m2_0 ;
wire ladder_fpga_fifo21_input_11_5_1320_m8 ;
wire ladder_fpga_fifo21_input_11_5_1320_a8_5 ;
wire un1_shiftreg_clr6_0_0_0_1818_a3_1 ;
wire ladder_fpga_fifo21_input_11_5_1320_a8_5_2 ;
wire ladder_fpga_fifo21_input_11_5_1320_a8_4_1 ;
wire ladder_fpga_fifo21_input_11_5_1320_a8_3_1 ;
wire ladder_fpga_fifo21_input_11_0_1674_a2 ;
wire ladder_fpga_fifo21_input_11_5_1320_a8_0_1 ;
wire ladder_fpga_fifo21_input_11_2_1524_m8 ;
wire ladder_fpga_fifo21_input_11_2_1524_a8_0 ;
wire ladder_fpga_fifo21_input_11_2_1524_a8_1 ;
wire ladder_fpga_fifo21_input_11_2_1524_a8_2_2_x ;
wire ladder_fpga_fifo21_input_11_6_1252_m2_0 ;
wire ladder_fpga_fifo21_input_11_6_1252_a8_1 ;
wire ladder_fpga_fifo21_input_11_6_1252_a8 ;
wire ladder_fpga_fifo21_input_11_6_1252_a8_4_1 ;
wire ladder_fpga_fifo21_input_11_6_1252_a8_1_0 ;
wire ladder_fpga_fifo21_input_11_14_808_a8 ;
wire ladder_fpga_fifo21_input_11_14_808_a8_1 ;
wire ladder_fpga_fifo21_input_11_14_808_a8_5 ;
wire ladder_fpga_fifo21_input_11_10_1016_m2 ;
wire ladder_fpga_fifo21_input_11_2_1524_m2_0 ;
wire \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0  ;
wire ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0_a3 ;
wire ladder_fpga_event_controller_state_ns_0_0_0_5__g0_0_a4_0_x ;
wire ladder_fpga_event_controller_state_ns_0_0_0_5__g2 ;
wire \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3  ;
wire \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m5_0_a3  ;
wire \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_a3_1  ;
wire ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4 ;
wire ladder_fpga_fifo8_to_usb_wr_0_0_g2 ;
wire un1_n_bytes_1_sqmuxa_i_o3 ;
wire acquire_state_ns_0_8__g2 ;
wire un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3 ;
wire n_adc_c1 ;
wire acquire_state_ns_0_8__g0_0_a3 ;
wire \acquire_adcs.n_preamble_c1  ;
wire ladder_fpga_fifo21_input_11_17_678_a8 ;
wire ladder_fpga_fifo21_input_11_17_678_a8_4_2 ;
wire ladder_fpga_fifo21_input_11_3_1456_a8 ;
wire ladder_fpga_fifo21_input_11_3_1456_a8_4_1 ;
wire ladder_fpga_fifo21_input_11_3_1456_a8_5 ;
wire ladder_fpga_fifo21_input_11_3_1456_m2_0 ;
wire ladder_fpga_fifo21_input_11_17_678_m2 ;
wire ladder_fpga_fifo21_input_11_13_860_m8 ;
wire ladder_fpga_fifo21_input_11_17_678_a8_0 ;
wire ladder_fpga_fifo21_input_11_17_678_m8 ;
wire ladder_fpga_fifo21_input_11_17_678_a8_5 ;
wire ladder_fpga_fifo21_input_11_1749_m8 ;
wire ladder_fpga_fifo21_input_11_1749_a8_1 ;
wire ladder_fpga_fifo21_input_11_1749_a8_2_2_x ;
wire ladder_fpga_fifo21_input_11_1749_m2_0 ;
wire ladder_fpga_fifo21_wr_0_sqmuxa_i_o4 ;
wire ladder_fpga_fifo21_input_11_11_964_a8 ;
wire ladder_fpga_fifo21_input_11_11_964_a8_1 ;
wire ladder_fpga_fifo21_input_11_11_964_a8_5 ;
wire ladder_fpga_fifo21_input_11_11_964_m2 ;
wire ladder_fpga_fifo21_input_11_12_912_m2 ;
wire ladder_fpga_fifo21_input_11_8_1134_a8_0 ;
wire ladder_fpga_fifo21_input_11_8_1134_a8_5 ;
wire ladder_fpga_fifo21_input_11_8_1134_a8_4 ;
wire ladder_fpga_fifo21_input_11_8_1134_a8 ;
wire ladder_fpga_fifo21_input_11_8_1134_a8_2_1_x ;
wire ladder_fpga_fifo21_input_11_13_860_a8 ;
wire ladder_fpga_fifo21_input_11_13_860_a8_0 ;
wire ladder_fpga_fifo21_input_11_13_860_a8_1 ;
wire ladder_fpga_fifo21_input_11_13_860_a8_5 ;
wire ladder_fpga_fifo21_input_11_13_860_m2 ;
wire ladder_fpga_fifo21_input_11_0_1674_a8 ;
wire ladder_fpga_fifo21_input_11_0_1674_m2_0 ;
wire ladder_fpga_fifo21_input_11_4_1388_a8 ;
wire ladder_fpga_fifo21_input_11_4_1388_a8_0 ;
wire ladder_fpga_fifo21_input_11_4_1388_m2 ;
wire ladder_fpga_fifo21_input_11_4_1388_a8_1 ;
wire ladder_fpga_fifo21_input_11_4_1388_a8_4_1 ;
wire ladder_fpga_fifo21_input_11_4_1388_m2_0 ;
wire ladder_fpga_fifo21_input_11_9_1075_a8 ;
wire ladder_fpga_fifo21_input_11_9_1075_a8_0 ;
wire ladder_fpga_fifo21_input_11_9_1075_a8_2_1_x ;
wire ladder_fpga_fifo21_input_11_9_1075_a8_3 ;
wire ladder_fpga_fifo21_input_11_9_1075_a8_5 ;
wire ladder_fpga_fifo21_input_11_1_1599_m2_0 ;
wire ladder_fpga_fifo21_input_11_15_764_a8_5 ;
wire ladder_fpga_fifo21_input_11_18_635_a8_5 ;
wire ladder_fpga_fifo21_input_11_18_635_a8 ;
wire ladder_fpga_fifo21_input_11_15_764_a8 ;
wire ladder_fpga_fifo21_input_11_15_764_a8_0 ;
wire ladder_fpga_fifo21_input_11_15_764_m2 ;
wire ladder_fpga_fifo21_input_11_15_764_m8 ;
wire ladder_fpga_fifo21_input_11_18_635_m2 ;
wire ladder_fpga_fifo21_input_11_18_635_a8_0 ;
wire ladder_fpga_fifo21_input_11_18_635_m8 ;
wire ladder_fpga_fifo21_input_11_1_1599_a8 ;
wire ladder_fpga_fifo21_input_11_1_1599_a8_1 ;
wire ladder_fpga_fifo21_input_11_10_1016_m2_0 ;
wire ladder_fpga_fifo21_input_11_12_912_a8 ;
wire ladder_fpga_fifo21_input_11_12_912_a8_1 ;
wire ladder_fpga_fifo21_input_11_12_912_a8_5 ;
wire ladder_fpga_fifo21_input_11_10_1016_m8 ;
wire ladder_fpga_fifo21_input_11_10_1016_a8_5 ;
wire ladder_fpga_fifo21_input_11_7_1193_m8 ;
wire ladder_fpga_fifo21_input_11_7_1193_a8_0 ;
wire ladder_fpga_fifo21_input_11_7_1193_a8_5 ;
wire COMP_ladder_fpga_SC_MUX_TDO_dr_scan_out_31 ;
wire \acquire_adcs.n_fifo_c0  ;
wire \acquire_adcs.n_fifo_n3_0_g0_i_x2  ;
wire ladder_fpga_fifo21_input_11_16_721_m2 ;
wire ladder_fpga_fifo21_input_11_16_721_a8 ;
wire ladder_fpga_fifo21_input_11_16_721_a8_2 ;
wire tokenin_pulse_duration_n1_i_o4 ;
wire tokenin_pulse_duration_n2_i_o4 ;
wire ladder_fpga_event_controller_state_286 ;
wire acquire_state_41 ;
wire acquire_state_35 ;
wire acquire_state_29 ;
wire acquire_state_23 ;
wire acquire_state_17 ;
wire acquire_state_11 ;
wire ladder_fpga_nbr_rclk_echellelde_i_tz ;
wire acquire_state_ns_0_15__g3_0 ;
wire ladder_fpga_fifo21_input_11_1749_a8_4_0 ;
wire ladder_fpga_fifo21_input_11_4_1388_a8_3_0 ;
wire ladder_fpga_fifo21_input_11_16_721_a8_1_0 ;
wire ladder_fpga_fifo21_input_11_4_1388_a8_2_0_x ;
wire ladder_fpga_fifo21_input_11_5_1320_2 ;
wire ladder_fpga_fifo21_input_11_1_1599_2 ;
wire ladder_fpga_fifo21_input_11_2_1524_2 ;
wire ladder_fpga_fifo21_input_11_1749_2 ;
wire ladder_fpga_fifo21_input_11_3_1456_2 ;
wire ladder_fpga_fifo21_input_11_7_1193_2 ;
wire ladder_fpga_fifo21_input_11_17_678_2 ;
wire ladder_fpga_fifo21_input_11_9_1075_2 ;
wire ladder_fpga_fifo21_input_11_8_1134_2 ;
wire ladder_fpga_fifo21_input_11_15_764_2 ;
wire ladder_fpga_fifo21_input_11_10_1016_2 ;
wire ladder_fpga_fifo21_input_11_18_635_2 ;
wire ladder_fpga_fifo21_input_11_13_860_2_tz ;
wire ladder_fpga_fifo21_input_11_14_808_2_tz ;
wire ladder_fpga_fifo21_input_11_11_964_2_tz ;
wire ladder_fpga_fifo21_input_11_12_912_2_tz ;
wire ladder_fpga_fifo21_input_11_5_1320_2_tz ;
wire ladder_fpga_fifo21_input_11_1_1599_2_tz ;
wire ladder_fpga_fifo21_input_11_6_1252_2_tz ;
wire ladder_fpga_fifo21_input_11_0_1674_2_tz ;
wire ladder_fpga_fifo21_input_11_2_1524_2_tz ;
wire ladder_fpga_fifo21_input_11_3_1456_2_tz ;
wire N_1101_i_0_g0_i_a3_1 ;
wire ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4_0 ;
wire \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i_a3_1  ;
wire ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0_1 ;
wire \proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0_0_x  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_4  ;
wire ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4_2 ;
wire ladder_fpga_fifo21_input_11_11_964_a8_0_0 ;
wire ladder_fpga_fifo21_input_11_14_808_a8_0_0 ;
wire ladder_fpga_fifo21_input_11_12_912_a8_0_0 ;
wire N_2866_i_0_g1_4 ;
wire N_2866_i_0_g1_5 ;
wire ladder_fpga_fifo21_input_11_5_1320_a8_1_0_x ;
wire N_2820_i_0_g0_1 ;
wire ladder_fpga_fifo21_input_11_2_1524_a8_0_0 ;
wire ladder_fpga_fifo21_input_11_7_1193_a8_0_0 ;
wire ladder_fpga_fifo21_input_11_8_1134_a8_0_0 ;
wire ladder_fpga_fifo21_input_11_3_1456_a8_0_0 ;
wire ladder_fpga_fifo21_input_11_1_1599_a8_0_0 ;
wire ladder_fpga_fifo21_input_11_0_1674_a8_0_0 ;
wire ladder_fpga_fifo21_input_11_16_721_a8_0_0 ;
wire ladder_fpga_fifo21_input_11_6_1252_a8_0_0 ;
wire ladder_fpga_fifo21_input_11_5_1320_a8_0_0 ;
wire ladder_fpga_fifo21_input_11_9_1075_a8_0_0 ;
wire ladder_fpga_fifo21_input_11_1749_a8_0_0 ;
wire ladder_fpga_fifo21_input_11_16_721_a8_5_0 ;
wire ladder_fpga_fifo21_input_11_4_1388_a8_5_1 ;
wire ladder_fpga_fifo21_input_11_1749_a8_5_0 ;
wire ladder_fpga_fifo21_input_11_6_1252_a8_5_1 ;
wire ladder_fpga_fifo8_to_usb_wr_0_0_g2_1 ;
wire ladder_fpga_fifo21_input_11_8_1134_a8_3_0 ;
wire N_2819_i_0_g0_2 ;
wire ladder_fpga_fifo21_input_11_13_860_a8_2_0 ;
wire n_adc_e1_0_g0_e_0 ;
wire ladder_fpga_fifo21_input_11_10_1016_a8_4_0 ;
wire ladder_fpga_fifo21_input_11_7_1193_a8_4_0 ;
wire ladder_fpga_fifo21_input_11_9_1075_a8_4_0 ;
wire ladder_fpga_fifo21_input_11_8_1134_a8_4_0 ;
wire ladder_fpga_fifo21_input_11_14_808_0 ;
wire ladder_fpga_fifo21_input_11_12_912_0 ;
wire ladder_fpga_fifo21_input_11_13_860_4 ;
wire ladder_fpga_fifo21_input_11_11_964_0 ;
wire ladder_fpga_event_controller_state_illegal_1 ;
wire ladder_fpga_fifo21_input_11_5_1320_0 ;
wire ladder_fpga_fifo21_input_11_5_1320_4 ;
wire ladder_fpga_fifo21_input_11_6_1252_1 ;
wire ladder_fpga_fifo21_input_11_6_1252_3 ;
wire ladder_fpga_fifo21_input_11_3_1456_0 ;
wire ladder_fpga_fifo21_input_11_3_1456_4 ;
wire ladder_fpga_fifo21_input_11_2_1524_4 ;
wire ladder_fpga_fifo21_input_11_1_1599_3 ;
wire ladder_fpga_fifo21_input_11_4_1388_1 ;
wire ladder_fpga_fifo21_input_11_4_1388_4 ;
wire ladder_fpga_fifo21_input_11_1749_1 ;
wire ladder_fpga_fifo21_input_11_1749_3 ;
wire ladder_fpga_fifo21_input_11_0_1674_0 ;
wire ladder_fpga_fifo21_input_11_0_1674_3 ;
wire ladder_fpga_fifo21_input_11_10_1016_0 ;
wire ladder_fpga_fifo21_input_11_10_1016_4 ;
wire ladder_fpga_fifo21_input_11_17_678_1 ;
wire ladder_fpga_fifo21_input_11_17_678_4 ;
wire ladder_fpga_fifo21_input_11_8_1134_3 ;
wire ladder_fpga_fifo21_input_11_9_1075_4 ;
wire ladder_fpga_fifo21_input_11_16_721_0 ;
wire ladder_fpga_fifo21_input_11_16_721_1 ;
wire ladder_fpga_fifo21_input_11_16_721_4 ;
wire ladder_fpga_fifo21_input_11_18_635_1 ;
wire ladder_fpga_fifo21_input_11_18_635_4 ;
wire ladder_fpga_fifo21_input_11_7_1193_0 ;
wire ladder_fpga_fifo21_input_11_15_764_1 ;
wire ladder_fpga_fifo21_input_11_15_764_4 ;
wire ladder_fpga_level_shifter_dac_state_illegal_1 ;
wire acquire_state_illegal_1 ;
wire acquire_state_illegal_3 ;
wire acquire_state_illegal_5 ;
wire acquire_state_illegal_7 ;
wire acquire_state_illegal_9 ;
wire acquire_state_illegal_11 ;
wire G_1907 ;
wire acquire_state_ns_0_15__g1 ;
wire \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3  ;
wire \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i  ;
wire \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3  ;
wire \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3  ;
wire ladder_fpga_data_packer_temp_1_0_0__g0_0_o3 ;
wire G_1873 ;
wire G_1870 ;
wire G_1867 ;
wire G_1864 ;
wire G_1861 ;
wire G_1857 ;
wire \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i  ;
wire un1_acquire_state_17_0 ;
wire n_delay_0_sqmuxa ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5_a  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9_a  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a  ;
wire \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_a  ;
wire ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0_a ;
wire acquire_state_ns_0_15__g3_0_a ;
wire ladder_fpga_fifo21_input_11_1_1599_3_a ;
wire ladder_fpga_fifo21_input_11_0_1674_3_a ;
wire ladder_fpga_fifo21_input_11_14_808_a ;
wire ladder_fpga_fifo21_input_11_11_964_a ;
wire ladder_fpga_fifo21_input_11_12_912_a ;
wire N_1091_i_0_g0_a ;
wire ladder_fpga_fifo21_input_11_10_1016_4_a ;
wire ladder_fpga_fifo21_input_11_2_1524_a ;
wire ladder_fpga_fifo21_input_11_7_1193_a ;
wire ladder_fpga_level_shifter_dac_state_illegal_a ;
wire ladder_fpga_fifo21_wr_0_0_g2_0_615_i_s ;
wire ladder_fpga_sc_tck_c_i ;
wire ladder_fpga_clock40MHz_i ;
wire clock80mhz_adc_i ;
wire ladder_fpga_clock1MHz_i ;
wire ladder_fpga_clock4MHz_i ;
wire ladder_fpga_fifo21_wr_enable_0_0_g2_i ;
wire n_bytes_0_0_0__g0_e_i ;
wire \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i  ;
wire acquire_state_48_i_a2_i_x_i ;
wire ladder_fpga_event_controller_state_294_i_a2_i_x_i ;
wire ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i ;
wire ladder_fpga_nbr_rclk_echellelde_i_i ;
wire reset_n_in_RNIGR9 ;
wire shiftreg_clr_i_RNI0NH1 ;
wire dcfifo_component_RNI4RFA ;
wire tst_holdin_echelle_RNO ;
wire level_shifter_dac_sdiz ;
wire \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_i  ;
wire ladder_fpga_fifo21_empty_i ;
wire un1_ladder_fpga_event_controller_state_2_i_s_0_i ;
wire usb_read_n_in_i_i ;
wire ladder_fpga_rclk_echelle_i ;
wire holdin_echelle_c_i ;
wire test_16hybrides_x_i ;
wire level_shifter_dac_ld_cs_n_i_i ;
wire ladder_fpga_adc_select_n_i_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @35:1462
  TRI1 usb_data_1_7_ (
	.I0(usb_tx_data[7]),
	.E(usb_write_n_in_i),
	.OUT0(usb_data[7])
);
// @35:1462
  TRI1 usb_data_1_6_ (
	.I0(usb_tx_data[6]),
	.E(usb_write_n_in_i),
	.OUT0(usb_data[6])
);
// @35:1462
  TRI1 usb_data_1_5_ (
	.I0(usb_tx_data[5]),
	.E(usb_write_n_in_i),
	.OUT0(usb_data[5])
);
// @35:1462
  TRI1 usb_data_1_4_ (
	.I0(usb_tx_data[4]),
	.E(usb_write_n_in_i),
	.OUT0(usb_data[4])
);
// @35:1462
  TRI1 usb_data_1_3_ (
	.I0(usb_tx_data[3]),
	.E(usb_write_n_in_i),
	.OUT0(usb_data[3])
);
// @35:1462
  TRI1 usb_data_1_2_ (
	.I0(usb_tx_data[2]),
	.E(usb_write_n_in_i),
	.OUT0(usb_data[2])
);
// @35:1462
  TRI1 usb_data_1_1_ (
	.I0(usb_tx_data[1]),
	.E(usb_write_n_in_i),
	.OUT0(usb_data[1])
);
// @35:1462
  TRI1 usb_data_1_0_ (
	.I0(usb_tx_data[0]),
	.E(usb_write_n_in_i),
	.OUT0(usb_data[0])
);
// @35:2011
  dffeas ladder_fpga_nbr_hold_0_ (
	.q(ladder_fpga_nbr_hold[0]),
	.d(ladder_fpga_nbr_hold_c0_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_0_.is_wysiwyg="TRUE";
// @35:2011
  dffeas ladder_fpga_nbr_hold_1_ (
	.q(ladder_fpga_nbr_hold[1]),
	.d(ladder_fpga_nbr_hold_c1_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_1_.is_wysiwyg="TRUE";
// @35:2011
  dffeas ladder_fpga_nbr_hold_2_ (
	.q(ladder_fpga_nbr_hold[2]),
	.d(ladder_fpga_nbr_hold_c2_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_2_.is_wysiwyg="TRUE";
// @35:2011
  dffeas ladder_fpga_nbr_hold_3_ (
	.q(ladder_fpga_nbr_hold[3]),
	.d(ladder_fpga_nbr_hold_c3_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_3_.is_wysiwyg="TRUE";
// @35:2011
  dffeas ladder_fpga_nbr_hold_4_ (
	.q(ladder_fpga_nbr_hold[4]),
	.d(ladder_fpga_nbr_hold_c4_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_4_.is_wysiwyg="TRUE";
// @35:2011
  dffeas ladder_fpga_nbr_hold_5_ (
	.q(ladder_fpga_nbr_hold[5]),
	.d(ladder_fpga_nbr_hold_c5_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_5_.is_wysiwyg="TRUE";
// @35:2011
  dffeas ladder_fpga_nbr_hold_6_ (
	.q(ladder_fpga_nbr_hold[6]),
	.d(ladder_fpga_nbr_hold_c6_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_6_.is_wysiwyg="TRUE";
// @35:2011
  dffeas ladder_fpga_nbr_hold_7_ (
	.q(ladder_fpga_nbr_hold[7]),
	.d(ladder_fpga_nbr_hold_c7_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_7_.is_wysiwyg="TRUE";
// @35:2011
  dffeas ladder_fpga_nbr_hold_8_ (
	.q(ladder_fpga_nbr_hold[8]),
	.d(ladder_fpga_nbr_hold_c8_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_8_.is_wysiwyg="TRUE";
// @35:2011
  dffeas ladder_fpga_nbr_hold_9_ (
	.q(ladder_fpga_nbr_hold[9]),
	.d(ladder_fpga_nbr_hold_c9_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_9_.is_wysiwyg="TRUE";
// @35:2011
  dffeas ladder_fpga_nbr_hold_10_ (
	.q(ladder_fpga_nbr_hold[10]),
	.d(ladder_fpga_nbr_hold_c10_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_10_.is_wysiwyg="TRUE";
// @35:2011
  dffeas ladder_fpga_nbr_hold_11_ (
	.q(ladder_fpga_nbr_hold[11]),
	.d(ladder_fpga_nbr_hold_c11_combout),
	.clk(holdin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_hold_11_.is_wysiwyg="TRUE";
// @35:2020
  dffeas ladder_fpga_nbr_test_0_ (
	.q(ladder_fpga_nbr_test[0]),
	.d(ladder_fpga_nbr_test_c0_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_0_.is_wysiwyg="TRUE";
// @35:2020
  dffeas ladder_fpga_nbr_test_1_ (
	.q(ladder_fpga_nbr_test[1]),
	.d(ladder_fpga_nbr_test_c1_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_1_.is_wysiwyg="TRUE";
// @35:2020
  dffeas ladder_fpga_nbr_test_2_ (
	.q(ladder_fpga_nbr_test[2]),
	.d(ladder_fpga_nbr_test_c2_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_2_.is_wysiwyg="TRUE";
// @35:2020
  dffeas ladder_fpga_nbr_test_3_ (
	.q(ladder_fpga_nbr_test[3]),
	.d(ladder_fpga_nbr_test_c3_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_3_.is_wysiwyg="TRUE";
// @35:2020
  dffeas ladder_fpga_nbr_test_4_ (
	.q(ladder_fpga_nbr_test[4]),
	.d(ladder_fpga_nbr_test_c4_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_4_.is_wysiwyg="TRUE";
// @35:2020
  dffeas ladder_fpga_nbr_test_5_ (
	.q(ladder_fpga_nbr_test[5]),
	.d(ladder_fpga_nbr_test_c5_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_5_.is_wysiwyg="TRUE";
// @35:2020
  dffeas ladder_fpga_nbr_test_6_ (
	.q(ladder_fpga_nbr_test[6]),
	.d(ladder_fpga_nbr_test_c6_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_6_.is_wysiwyg="TRUE";
// @35:2020
  dffeas ladder_fpga_nbr_test_7_ (
	.q(ladder_fpga_nbr_test[7]),
	.d(ladder_fpga_nbr_test_c7_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_7_.is_wysiwyg="TRUE";
// @35:2020
  dffeas ladder_fpga_nbr_test_8_ (
	.q(ladder_fpga_nbr_test[8]),
	.d(ladder_fpga_nbr_test_c8_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_8_.is_wysiwyg="TRUE";
// @35:2020
  dffeas ladder_fpga_nbr_test_9_ (
	.q(ladder_fpga_nbr_test[9]),
	.d(ladder_fpga_nbr_test_c9_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_9_.is_wysiwyg="TRUE";
// @35:2020
  dffeas ladder_fpga_nbr_test_10_ (
	.q(ladder_fpga_nbr_test[10]),
	.d(ladder_fpga_nbr_test_c10_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_10_.is_wysiwyg="TRUE";
// @35:2020
  dffeas ladder_fpga_nbr_test_11_ (
	.q(ladder_fpga_nbr_test[11]),
	.d(ladder_fpga_nbr_test_c11_combout),
	.clk(testin_echelle_c),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_test_11_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_delay_0_ (
	.q(\acquire_adcs.n_delay [0]),
	.d(\acquire_adcs.n_delay_c0_combout ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(n_delay_0_sqmuxa),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_delay_0_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_delay_1_ (
	.q(\acquire_adcs.n_delay [1]),
	.d(\acquire_adcs.n_delay_c1_combout ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(n_delay_0_sqmuxa),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_delay_1_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_delay_2_ (
	.q(\acquire_adcs.n_delay [2]),
	.d(\acquire_adcs.n_delay_c2_combout ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(n_delay_0_sqmuxa),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_delay_2_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_delay_3_ (
	.q(\acquire_adcs.n_delay [3]),
	.d(\acquire_adcs.n_delay_c3_combout ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(n_delay_0_sqmuxa),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_delay_3_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_delay_4_ (
	.q(\acquire_adcs.n_delay [4]),
	.d(\acquire_adcs.n_delay_c4_combout ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(n_delay_0_sqmuxa),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_delay_4_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_delay_5_ (
	.q(\acquire_adcs.n_delay [5]),
	.d(\acquire_adcs.n_delay_c5_combout ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(n_delay_0_sqmuxa),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_delay_5_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_delay_6_ (
	.q(\acquire_adcs.n_delay [6]),
	.d(\acquire_adcs.n_delay_c6_combout ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(n_delay_0_sqmuxa),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_delay_6_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_0_ (
	.q(ladder_fpga_nbr_rclk_echelle[0]),
	.d(ladder_fpga_nbr_rclk_echelle_c0_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_0_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_1_ (
	.q(ladder_fpga_nbr_rclk_echelle[1]),
	.d(ladder_fpga_nbr_rclk_echelle_c1_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1_i ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_1_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_2_ (
	.q(ladder_fpga_nbr_rclk_echelle[2]),
	.d(ladder_fpga_nbr_rclk_echelle_c2_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2_i ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_2_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_3_ (
	.q(ladder_fpga_nbr_rclk_echelle[3]),
	.d(ladder_fpga_nbr_rclk_echelle_c3_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3_i ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_3_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_4_ (
	.q(ladder_fpga_nbr_rclk_echelle[4]),
	.d(ladder_fpga_nbr_rclk_echelle_c4_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4_i ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_4_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_5_ (
	.q(ladder_fpga_nbr_rclk_echelle[5]),
	.d(ladder_fpga_nbr_rclk_echelle_c5_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0 [5]),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_5_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_6_ (
	.q(ladder_fpga_nbr_rclk_echelle[6]),
	.d(ladder_fpga_nbr_rclk_echelle_c6_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6_i ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_6_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_7_ (
	.q(ladder_fpga_nbr_rclk_echelle[7]),
	.d(ladder_fpga_nbr_rclk_echelle_c7_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7_i ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_7_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_8_ (
	.q(ladder_fpga_nbr_rclk_echelle[8]),
	.d(ladder_fpga_nbr_rclk_echelle_c8_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8_i ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_8_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_9_ (
	.q(ladder_fpga_nbr_rclk_echelle[9]),
	.d(ladder_fpga_nbr_rclk_echelle_c9_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9_i ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_9_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_10_ (
	.q(ladder_fpga_nbr_rclk_echelle[10]),
	.d(ladder_fpga_nbr_rclk_echelle_c10_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10_i ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_10_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_11_ (
	.q(ladder_fpga_nbr_rclk_echelle[11]),
	.d(ladder_fpga_nbr_rclk_echelle_c11_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11_i ),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_11_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_12_ (
	.q(ladder_fpga_nbr_rclk_echelle[12]),
	.d(ladder_fpga_nbr_rclk_echelle_c12_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0 [12]),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_12_.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_nbr_rclk_echelle_13_ (
	.q(ladder_fpga_nbr_rclk_echelle[13]),
	.d(ladder_fpga_nbr_rclk_echelle_c13_combout),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_nbr_rclk_echellelde_i_i),
	.asdata(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0 [13]),
	.aload(GND),
	.sclr(GND),
	.sload(un1_ladder_fpga_event_controller_state_2_i_s_0_i)
);
defparam ladder_fpga_nbr_rclk_echelle_13_.is_wysiwyg="TRUE";
// @35:1204
  dffeas n_adc_3_ (
	.q(n_adc[3]),
	.d(n_adc_e3_0_g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(n_adc_e1_0_g0_e),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam n_adc_3_.is_wysiwyg="TRUE";
// @35:1204
  dffeas n_adc_2_ (
	.q(n_adc[2]),
	.d(n_adc_e2_0_g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(n_adc_e1_0_g0_e),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam n_adc_2_.is_wysiwyg="TRUE";
// @35:1204
  dffeas n_adc_1_ (
	.q(n_adc[1]),
	.d(n_adc_e1_0_g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(n_adc_e1_0_g0_e),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam n_adc_1_.is_wysiwyg="TRUE";
// @35:1204
  dffeas n_adc_0_ (
	.q(n_adc[0]),
	.d(n_adc_e0_0_g0_i_x4),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(n_adc_e1_0_g0_e),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam n_adc_0_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_preamble_3_ (
	.q(\acquire_adcs.n_preamble [3]),
	.d(\acquire_adcs.n_preamble_n3_0_g0_i ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_preamble_3_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_preamble_2_ (
	.q(\acquire_adcs.n_preamble [2]),
	.d(\acquire_adcs.n_preamble_n2_0_g0_i ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_preamble_2_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_preamble_1_ (
	.q(\acquire_adcs.n_preamble [1]),
	.d(\acquire_adcs.n_preamble_n1_0_g0_i ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_preamble_1_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_preamble_0_ (
	.q(\acquire_adcs.n_preamble [0]),
	.d(\acquire_adcs.n_preamble_n0_0_g0_i ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_preamble_0_.is_wysiwyg="TRUE";
// @35:1536
  dffeas ladder_fpga_adc_bit_count_cs_integer_i_3_ (
	.q(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.d(ladder_fpga_adc_bit_count_cs_integer_n3_0_0_0_g2),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(N_90_i_i_o3),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_3_.is_wysiwyg="TRUE";
// @35:1536
  dffeas ladder_fpga_adc_bit_count_cs_integer_i_2_ (
	.q(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.d(ladder_fpga_adc_bit_count_cs_integer_n2_0_0_0_g0_0),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_2_.is_wysiwyg="TRUE";
// @35:1536
  dffeas ladder_fpga_adc_bit_count_cs_integer_i_1_ (
	.q(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.d(ladder_fpga_adc_bit_count_cs_integer_n1_0_0_0_g0_0),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_1_.is_wysiwyg="TRUE";
// @35:1536
  dffeas ladder_fpga_adc_bit_count_cs_integer_i_0_ (
	.q(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.d(ladder_fpga_adc_bit_count_cs_integer_n0_i_0_0_g0),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_0_.is_wysiwyg="TRUE";
// @35:2213
  dffeas level_shifter_dac_load_indice_i_0_3_ (
	.q(level_shifter_dac_load_indice_i_0[3]),
	.d(level_shifter_dac_load_indice_n3_i_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_load_indice_i_0_3_.is_wysiwyg="TRUE";
// @35:2213
  dffeas level_shifter_dac_load_indice_i_0_2_ (
	.q(level_shifter_dac_load_indice_i_0[2]),
	.d(level_shifter_dac_load_indice_n2_i_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_load_indice_i_0_2_.is_wysiwyg="TRUE";
// @35:2213
  dffeas level_shifter_dac_load_indice_i_0_1_ (
	.q(level_shifter_dac_load_indice_i_0[1]),
	.d(level_shifter_dac_load_indice_n1_i_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_load_indice_i_0_1_.is_wysiwyg="TRUE";
// @35:2213
  dffeas level_shifter_dac_load_indice_i_0_0_ (
	.q(level_shifter_dac_load_indice_i_0[0]),
	.d(level_shifter_dac_load_indice_n0_i_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_load_indice_i_0_0_.is_wysiwyg="TRUE";
// @35:2178
  dffeas tokenin_pulse_duration_3_ (
	.q(tokenin_pulse_duration[3]),
	.d(N_2873_i_0_g0),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam tokenin_pulse_duration_3_.is_wysiwyg="TRUE";
// @35:2178
  dffeas tokenin_pulse_duration_2_ (
	.q(tokenin_pulse_duration[2]),
	.d(N_2872_i_0_g0),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam tokenin_pulse_duration_2_.is_wysiwyg="TRUE";
// @35:2178
  dffeas tokenin_pulse_duration_1_ (
	.q(tokenin_pulse_duration[1]),
	.d(N_2871_i_0_g0),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam tokenin_pulse_duration_1_.is_wysiwyg="TRUE";
// @35:2178
  dffeas tokenin_pulse_duration_0_ (
	.q(tokenin_pulse_duration[0]),
	.d(N_2870_i_0_g0),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam tokenin_pulse_duration_0_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_fifo_3_ (
	.q(\acquire_adcs.n_fifo [3]),
	.d(\acquire_adcs.n_fifo_n3_0_g0_i ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_fifo_3_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_fifo_2_ (
	.q(\acquire_adcs.n_fifo [2]),
	.d(\acquire_adcs.n_fifo_n2_0_g0_i ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_fifo_2_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_fifo_1_ (
	.q(\acquire_adcs.n_fifo [1]),
	.d(\acquire_adcs.n_fifo_n1_0_g0_i ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_fifo_1_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_adcs_n_fifo_0_ (
	.q(\acquire_adcs.n_fifo [0]),
	.d(\acquire_adcs.n_fifo_n0_0_g0_i ),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_adcs_n_fifo_0_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_status_count_integer_2_ (
	.q(ladder_fpga_mux_status_count_integer[2]),
	.d(ladder_fpga_mux_status_count_integer_n2_0_g0),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_status_count_integer_2_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_status_count_integer_1_ (
	.q(ladder_fpga_mux_status_count_integer[1]),
	.d(ladder_fpga_mux_status_count_integer_n1),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_status_count_integer_1_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_status_count_integer_0_ (
	.q(ladder_fpga_mux_status_count_integer[0]),
	.d(ladder_fpga_mux_status_count_integer_RNO[0]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_status_count_integer_0_.is_wysiwyg="TRUE";
// @35:2261
  dffeas ladder_fpga_level_shifter_dac_state_0_ (
	.q(ladder_fpga_level_shifter_dac_state_ip[0]),
	.d(N_1394_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_0_.is_wysiwyg="TRUE";
// @35:2252
  dffeas ladder_fpga_level_shifter_dac_state_1_ (
	.q(ladder_fpga_level_shifter_dac_state_ip[1]),
	.d(ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_1_.is_wysiwyg="TRUE";
// @35:2242
  dffeas ladder_fpga_level_shifter_dac_state_2_ (
	.q(ladder_fpga_level_shifter_dac_state_ip[2]),
	.d(N_1391_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_2_.is_wysiwyg="TRUE";
// @35:2237
  dffeas ladder_fpga_level_shifter_dac_state_3_ (
	.q(ladder_fpga_level_shifter_dac_state_ip[3]),
	.d(ladder_fpga_level_shifter_dac_state_ip[4]),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_3_.is_wysiwyg="TRUE";
// @35:2233
  dffeas ladder_fpga_level_shifter_dac_state_4_ (
	.q(ladder_fpga_level_shifter_dac_state_ip[4]),
	.d(ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_4_.is_wysiwyg="TRUE";
// @35:2223
  dffeas ladder_fpga_level_shifter_dac_state_5_ (
	.q(ladder_fpga_level_shifter_dac_state_ip[5]),
	.d(N_1386_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_5_.is_wysiwyg="TRUE";
// @35:2220
  dffeas ladder_fpga_level_shifter_dac_state_i_0_6_ (
	.q(ladder_fpga_level_shifter_dac_state_i_0[6]),
	.d(N_1384_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_i_0_6_.is_wysiwyg="TRUE";
// @35:2213
  dffeas ladder_fpga_level_shifter_dac_state_illegalpipe2_Z (
	.q(ladder_fpga_level_shifter_dac_state_illegalpipe2),
	.d(ladder_fpga_level_shifter_dac_state_illegalpipe1),
	.clk(ladder_fpga_clock4MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_illegalpipe2_Z.is_wysiwyg="TRUE";
// @35:2213
  dffeas ladder_fpga_level_shifter_dac_state_illegalpipe1_Z (
	.q(ladder_fpga_level_shifter_dac_state_illegalpipe1),
	.d(N_1327_ip),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_level_shifter_dac_state_illegalpipe1_Z.is_wysiwyg="TRUE";
// @35:1625
  dffeas ladder_fpga_event_controller_state_0_ (
	.q(ladder_fpga_event_controller_state_ip[0]),
	.d(ladder_fpga_event_controller_state_ns_0_0_0_5__g0_0),
	.clk(clock80mhz_adc_i),
	.clrn(ladder_fpga_event_controller_state_294_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_0_.is_wysiwyg="TRUE";
// @35:1619
  dffeas ladder_fpga_event_controller_state_1_ (
	.q(ladder_fpga_event_controller_state_ip[1]),
	.d(N_129_i_0_g0),
	.clk(clock80mhz_adc_i),
	.clrn(ladder_fpga_event_controller_state_294_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_1_.is_wysiwyg="TRUE";
// @35:1548
  dffeas ladder_fpga_event_controller_state_2_ (
	.q(ladder_fpga_event_controller_state_ip[2]),
	.d(N_2820_i_0_g0),
	.clk(clock80mhz_adc_i),
	.clrn(ladder_fpga_event_controller_state_294_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_2_.is_wysiwyg="TRUE";
// @35:1560
  dffeas ladder_fpga_event_controller_state_3_ (
	.q(ladder_fpga_event_controller_state_ip[3]),
	.d(N_2211_i_0_g0),
	.clk(clock80mhz_adc_i),
	.clrn(ladder_fpga_event_controller_state_294_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_3_.is_wysiwyg="TRUE";
// @35:1278
  dffeas ladder_fpga_event_controller_state_4_ (
	.q(ladder_fpga_event_controller_state_ip[4]),
	.d(N_2209_i_0_g0),
	.clk(clock80mhz_adc_i),
	.clrn(ladder_fpga_event_controller_state_294_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_4_.is_wysiwyg="TRUE";
// @35:1270
  dffeas ladder_fpga_event_controller_state_i_0_5_ (
	.q(ladder_fpga_event_controller_state_i_0[5]),
	.d(ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0),
	.clk(clock80mhz_adc_i),
	.clrn(ladder_fpga_event_controller_state_294_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_i_0_5_.is_wysiwyg="TRUE";
// @35:1579
  dffeas ladder_fpga_event_controller_state_illegalpipe2_Z (
	.q(ladder_fpga_event_controller_state_illegalpipe2),
	.d(ladder_fpga_event_controller_state_illegalpipe1),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_illegalpipe2_Z.is_wysiwyg="TRUE";
// @35:1579
  dffeas ladder_fpga_event_controller_state_illegalpipe1_Z (
	.q(ladder_fpga_event_controller_state_illegalpipe1),
	.d(N_1238_ip),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_event_controller_state_illegalpipe1_Z.is_wysiwyg="TRUE";
// @35:1358
  dffeas acquire_state_0_ (
	.q(acquire_state_ip[0]),
	.d(acquire_state_ns_0_15__g0),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_0_.is_wysiwyg="TRUE";
// @35:1383
  dffeas acquire_state_1_ (
	.q(acquire_state_ip[1]),
	.d(acquire_state_ns_0_14__g0_0),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_1_.is_wysiwyg="TRUE";
// @35:1365
  dffeas acquire_state_2_ (
	.q(acquire_state_ip[2]),
	.d(N_1110_i_0_g0_i),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_2_.is_wysiwyg="TRUE";
// @35:1345
  dffeas acquire_state_3_ (
	.q(acquire_state_ip[3]),
	.d(acquire_state_ip[4]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_3_.is_wysiwyg="TRUE";
// @35:1341
  dffeas acquire_state_4_ (
	.q(acquire_state_ip[4]),
	.d(acquire_state_ip[5]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_4_.is_wysiwyg="TRUE";
// @35:1338
  dffeas acquire_state_5_ (
	.q(acquire_state_ip[5]),
	.d(acquire_state_ip[6]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_5_.is_wysiwyg="TRUE";
// @35:1333
  dffeas acquire_state_6_ (
	.q(acquire_state_ip[6]),
	.d(N_1104_i_0_g0_i),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_6_.is_wysiwyg="TRUE";
// @35:1297
  dffeas acquire_state_7_ (
	.q(acquire_state_ip[7]),
	.d(acquire_state_ns_0_8__g0_0),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_7_.is_wysiwyg="TRUE";
// @35:1285
  dffeas acquire_state_8_ (
	.q(acquire_state_ip[8]),
	.d(N_1101_i_0_g0_i),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_8_.is_wysiwyg="TRUE";
// @35:1276
  dffeas acquire_state_9_ (
	.q(acquire_state_ip[9]),
	.d(N_1099_i_0_g0_i),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_9_.is_wysiwyg="TRUE";
// @35:1267
  dffeas acquire_state_10_ (
	.q(acquire_state_ip[10]),
	.d(acquire_state_ns_0_0_5__g0),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_10_.is_wysiwyg="TRUE";
// @35:1259
  dffeas acquire_state_11_ (
	.q(acquire_state_ip[11]),
	.d(acquire_state_ns_a3_0_a3_0_4__g0),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_11_.is_wysiwyg="TRUE";
// @35:1251
  dffeas acquire_state_12_ (
	.q(acquire_state_ip[12]),
	.d(acquire_state_ns_0_0_3__g0_0),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_12_.is_wysiwyg="TRUE";
// @35:1243
  dffeas acquire_state_13_ (
	.q(acquire_state_ip[13]),
	.d(acquire_state_ns_a3_0_a3_0_2__g0),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_13_.is_wysiwyg="TRUE";
// @35:1234
  dffeas acquire_state_14_ (
	.q(acquire_state_ip[14]),
	.d(N_1093_i_0_g0),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_14_.is_wysiwyg="TRUE";
// @35:1225
  dffeas acquire_state_i_0_15_ (
	.q(acquire_state_i_0[15]),
	.d(N_1091_i_0_g0),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(acquire_state_48_i_a2_i_x_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_i_0_15_.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_state_illegalpipe2_Z (
	.q(acquire_state_illegalpipe2),
	.d(acquire_state_illegalpipe1),
	.clk(ladder_fpga_clock40MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_illegalpipe2_Z.is_wysiwyg="TRUE";
// @35:1204
  dffeas acquire_state_illegalpipe1_Z (
	.q(acquire_state_illegalpipe1),
	.d(N_933_ip),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam acquire_state_illegalpipe1_Z.is_wysiwyg="TRUE";
// @35:2203
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [11]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_9_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_.is_wysiwyg="TRUE";
// @35:2203
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_10_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i [10]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_8_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_10_.is_wysiwyg="TRUE";
// @35:2203
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_9_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [9]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_7_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_9_.is_wysiwyg="TRUE";
// @35:2203
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_8_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i [8]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_6_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_8_.is_wysiwyg="TRUE";
// @35:2203
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_7_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [7]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_5_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_7_.is_wysiwyg="TRUE";
// @35:2203
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_6_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i [6]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_4_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_6_.is_wysiwyg="TRUE";
// @35:2203
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_5_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [5]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_3_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_5_.is_wysiwyg="TRUE";
// @35:2203
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_4_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i [4]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_2_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_4_.is_wysiwyg="TRUE";
// @35:2203
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_3_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [3]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_1_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_3_.is_wysiwyg="TRUE";
// @35:2203
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_2_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i [2]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_2_.is_wysiwyg="TRUE";
// @35:2204
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_11_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i [11]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_19_b_c_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_11_.is_wysiwyg="TRUE";
// @35:2204
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_10_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [10]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_18_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_10_.is_wysiwyg="TRUE";
// @35:2204
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_9_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i [9]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_17_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_9_.is_wysiwyg="TRUE";
// @35:2204
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_8_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [8]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_16_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_8_.is_wysiwyg="TRUE";
// @35:2204
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_7_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i [7]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_15_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_7_.is_wysiwyg="TRUE";
// @35:2204
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_6_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [6]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_14_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_6_.is_wysiwyg="TRUE";
// @35:2204
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_5_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i [5]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_13_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_5_.is_wysiwyg="TRUE";
// @35:2204
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_4_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [4]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_12_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_4_.is_wysiwyg="TRUE";
// @35:2204
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_3_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i [3]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_11_d_e_data_out_4),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_3_.is_wysiwyg="TRUE";
// @35:2204
  dffeas proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_2_ (
	.q(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [2]),
	.d(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_10_d_e_data_out),
	.clk(level_shifter_dac_load),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_2_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_21_ (
	.q(ladder_fpga_mux_dataout[21]),
	.d(dcfifo_component_RNI4RFA),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_dataout_21_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_20_ (
	.q(ladder_fpga_mux_dataout[20]),
	.d(ladder_fpga_mux_statusout[20]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[20]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_20_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_19_ (
	.q(ladder_fpga_mux_dataout[19]),
	.d(ladder_fpga_mux_statusout[19]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[19]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_19_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_18_ (
	.q(ladder_fpga_mux_dataout[18]),
	.d(ladder_fpga_mux_statusout[18]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[18]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_18_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_17_ (
	.q(ladder_fpga_mux_dataout[17]),
	.d(ladder_fpga_mux_statusout[17]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[17]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_17_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_16_ (
	.q(ladder_fpga_mux_dataout[16]),
	.d(ladder_fpga_mux_statusout[16]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[16]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_16_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_15_ (
	.q(ladder_fpga_mux_dataout[15]),
	.d(ladder_fpga_mux_statusout[15]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[15]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_15_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_14_ (
	.q(ladder_fpga_mux_dataout[14]),
	.d(ladder_fpga_mux_statusout[14]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[14]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_14_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_13_ (
	.q(ladder_fpga_mux_dataout[13]),
	.d(ladder_fpga_mux_statusout[13]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[13]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_13_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_12_ (
	.q(ladder_fpga_mux_dataout[12]),
	.d(ladder_fpga_mux_statusout[12]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[12]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_12_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_11_ (
	.q(ladder_fpga_mux_dataout[11]),
	.d(ladder_fpga_mux_statusout[11]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[11]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_11_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_10_ (
	.q(ladder_fpga_mux_dataout[10]),
	.d(ladder_fpga_mux_statusout[10]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[10]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_10_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_9_ (
	.q(ladder_fpga_mux_dataout[9]),
	.d(ladder_fpga_mux_statusout[9]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[9]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_9_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_8_ (
	.q(ladder_fpga_mux_dataout[8]),
	.d(ladder_fpga_mux_statusout[8]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[8]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_8_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_7_ (
	.q(ladder_fpga_mux_dataout[7]),
	.d(ladder_fpga_mux_statusout[7]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[7]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_7_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_6_ (
	.q(ladder_fpga_mux_dataout[6]),
	.d(ladder_fpga_mux_statusout[6]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[6]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_6_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_5_ (
	.q(ladder_fpga_mux_dataout[5]),
	.d(ladder_fpga_mux_statusout[5]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[5]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_5_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_4_ (
	.q(ladder_fpga_mux_dataout[4]),
	.d(ladder_fpga_mux_statusout[4]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[4]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_4_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_3_ (
	.q(ladder_fpga_mux_dataout[3]),
	.d(ladder_fpga_mux_statusout[3]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[3]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_3_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_2_ (
	.q(ladder_fpga_mux_dataout[2]),
	.d(ladder_fpga_mux_statusout[2]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[2]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_2_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_1_ (
	.q(ladder_fpga_mux_dataout[1]),
	.d(ladder_fpga_mux_statusout[1]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[1]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_1_.is_wysiwyg="TRUE";
// @35:1997
  dffeas ladder_fpga_mux_dataout_0_ (
	.q(ladder_fpga_mux_dataout[0]),
	.d(ladder_fpga_mux_statusout[0]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_packer_dataout[0]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_fifo21_empty_i)
);
defparam ladder_fpga_mux_dataout_0_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_20_ (
	.q(ladder_fpga_mux_statusout[20]),
	.d(ladder_fpga_mux_status_count_integer[2]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_statusout_20_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_19_ (
	.q(ladder_fpga_mux_statusout[19]),
	.d(ladder_fpga_mux_status_count_integer[1]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_statusout_19_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_18_ (
	.q(ladder_fpga_mux_statusout[18]),
	.d(ladder_fpga_mux_status_count_integer[0]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_statusout_18_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_17_ (
	.q(ladder_fpga_mux_statusout[17]),
	.d(ladder_fpga_mux_statusin_3_6[17]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[17]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_17_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_16_ (
	.q(ladder_fpga_mux_statusout[16]),
	.d(ladder_fpga_mux_statusin_3_6_i_m2[16]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3_i_m2[16]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_16_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_15_ (
	.q(ladder_fpga_mux_statusout[15]),
	.d(ladder_fpga_busy),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_mux_statusout_15_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_14_ (
	.q(ladder_fpga_mux_statusout[14]),
	.d(ladder_fpga_mux_statusin_3_6[14]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[14]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_14_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_13_ (
	.q(ladder_fpga_mux_statusout[13]),
	.d(ladder_fpga_mux_statusin_3_6[13]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[13]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_13_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_12_ (
	.q(ladder_fpga_mux_statusout[12]),
	.d(ladder_fpga_mux_statusin_3_6[12]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[12]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_12_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_11_ (
	.q(ladder_fpga_mux_statusout[11]),
	.d(ladder_fpga_mux_statusin_3_6[11]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[11]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_11_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_10_ (
	.q(ladder_fpga_mux_statusout[10]),
	.d(ladder_fpga_mux_statusin_3_6[10]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[10]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_10_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_9_ (
	.q(ladder_fpga_mux_statusout[9]),
	.d(ladder_fpga_mux_statusin_3_6[9]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[9]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_9_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_8_ (
	.q(ladder_fpga_mux_statusout[8]),
	.d(ladder_fpga_mux_statusin_3_6[8]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[8]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_8_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_7_ (
	.q(ladder_fpga_mux_statusout[7]),
	.d(ladder_fpga_mux_statusin_3_6[7]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[7]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_7_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_6_ (
	.q(ladder_fpga_mux_statusout[6]),
	.d(ladder_fpga_mux_statusin_3_6[6]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[6]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_6_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_5_ (
	.q(ladder_fpga_mux_statusout[5]),
	.d(ladder_fpga_mux_statusin_3_6[5]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[5]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_5_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_4_ (
	.q(ladder_fpga_mux_statusout[4]),
	.d(ladder_fpga_mux_statusin_3_6[4]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[4]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_4_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_3_ (
	.q(ladder_fpga_mux_statusout[3]),
	.d(ladder_fpga_mux_statusin_3_6[3]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[3]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_3_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_2_ (
	.q(ladder_fpga_mux_statusout[2]),
	.d(ladder_fpga_mux_statusin_3_6[2]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[2]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_2_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_1_ (
	.q(ladder_fpga_mux_statusout[1]),
	.d(ladder_fpga_mux_statusin_3_6[1]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[1]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_1_.is_wysiwyg="TRUE";
// @35:1971
  dffeas ladder_fpga_mux_statusout_0_ (
	.q(ladder_fpga_mux_statusout[0]),
	.d(ladder_fpga_mux_statusin_3_6[0]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(ladder_fpga_mux_statusin_3_3[0]),
	.aload(GND),
	.sclr(GND),
	.sload(ladder_fpga_mux_status_count_integer_RNO[0])
);
defparam ladder_fpga_mux_statusout_0_.is_wysiwyg="TRUE";
// @35:1204
  dffeas n_convert_1_ (
	.q(n_convert[1]),
	.d(N_2868_i_0_g0),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam n_convert_1_.is_wysiwyg="TRUE";
// @35:1204
  dffeas n_convert_0_ (
	.q(n_convert[0]),
	.d(N_2867_i_0_g0),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam n_convert_0_.is_wysiwyg="TRUE";
// @35:1204
  dffeas ladder_fpga_fifo8_to_usb_input_7_ (
	.q(ladder_fpga_fifo8_to_usb_input[7]),
	.d(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14 [7]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(un1_acquire_state_17_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo8_to_usb_input_7_.is_wysiwyg="TRUE";
// @35:1204
  dffeas ladder_fpga_fifo8_to_usb_input_6_ (
	.q(ladder_fpga_fifo8_to_usb_input[6]),
	.d(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14 [6]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(un1_acquire_state_17_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo8_to_usb_input_6_.is_wysiwyg="TRUE";
// @35:1204
  dffeas ladder_fpga_fifo8_to_usb_input_5_ (
	.q(ladder_fpga_fifo8_to_usb_input[5]),
	.d(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14 [5]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(un1_acquire_state_17_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo8_to_usb_input_5_.is_wysiwyg="TRUE";
// @35:1204
  dffeas ladder_fpga_fifo8_to_usb_input_4_ (
	.q(ladder_fpga_fifo8_to_usb_input[4]),
	.d(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5 [4]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(un1_acquire_state_17_0),
	.asdata(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7 [4]),
	.aload(GND),
	.sclr(GND),
	.sload(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_i )
);
defparam ladder_fpga_fifo8_to_usb_input_4_.is_wysiwyg="TRUE";
// @35:1204
  dffeas ladder_fpga_fifo8_to_usb_input_3_ (
	.q(ladder_fpga_fifo8_to_usb_input[3]),
	.d(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5 [3]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(un1_acquire_state_17_0),
	.asdata(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7 [3]),
	.aload(GND),
	.sclr(GND),
	.sload(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_i )
);
defparam ladder_fpga_fifo8_to_usb_input_3_.is_wysiwyg="TRUE";
// @35:1204
  dffeas ladder_fpga_fifo8_to_usb_input_2_ (
	.q(ladder_fpga_fifo8_to_usb_input[2]),
	.d(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5 [2]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(un1_acquire_state_17_0),
	.asdata(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7 [2]),
	.aload(GND),
	.sclr(GND),
	.sload(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_i )
);
defparam ladder_fpga_fifo8_to_usb_input_2_.is_wysiwyg="TRUE";
// @35:1204
  dffeas ladder_fpga_fifo8_to_usb_input_1_ (
	.q(ladder_fpga_fifo8_to_usb_input[1]),
	.d(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5 [1]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(un1_acquire_state_17_0),
	.asdata(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7 [1]),
	.aload(GND),
	.sclr(GND),
	.sload(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_i )
);
defparam ladder_fpga_fifo8_to_usb_input_1_.is_wysiwyg="TRUE";
// @35:1204
  dffeas ladder_fpga_fifo8_to_usb_input_0_ (
	.q(ladder_fpga_fifo8_to_usb_input[0]),
	.d(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5 [0]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(un1_acquire_state_17_0),
	.asdata(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7 [0]),
	.aload(GND),
	.sclr(GND),
	.sload(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_i )
);
defparam ladder_fpga_fifo8_to_usb_input_0_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_20_ (
	.q(ladder_fpga_fifo21_input[20]),
	.d(un1_shiftreg_clr6_0_0_0_1818),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_20_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_19_ (
	.q(ladder_fpga_fifo21_input[19]),
	.d(ladder_fpga_fifo21_input_11_1749),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_19_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_18_ (
	.q(ladder_fpga_fifo21_input[18]),
	.d(ladder_fpga_fifo21_input_11_0_1674),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_18_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_17_ (
	.q(ladder_fpga_fifo21_input[17]),
	.d(ladder_fpga_fifo21_input_11_1_1599),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_17_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_16_ (
	.q(ladder_fpga_fifo21_input[16]),
	.d(ladder_fpga_fifo21_input_11_2_1524),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_16_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_15_ (
	.q(ladder_fpga_fifo21_input[15]),
	.d(ladder_fpga_fifo21_input_11_3_1456),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_15_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_14_ (
	.q(ladder_fpga_fifo21_input[14]),
	.d(ladder_fpga_fifo21_input_11_4_1388),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_14_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_13_ (
	.q(ladder_fpga_fifo21_input[13]),
	.d(ladder_fpga_fifo21_input_11_5_1320),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_13_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_12_ (
	.q(ladder_fpga_fifo21_input[12]),
	.d(ladder_fpga_fifo21_input_11_6_1252),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_12_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_11_ (
	.q(ladder_fpga_fifo21_input[11]),
	.d(ladder_fpga_fifo21_input_11_7_1193),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_11_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_10_ (
	.q(ladder_fpga_fifo21_input[10]),
	.d(ladder_fpga_fifo21_input_11_8_1134),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_10_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_9_ (
	.q(ladder_fpga_fifo21_input[9]),
	.d(ladder_fpga_fifo21_input_11_9_1075),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_9_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_8_ (
	.q(ladder_fpga_fifo21_input[8]),
	.d(ladder_fpga_fifo21_input_11_10_1016),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_8_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_7_ (
	.q(ladder_fpga_fifo21_input[7]),
	.d(ladder_fpga_fifo21_input_11_11_964),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_7_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_6_ (
	.q(ladder_fpga_fifo21_input[6]),
	.d(ladder_fpga_fifo21_input_11_12_912),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_6_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_5_ (
	.q(ladder_fpga_fifo21_input[5]),
	.d(ladder_fpga_fifo21_input_11_13_860),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_5_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_4_ (
	.q(ladder_fpga_fifo21_input[4]),
	.d(ladder_fpga_fifo21_input_11_14_808),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_4_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_3_ (
	.q(ladder_fpga_fifo21_input[3]),
	.d(ladder_fpga_fifo21_input_11_15_764),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_3_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_2_ (
	.q(ladder_fpga_fifo21_input[2]),
	.d(ladder_fpga_fifo21_input_11_16_721),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_2_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_1_ (
	.q(ladder_fpga_fifo21_input[1]),
	.d(ladder_fpga_fifo21_input_11_17_678),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_1_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_input_0_ (
	.q(ladder_fpga_fifo21_input[0]),
	.d(ladder_fpga_fifo21_input_11_18_635),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_input_0_.is_wysiwyg="TRUE";
// @35:1204
  dffeas n_bytes_1_ (
	.q(n_bytes[1]),
	.d(n_bytes_0_0_1__g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(n_bytes_0_0_0__g0_e_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam n_bytes_1_.is_wysiwyg="TRUE";
// @35:1204
  dffeas n_bytes_0_ (
	.q(n_bytes[0]),
	.d(n_bytes_0_0_0__g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(n_bytes_0_0_0__g0_e_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam n_bytes_0_.is_wysiwyg="TRUE";
// @35:1204
  dffeas data_to_send_7_ (
	.q(data_to_send[7]),
	.d(data_to_send_1_0_7__g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(acquire_state_ip[6]),
	.asdata(data_to_send_1_0_7__g2),
	.aload(GND),
	.sclr(GND),
	.sload(n_adc_i[3])
);
defparam data_to_send_7_.is_wysiwyg="TRUE";
// @35:1204
  dffeas data_to_send_6_ (
	.q(data_to_send[6]),
	.d(data_to_send_1_0_6__g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(acquire_state_ip[6]),
	.asdata(data_to_send_1_0_6__g2),
	.aload(GND),
	.sclr(GND),
	.sload(n_adc_i[3])
);
defparam data_to_send_6_.is_wysiwyg="TRUE";
// @35:1204
  dffeas data_to_send_5_ (
	.q(data_to_send[5]),
	.d(data_to_send_1_0_5__g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(acquire_state_ip[6]),
	.asdata(data_to_send_1_0_5__g2),
	.aload(GND),
	.sclr(GND),
	.sload(n_adc_i[3])
);
defparam data_to_send_5_.is_wysiwyg="TRUE";
// @35:1204
  dffeas data_to_send_4_ (
	.q(data_to_send[4]),
	.d(data_to_send_1_0_4__g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(acquire_state_ip[6]),
	.asdata(data_to_send_1_0_4__g2),
	.aload(GND),
	.sclr(GND),
	.sload(n_adc_i[3])
);
defparam data_to_send_4_.is_wysiwyg="TRUE";
// @35:1204
  dffeas data_to_send_3_ (
	.q(data_to_send[3]),
	.d(data_to_send_1_0_3__g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(acquire_state_ip[6]),
	.asdata(data_to_send_1_0_3__g2),
	.aload(GND),
	.sclr(GND),
	.sload(n_adc_i[3])
);
defparam data_to_send_3_.is_wysiwyg="TRUE";
// @35:1204
  dffeas data_to_send_2_ (
	.q(data_to_send[2]),
	.d(data_to_send_1_0_2__g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(acquire_state_ip[6]),
	.asdata(data_to_send_1_0_2__g2),
	.aload(GND),
	.sclr(GND),
	.sload(n_adc_i[3])
);
defparam data_to_send_2_.is_wysiwyg="TRUE";
// @35:1204
  dffeas data_to_send_1_ (
	.q(data_to_send[1]),
	.d(data_to_send_1_0_1__g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(acquire_state_ip[6]),
	.asdata(data_to_send_1_0_1__g2),
	.aload(GND),
	.sclr(GND),
	.sload(n_adc_i[3])
);
defparam data_to_send_1_.is_wysiwyg="TRUE";
// @35:1204
  dffeas data_to_send_0_ (
	.q(data_to_send[0]),
	.d(data_to_send_1_0_0__g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(acquire_state_ip[6]),
	.asdata(data_to_send_1_0_0__g2),
	.aload(GND),
	.sclr(GND),
	.sload(n_adc_i[3])
);
defparam data_to_send_0_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_15_ (
	.q(ladder_fpga_data_packer_temp[15]),
	.d(ladder_fpga_data_packer_temp_1_0_15__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_15_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_14_ (
	.q(ladder_fpga_data_packer_temp[14]),
	.d(ladder_fpga_data_packer_temp_1_0_14__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_14_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_13_ (
	.q(ladder_fpga_data_packer_temp[13]),
	.d(ladder_fpga_data_packer_temp_1_0_13__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_13_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_12_ (
	.q(ladder_fpga_data_packer_temp[12]),
	.d(ladder_fpga_data_packer_temp_1_0_12__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_12_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_11_ (
	.q(ladder_fpga_data_packer_temp[11]),
	.d(ladder_fpga_data_packer_temp_1_0_11__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_11_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_10_ (
	.q(ladder_fpga_data_packer_temp[10]),
	.d(ladder_fpga_data_packer_temp_1_0_10__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_10_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_9_ (
	.q(ladder_fpga_data_packer_temp[9]),
	.d(ladder_fpga_data_packer_temp_1_0_9__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_9_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_8_ (
	.q(ladder_fpga_data_packer_temp[8]),
	.d(ladder_fpga_data_packer_temp_1_0_8__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_8_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_7_ (
	.q(ladder_fpga_data_packer_temp[7]),
	.d(ladder_fpga_data_packer_temp_1_0_7__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_7_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_6_ (
	.q(ladder_fpga_data_packer_temp[6]),
	.d(ladder_fpga_data_packer_temp_1_0_6__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_6_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_5_ (
	.q(ladder_fpga_data_packer_temp[5]),
	.d(ladder_fpga_data_packer_temp_1_0_5__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_5_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_4_ (
	.q(ladder_fpga_data_packer_temp[4]),
	.d(ladder_fpga_data_packer_temp_1_0_4__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_4_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_3_ (
	.q(ladder_fpga_data_packer_temp[3]),
	.d(ladder_fpga_data_packer_temp_1_0_3__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_3_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_2_ (
	.q(ladder_fpga_data_packer_temp[2]),
	.d(ladder_fpga_data_packer_temp_1_0_2__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_2_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_1_ (
	.q(ladder_fpga_data_packer_temp[1]),
	.d(ladder_fpga_data_packer_temp_1_0_1__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_1_.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_data_packer_temp_0_ (
	.q(ladder_fpga_data_packer_temp[0]),
	.d(ladder_fpga_data_packer_temp_1_0_0__m3),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_data_packer_temp_0_.is_wysiwyg="TRUE";
// @35:1204
  dffeas switch_val_3_ (
	.q(switch_val[3]),
	.d(ladder_fpga_fifo8_from_usb_output[3]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(acquire_state_ip[11]),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam switch_val_3_.is_wysiwyg="TRUE";
// @35:1204
  dffeas switch_val_2_ (
	.q(switch_val[2]),
	.d(ladder_fpga_fifo8_from_usb_output[2]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(acquire_state_ip[11]),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam switch_val_2_.is_wysiwyg="TRUE";
// @35:1204
  dffeas switch_val_1_ (
	.q(switch_val[1]),
	.d(ladder_fpga_fifo8_from_usb_output[1]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(acquire_state_ip[11]),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam switch_val_1_.is_wysiwyg="TRUE";
// @35:1204
  dffeas switch_val_0_ (
	.q(switch_val[0]),
	.d(ladder_fpga_fifo8_from_usb_output[0]),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(acquire_state_ip[11]),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam switch_val_0_.is_wysiwyg="TRUE";
// @35:1204
  dffeas tst_holdin_echelle_Z (
	.q(tst_holdin_echelle),
	.d(tst_holdin_echelle_RNO),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(acquire_state_ip[10]),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam tst_holdin_echelle_Z.is_wysiwyg="TRUE";
// @35:2213
  dffeas level_shifter_dac_sck_en_Z (
	.q(level_shifter_dac_sck_en),
	.d(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1 ),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_level_shifter_dac_state_i_0[6]),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_sck_en_Z.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_wr_enable_Z (
	.q(ladder_fpga_fifo21_wr_enable),
	.d(ladder_fpga_event_controller_state_ip[2]),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_fifo21_wr_enable_0_0_g2_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_wr_enable_Z.is_wysiwyg="TRUE";
// @35:1640
  dffeas shiftreg_clr_i_Z (
	.q(shiftreg_clr_i),
	.d(\proc_ladder_fpga_data_packer.shiftreg_clr3_i_i_o2_i_o4 ),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(\proc_ladder_fpga_adc_cs.shiftreg_clr2_2_0_a2_0_a4 ),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shiftreg_clr_i_Z.is_wysiwyg="TRUE";
// @35:1204
  dffeas ladder_fpga_fifo21_rd_debug_Z (
	.q(ladder_fpga_fifo21_rd_debug),
	.d(ladder_fpga_fifo21_rd_debug_0_0_g0_0),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_rd_debug_Z.is_wysiwyg="TRUE";
// @35:1204
  dffeas ladder_fpga_fifo8_from_usb_rd_Z (
	.q(ladder_fpga_fifo8_from_usb_rd),
	.d(ladder_fpga_fifo8_from_usb_rd_0_0_g3),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo8_from_usb_rd_Z.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_fifo21_wr_Z (
	.q(ladder_fpga_fifo21_wr),
	.d(ladder_fpga_fifo21_wr_0_0_g2_0_615_i_x),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(ladder_fpga_fifo21_wr_0_0_g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo21_wr_Z.is_wysiwyg="TRUE";
// @35:1204
  dffeas ladder_fpga_fifo8_to_usb_wr_Z (
	.q(ladder_fpga_fifo8_to_usb_wr),
	.d(ladder_fpga_fifo8_to_usb_wr_0_0_g0_i),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_fifo8_to_usb_wr_Z.is_wysiwyg="TRUE";
// @35:2282
  dffeas level_shifter_dac_sdi_Z (
	.q(level_shifter_dac_sdiz),
	.d(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i ),
	.clk(ladder_fpga_clock4MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_sdi_Z.is_wysiwyg="TRUE";
// @35:1900
  dffeas ladder_fpga_rclk_echelle_Z (
	.q(ladder_fpga_rclk_echelle),
	.d(N_186_i_0_g0_i),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_rclk_echelle_Z.is_wysiwyg="TRUE";
// @35:1536
  dffeas ladder_fpga_adc_select_n_i_Z (
	.q(ladder_fpga_adc_select_n_i),
	.d(ladder_fpga_adc_select_n_0_sqmuxa_i_s_0_0_g0),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_adc_select_n_i_Z.is_wysiwyg="TRUE";
// @35:1640
  dffeas ladder_fpga_usb_wr_Z (
	.q(ladder_fpga_usb_wr),
	.d(N_2819_i_0_g0),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_usb_wr_Z.is_wysiwyg="TRUE";
// @35:2093
  dffeas ladder_fpga_busy_Z (
	.q(ladder_fpga_busy),
	.d(N_2866_i_0_g0),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_busy_Z.is_wysiwyg="TRUE";
// @35:1514
  dffeas usb_read_n_in_i_Z (
	.q(usb_read_n_in_i),
	.d(\proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0 ),
	.clk(ladder_fpga_clock1MHz_i),
	.clrn(\proc_usb_read_write.un6_reset_n_i_a2_0_a3 ),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam usb_read_n_in_i_Z.is_wysiwyg="TRUE";
// @35:1514
  dffeas usb_write_n_in_i_Z (
	.q(usb_write_n_in_i),
	.d(\proc_usb_read_write.un5_ladder_fpga_fifo8_to_usb_empty ),
	.clk(ladder_fpga_clock1MHz_i),
	.clrn(\proc_usb_read_write.un6_reset_n_i_a2_0_a3 ),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam usb_write_n_in_i_Z.is_wysiwyg="TRUE";
// @35:2213
  dffeas level_shifter_dac_ld_cs_n_i_Z (
	.q(level_shifter_dac_ld_cs_n_i),
	.d(N_1415_i_0_g0),
	.clk(ladder_fpga_clock4MHz),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam level_shifter_dac_ld_cs_n_i_Z.is_wysiwyg="TRUE";
// @35:2178
  dffeas tokenin_pulse_ok_Z (
	.q(tokenin_pulse_ok),
	.d(\proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0_a3_0_g0 ),
	.clk(clock80mhz_adc),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam tokenin_pulse_ok_Z.is_wysiwyg="TRUE";
// @35:2047
  dffeas ladder_fpga_abort_Z (
	.q(ladder_fpga_abortgen),
	.d(ladder_fpga_event_controller_state_ip[0]),
	.clk(clock80mhz_adc_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_abort_Z.is_wysiwyg="TRUE";
// @35:2038
  dffeas ladder_fpga_nbr_abort_11_ (
	.q(ladder_fpga_nbr_abort[11]),
	.d(ladder_fpga_nbr_abort_c11_combout),
	.clk(ladder_fpga_abort),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1879),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_abort_11_.is_wysiwyg="TRUE";
// @35:2038
  dffeas ladder_fpga_nbr_abort_10_ (
	.q(ladder_fpga_nbr_abort[10]),
	.d(ladder_fpga_nbr_abort_c10_combout),
	.clk(ladder_fpga_abort),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1879),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_abort_10_.is_wysiwyg="TRUE";
// @35:2038
  dffeas ladder_fpga_nbr_abort_9_ (
	.q(ladder_fpga_nbr_abort[9]),
	.d(ladder_fpga_nbr_abort_c9_combout),
	.clk(ladder_fpga_abort),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1879),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_abort_9_.is_wysiwyg="TRUE";
// @35:2038
  dffeas ladder_fpga_nbr_abort_8_ (
	.q(ladder_fpga_nbr_abort[8]),
	.d(ladder_fpga_nbr_abort_c8_combout),
	.clk(ladder_fpga_abort),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1879),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_abort_8_.is_wysiwyg="TRUE";
// @35:2038
  dffeas ladder_fpga_nbr_abort_7_ (
	.q(ladder_fpga_nbr_abort[7]),
	.d(ladder_fpga_nbr_abort_c7_combout),
	.clk(ladder_fpga_abort),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1879),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_abort_7_.is_wysiwyg="TRUE";
// @35:2038
  dffeas ladder_fpga_nbr_abort_6_ (
	.q(ladder_fpga_nbr_abort[6]),
	.d(ladder_fpga_nbr_abort_c6_combout),
	.clk(ladder_fpga_abort),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1879),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_abort_6_.is_wysiwyg="TRUE";
// @35:2038
  dffeas ladder_fpga_nbr_abort_5_ (
	.q(ladder_fpga_nbr_abort[5]),
	.d(ladder_fpga_nbr_abort_c5_combout),
	.clk(ladder_fpga_abort),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1879),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_abort_5_.is_wysiwyg="TRUE";
// @35:2038
  dffeas ladder_fpga_nbr_abort_4_ (
	.q(ladder_fpga_nbr_abort[4]),
	.d(ladder_fpga_nbr_abort_c4_combout),
	.clk(ladder_fpga_abort),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1879),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_abort_4_.is_wysiwyg="TRUE";
// @35:2038
  dffeas ladder_fpga_nbr_abort_3_ (
	.q(ladder_fpga_nbr_abort[3]),
	.d(ladder_fpga_nbr_abort_c3_combout),
	.clk(ladder_fpga_abort),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1879),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_abort_3_.is_wysiwyg="TRUE";
// @35:2038
  dffeas ladder_fpga_nbr_abort_2_ (
	.q(ladder_fpga_nbr_abort[2]),
	.d(ladder_fpga_nbr_abort_c2_combout),
	.clk(ladder_fpga_abort),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1879),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_abort_2_.is_wysiwyg="TRUE";
// @35:2038
  dffeas ladder_fpga_nbr_abort_1_ (
	.q(ladder_fpga_nbr_abort[1]),
	.d(ladder_fpga_nbr_abort_c1_combout),
	.clk(ladder_fpga_abort),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1879),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_abort_1_.is_wysiwyg="TRUE";
// @35:2038
  dffeas ladder_fpga_nbr_abort_0_ (
	.q(ladder_fpga_nbr_abort[0]),
	.d(ladder_fpga_nbr_abort_c0_combout),
	.clk(ladder_fpga_abort),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1879),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_abort_0_.is_wysiwyg="TRUE";
// @35:1204
  dffeas tst_tokenin_echelle_Z (
	.q(tst_tokenin_echellegen),
	.d(tst_tokenin_echelle_mx),
	.clk(ladder_fpga_clock40MHz_i),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam tst_tokenin_echelle_Z.is_wysiwyg="TRUE";
// @35:2029
  dffeas ladder_fpga_nbr_token_11_ (
	.q(ladder_fpga_nbr_token[11]),
	.d(ladder_fpga_nbr_token_c11_combout),
	.clk(tst_tokenin_echelle),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1882),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_token_11_.is_wysiwyg="TRUE";
// @35:2029
  dffeas ladder_fpga_nbr_token_10_ (
	.q(ladder_fpga_nbr_token[10]),
	.d(ladder_fpga_nbr_token_c10_combout),
	.clk(tst_tokenin_echelle),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1882),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_token_10_.is_wysiwyg="TRUE";
// @35:2029
  dffeas ladder_fpga_nbr_token_9_ (
	.q(ladder_fpga_nbr_token[9]),
	.d(ladder_fpga_nbr_token_c9_combout),
	.clk(tst_tokenin_echelle),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1882),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_token_9_.is_wysiwyg="TRUE";
// @35:2029
  dffeas ladder_fpga_nbr_token_8_ (
	.q(ladder_fpga_nbr_token[8]),
	.d(ladder_fpga_nbr_token_c8_combout),
	.clk(tst_tokenin_echelle),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1882),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_token_8_.is_wysiwyg="TRUE";
// @35:2029
  dffeas ladder_fpga_nbr_token_7_ (
	.q(ladder_fpga_nbr_token[7]),
	.d(ladder_fpga_nbr_token_c7_combout),
	.clk(tst_tokenin_echelle),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1882),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_token_7_.is_wysiwyg="TRUE";
// @35:2029
  dffeas ladder_fpga_nbr_token_6_ (
	.q(ladder_fpga_nbr_token[6]),
	.d(ladder_fpga_nbr_token_c6_combout),
	.clk(tst_tokenin_echelle),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1882),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_token_6_.is_wysiwyg="TRUE";
// @35:2029
  dffeas ladder_fpga_nbr_token_5_ (
	.q(ladder_fpga_nbr_token[5]),
	.d(ladder_fpga_nbr_token_c5_combout),
	.clk(tst_tokenin_echelle),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1882),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_token_5_.is_wysiwyg="TRUE";
// @35:2029
  dffeas ladder_fpga_nbr_token_4_ (
	.q(ladder_fpga_nbr_token[4]),
	.d(ladder_fpga_nbr_token_c4_combout),
	.clk(tst_tokenin_echelle),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1882),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_token_4_.is_wysiwyg="TRUE";
// @35:2029
  dffeas ladder_fpga_nbr_token_3_ (
	.q(ladder_fpga_nbr_token[3]),
	.d(ladder_fpga_nbr_token_c3_combout),
	.clk(tst_tokenin_echelle),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1882),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_token_3_.is_wysiwyg="TRUE";
// @35:2029
  dffeas ladder_fpga_nbr_token_2_ (
	.q(ladder_fpga_nbr_token[2]),
	.d(ladder_fpga_nbr_token_c2_combout),
	.clk(tst_tokenin_echelle),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1882),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_token_2_.is_wysiwyg="TRUE";
// @35:2029
  dffeas ladder_fpga_nbr_token_1_ (
	.q(ladder_fpga_nbr_token[1]),
	.d(ladder_fpga_nbr_token_c1_combout),
	.clk(tst_tokenin_echelle),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1882),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_token_1_.is_wysiwyg="TRUE";
// @35:2029
  dffeas ladder_fpga_nbr_token_0_ (
	.q(ladder_fpga_nbr_token[0]),
	.d(ladder_fpga_nbr_token_c0_combout),
	.clk(tst_tokenin_echelle),
	.clrn(reset_n_c),
	.prn(VCC),
	.ena(G_1882),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam ladder_fpga_nbr_token_0_.is_wysiwyg="TRUE";
  assign  tst_holdin_echelle_RNO = ~ ladder_fpga_event_controller_state_i_0[5];
  assign  ladder_fpga_mux_status_count_integer_RNO[0] = ~ ladder_fpga_mux_status_count_integer[0];
  assign  shiftreg_clr_i_RNI0NH1 = ~ shiftreg_clr_i;
  assign  reset_n_in_RNIGR9 = ~ reset_n_c;
// @35:2011
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c0 (
	.combout(ladder_fpga_nbr_hold_c0_combout),
	.cout(ladder_fpga_nbr_hold_c0_cout),
	.dataa(ladder_fpga_nbr_hold[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_nbr_hold_c0.lut_mask=16'h6688;
defparam ladder_fpga_nbr_hold_c0.sum_lutc_input="cin";
// @35:2011
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c1 (
	.combout(ladder_fpga_nbr_hold_c1_combout),
	.cout(ladder_fpga_nbr_hold_c1_cout),
	.dataa(ladder_fpga_nbr_hold[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c0_cout)
);
defparam ladder_fpga_nbr_hold_c1.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c1.sum_lutc_input="cin";
// @35:2011
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c2 (
	.combout(ladder_fpga_nbr_hold_c2_combout),
	.cout(ladder_fpga_nbr_hold_c2_cout),
	.dataa(ladder_fpga_nbr_hold[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c1_cout)
);
defparam ladder_fpga_nbr_hold_c2.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c2.sum_lutc_input="cin";
// @35:2011
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c3 (
	.combout(ladder_fpga_nbr_hold_c3_combout),
	.cout(ladder_fpga_nbr_hold_c3_cout),
	.dataa(ladder_fpga_nbr_hold[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c2_cout)
);
defparam ladder_fpga_nbr_hold_c3.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c3.sum_lutc_input="cin";
// @35:2011
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c4 (
	.combout(ladder_fpga_nbr_hold_c4_combout),
	.cout(ladder_fpga_nbr_hold_c4_cout),
	.dataa(ladder_fpga_nbr_hold[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c3_cout)
);
defparam ladder_fpga_nbr_hold_c4.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c4.sum_lutc_input="cin";
// @35:2011
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c5 (
	.combout(ladder_fpga_nbr_hold_c5_combout),
	.cout(ladder_fpga_nbr_hold_c5_cout),
	.dataa(ladder_fpga_nbr_hold[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c4_cout)
);
defparam ladder_fpga_nbr_hold_c5.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c5.sum_lutc_input="cin";
// @35:2011
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c6 (
	.combout(ladder_fpga_nbr_hold_c6_combout),
	.cout(ladder_fpga_nbr_hold_c6_cout),
	.dataa(ladder_fpga_nbr_hold[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c5_cout)
);
defparam ladder_fpga_nbr_hold_c6.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c6.sum_lutc_input="cin";
// @35:2011
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c7 (
	.combout(ladder_fpga_nbr_hold_c7_combout),
	.cout(ladder_fpga_nbr_hold_c7_cout),
	.dataa(ladder_fpga_nbr_hold[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c6_cout)
);
defparam ladder_fpga_nbr_hold_c7.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c7.sum_lutc_input="cin";
// @35:2011
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c8 (
	.combout(ladder_fpga_nbr_hold_c8_combout),
	.cout(ladder_fpga_nbr_hold_c8_cout),
	.dataa(ladder_fpga_nbr_hold[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c7_cout)
);
defparam ladder_fpga_nbr_hold_c8.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c8.sum_lutc_input="cin";
// @35:2011
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c9 (
	.combout(ladder_fpga_nbr_hold_c9_combout),
	.cout(ladder_fpga_nbr_hold_c9_cout),
	.dataa(ladder_fpga_nbr_hold[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c8_cout)
);
defparam ladder_fpga_nbr_hold_c9.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c9.sum_lutc_input="cin";
// @35:2011
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c10 (
	.combout(ladder_fpga_nbr_hold_c10_combout),
	.cout(ladder_fpga_nbr_hold_c10_cout),
	.dataa(ladder_fpga_nbr_hold[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c9_cout)
);
defparam ladder_fpga_nbr_hold_c10.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_hold_c10.sum_lutc_input="cin";
// @35:2011
  cycloneiii_lcell_comb ladder_fpga_nbr_hold_c11 (
	.combout(ladder_fpga_nbr_hold_c11_combout),
	.dataa(ladder_fpga_nbr_hold[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_hold_c10_cout)
);
defparam ladder_fpga_nbr_hold_c11.lut_mask=16'h5a5a;
defparam ladder_fpga_nbr_hold_c11.sum_lutc_input="cin";
// @35:2020
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c0 (
	.combout(ladder_fpga_nbr_test_c0_combout),
	.cout(ladder_fpga_nbr_test_c0_cout),
	.dataa(ladder_fpga_nbr_test[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_nbr_test_c0.lut_mask=16'h6688;
defparam ladder_fpga_nbr_test_c0.sum_lutc_input="cin";
// @35:2020
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c1 (
	.combout(ladder_fpga_nbr_test_c1_combout),
	.cout(ladder_fpga_nbr_test_c1_cout),
	.dataa(ladder_fpga_nbr_test[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c0_cout)
);
defparam ladder_fpga_nbr_test_c1.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c1.sum_lutc_input="cin";
// @35:2020
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c2 (
	.combout(ladder_fpga_nbr_test_c2_combout),
	.cout(ladder_fpga_nbr_test_c2_cout),
	.dataa(ladder_fpga_nbr_test[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c1_cout)
);
defparam ladder_fpga_nbr_test_c2.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c2.sum_lutc_input="cin";
// @35:2020
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c3 (
	.combout(ladder_fpga_nbr_test_c3_combout),
	.cout(ladder_fpga_nbr_test_c3_cout),
	.dataa(ladder_fpga_nbr_test[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c2_cout)
);
defparam ladder_fpga_nbr_test_c3.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c3.sum_lutc_input="cin";
// @35:2020
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c4 (
	.combout(ladder_fpga_nbr_test_c4_combout),
	.cout(ladder_fpga_nbr_test_c4_cout),
	.dataa(ladder_fpga_nbr_test[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c3_cout)
);
defparam ladder_fpga_nbr_test_c4.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c4.sum_lutc_input="cin";
// @35:2020
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c5 (
	.combout(ladder_fpga_nbr_test_c5_combout),
	.cout(ladder_fpga_nbr_test_c5_cout),
	.dataa(ladder_fpga_nbr_test[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c4_cout)
);
defparam ladder_fpga_nbr_test_c5.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c5.sum_lutc_input="cin";
// @35:2020
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c6 (
	.combout(ladder_fpga_nbr_test_c6_combout),
	.cout(ladder_fpga_nbr_test_c6_cout),
	.dataa(ladder_fpga_nbr_test[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c5_cout)
);
defparam ladder_fpga_nbr_test_c6.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c6.sum_lutc_input="cin";
// @35:2020
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c7 (
	.combout(ladder_fpga_nbr_test_c7_combout),
	.cout(ladder_fpga_nbr_test_c7_cout),
	.dataa(ladder_fpga_nbr_test[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c6_cout)
);
defparam ladder_fpga_nbr_test_c7.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c7.sum_lutc_input="cin";
// @35:2020
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c8 (
	.combout(ladder_fpga_nbr_test_c8_combout),
	.cout(ladder_fpga_nbr_test_c8_cout),
	.dataa(ladder_fpga_nbr_test[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c7_cout)
);
defparam ladder_fpga_nbr_test_c8.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c8.sum_lutc_input="cin";
// @35:2020
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c9 (
	.combout(ladder_fpga_nbr_test_c9_combout),
	.cout(ladder_fpga_nbr_test_c9_cout),
	.dataa(ladder_fpga_nbr_test[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c8_cout)
);
defparam ladder_fpga_nbr_test_c9.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c9.sum_lutc_input="cin";
// @35:2020
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c10 (
	.combout(ladder_fpga_nbr_test_c10_combout),
	.cout(ladder_fpga_nbr_test_c10_cout),
	.dataa(ladder_fpga_nbr_test[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c9_cout)
);
defparam ladder_fpga_nbr_test_c10.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_test_c10.sum_lutc_input="cin";
// @35:2020
  cycloneiii_lcell_comb ladder_fpga_nbr_test_c11 (
	.combout(ladder_fpga_nbr_test_c11_combout),
	.dataa(ladder_fpga_nbr_test[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_test_c10_cout)
);
defparam ladder_fpga_nbr_test_c11.lut_mask=16'h5a5a;
defparam ladder_fpga_nbr_test_c11.sum_lutc_input="cin";
// @35:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_token_c0 (
	.combout(ladder_fpga_nbr_token_c0_combout),
	.cout(ladder_fpga_nbr_token_c0_cout),
	.dataa(ladder_fpga_nbr_token[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_nbr_token_c0.lut_mask=16'h6688;
defparam ladder_fpga_nbr_token_c0.sum_lutc_input="cin";
// @35:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_token_c1 (
	.combout(ladder_fpga_nbr_token_c1_combout),
	.cout(ladder_fpga_nbr_token_c1_cout),
	.dataa(ladder_fpga_nbr_token[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_token_c0_cout)
);
defparam ladder_fpga_nbr_token_c1.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_token_c1.sum_lutc_input="cin";
// @35:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_token_c2 (
	.combout(ladder_fpga_nbr_token_c2_combout),
	.cout(ladder_fpga_nbr_token_c2_cout),
	.dataa(ladder_fpga_nbr_token[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_token_c1_cout)
);
defparam ladder_fpga_nbr_token_c2.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_token_c2.sum_lutc_input="cin";
// @35:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_token_c3 (
	.combout(ladder_fpga_nbr_token_c3_combout),
	.cout(ladder_fpga_nbr_token_c3_cout),
	.dataa(ladder_fpga_nbr_token[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_token_c2_cout)
);
defparam ladder_fpga_nbr_token_c3.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_token_c3.sum_lutc_input="cin";
// @35:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_token_c4 (
	.combout(ladder_fpga_nbr_token_c4_combout),
	.cout(ladder_fpga_nbr_token_c4_cout),
	.dataa(ladder_fpga_nbr_token[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_token_c3_cout)
);
defparam ladder_fpga_nbr_token_c4.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_token_c4.sum_lutc_input="cin";
// @35:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_token_c5 (
	.combout(ladder_fpga_nbr_token_c5_combout),
	.cout(ladder_fpga_nbr_token_c5_cout),
	.dataa(ladder_fpga_nbr_token[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_token_c4_cout)
);
defparam ladder_fpga_nbr_token_c5.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_token_c5.sum_lutc_input="cin";
// @35:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_token_c6 (
	.combout(ladder_fpga_nbr_token_c6_combout),
	.cout(ladder_fpga_nbr_token_c6_cout),
	.dataa(ladder_fpga_nbr_token[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_token_c5_cout)
);
defparam ladder_fpga_nbr_token_c6.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_token_c6.sum_lutc_input="cin";
// @35:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_token_c7 (
	.combout(ladder_fpga_nbr_token_c7_combout),
	.cout(ladder_fpga_nbr_token_c7_cout),
	.dataa(ladder_fpga_nbr_token[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_token_c6_cout)
);
defparam ladder_fpga_nbr_token_c7.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_token_c7.sum_lutc_input="cin";
// @35:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_token_c8 (
	.combout(ladder_fpga_nbr_token_c8_combout),
	.cout(ladder_fpga_nbr_token_c8_cout),
	.dataa(ladder_fpga_nbr_token[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_token_c7_cout)
);
defparam ladder_fpga_nbr_token_c8.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_token_c8.sum_lutc_input="cin";
// @35:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_token_c9 (
	.combout(ladder_fpga_nbr_token_c9_combout),
	.cout(ladder_fpga_nbr_token_c9_cout),
	.dataa(ladder_fpga_nbr_token[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_token_c8_cout)
);
defparam ladder_fpga_nbr_token_c9.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_token_c9.sum_lutc_input="cin";
// @35:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_token_c10 (
	.combout(ladder_fpga_nbr_token_c10_combout),
	.cout(ladder_fpga_nbr_token_c10_cout),
	.dataa(ladder_fpga_nbr_token[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_token_c9_cout)
);
defparam ladder_fpga_nbr_token_c10.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_token_c10.sum_lutc_input="cin";
// @35:2029
  cycloneiii_lcell_comb ladder_fpga_nbr_token_c11 (
	.combout(ladder_fpga_nbr_token_c11_combout),
	.dataa(ladder_fpga_nbr_token[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_token_c10_cout)
);
defparam ladder_fpga_nbr_token_c11.lut_mask=16'h5a5a;
defparam ladder_fpga_nbr_token_c11.sum_lutc_input="cin";
// @35:2038
  cycloneiii_lcell_comb ladder_fpga_nbr_abort_c0 (
	.combout(ladder_fpga_nbr_abort_c0_combout),
	.cout(ladder_fpga_nbr_abort_c0_cout),
	.dataa(ladder_fpga_nbr_abort[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_nbr_abort_c0.lut_mask=16'h6688;
defparam ladder_fpga_nbr_abort_c0.sum_lutc_input="cin";
// @35:2038
  cycloneiii_lcell_comb ladder_fpga_nbr_abort_c1 (
	.combout(ladder_fpga_nbr_abort_c1_combout),
	.cout(ladder_fpga_nbr_abort_c1_cout),
	.dataa(ladder_fpga_nbr_abort[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_abort_c0_cout)
);
defparam ladder_fpga_nbr_abort_c1.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_abort_c1.sum_lutc_input="cin";
// @35:2038
  cycloneiii_lcell_comb ladder_fpga_nbr_abort_c2 (
	.combout(ladder_fpga_nbr_abort_c2_combout),
	.cout(ladder_fpga_nbr_abort_c2_cout),
	.dataa(ladder_fpga_nbr_abort[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_abort_c1_cout)
);
defparam ladder_fpga_nbr_abort_c2.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_abort_c2.sum_lutc_input="cin";
// @35:2038
  cycloneiii_lcell_comb ladder_fpga_nbr_abort_c3 (
	.combout(ladder_fpga_nbr_abort_c3_combout),
	.cout(ladder_fpga_nbr_abort_c3_cout),
	.dataa(ladder_fpga_nbr_abort[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_abort_c2_cout)
);
defparam ladder_fpga_nbr_abort_c3.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_abort_c3.sum_lutc_input="cin";
// @35:2038
  cycloneiii_lcell_comb ladder_fpga_nbr_abort_c4 (
	.combout(ladder_fpga_nbr_abort_c4_combout),
	.cout(ladder_fpga_nbr_abort_c4_cout),
	.dataa(ladder_fpga_nbr_abort[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_abort_c3_cout)
);
defparam ladder_fpga_nbr_abort_c4.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_abort_c4.sum_lutc_input="cin";
// @35:2038
  cycloneiii_lcell_comb ladder_fpga_nbr_abort_c5 (
	.combout(ladder_fpga_nbr_abort_c5_combout),
	.cout(ladder_fpga_nbr_abort_c5_cout),
	.dataa(ladder_fpga_nbr_abort[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_abort_c4_cout)
);
defparam ladder_fpga_nbr_abort_c5.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_abort_c5.sum_lutc_input="cin";
// @35:2038
  cycloneiii_lcell_comb ladder_fpga_nbr_abort_c6 (
	.combout(ladder_fpga_nbr_abort_c6_combout),
	.cout(ladder_fpga_nbr_abort_c6_cout),
	.dataa(ladder_fpga_nbr_abort[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_abort_c5_cout)
);
defparam ladder_fpga_nbr_abort_c6.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_abort_c6.sum_lutc_input="cin";
// @35:2038
  cycloneiii_lcell_comb ladder_fpga_nbr_abort_c7 (
	.combout(ladder_fpga_nbr_abort_c7_combout),
	.cout(ladder_fpga_nbr_abort_c7_cout),
	.dataa(ladder_fpga_nbr_abort[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_abort_c6_cout)
);
defparam ladder_fpga_nbr_abort_c7.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_abort_c7.sum_lutc_input="cin";
// @35:2038
  cycloneiii_lcell_comb ladder_fpga_nbr_abort_c8 (
	.combout(ladder_fpga_nbr_abort_c8_combout),
	.cout(ladder_fpga_nbr_abort_c8_cout),
	.dataa(ladder_fpga_nbr_abort[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_abort_c7_cout)
);
defparam ladder_fpga_nbr_abort_c8.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_abort_c8.sum_lutc_input="cin";
// @35:2038
  cycloneiii_lcell_comb ladder_fpga_nbr_abort_c9 (
	.combout(ladder_fpga_nbr_abort_c9_combout),
	.cout(ladder_fpga_nbr_abort_c9_cout),
	.dataa(ladder_fpga_nbr_abort[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_abort_c8_cout)
);
defparam ladder_fpga_nbr_abort_c9.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_abort_c9.sum_lutc_input="cin";
// @35:2038
  cycloneiii_lcell_comb ladder_fpga_nbr_abort_c10 (
	.combout(ladder_fpga_nbr_abort_c10_combout),
	.cout(ladder_fpga_nbr_abort_c10_cout),
	.dataa(ladder_fpga_nbr_abort[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_abort_c9_cout)
);
defparam ladder_fpga_nbr_abort_c10.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_abort_c10.sum_lutc_input="cin";
// @35:2038
  cycloneiii_lcell_comb ladder_fpga_nbr_abort_c11 (
	.combout(ladder_fpga_nbr_abort_c11_combout),
	.dataa(ladder_fpga_nbr_abort[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_abort_c10_cout)
);
defparam ladder_fpga_nbr_abort_c11.lut_mask=16'h5a5a;
defparam ladder_fpga_nbr_abort_c11.sum_lutc_input="cin";
// @35:1204
  cycloneiii_lcell_comb acquire_adcs_n_delay_c0 (
	.combout(\acquire_adcs.n_delay_c0_combout ),
	.cout(\acquire_adcs.n_delay_c0_cout ),
	.dataa(\acquire_adcs.n_delay [0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam acquire_adcs_n_delay_c0.lut_mask=16'h6688;
defparam acquire_adcs_n_delay_c0.sum_lutc_input="cin";
// @35:1204
  cycloneiii_lcell_comb acquire_adcs_n_delay_c1 (
	.combout(\acquire_adcs.n_delay_c1_combout ),
	.cout(\acquire_adcs.n_delay_c1_cout ),
	.dataa(\acquire_adcs.n_delay [1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(\acquire_adcs.n_delay_c0_cout )
);
defparam acquire_adcs_n_delay_c1.lut_mask=16'h5aa0;
defparam acquire_adcs_n_delay_c1.sum_lutc_input="cin";
// @35:1204
  cycloneiii_lcell_comb acquire_adcs_n_delay_c2 (
	.combout(\acquire_adcs.n_delay_c2_combout ),
	.cout(\acquire_adcs.n_delay_c2_cout ),
	.dataa(\acquire_adcs.n_delay [2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(\acquire_adcs.n_delay_c1_cout )
);
defparam acquire_adcs_n_delay_c2.lut_mask=16'h5aa0;
defparam acquire_adcs_n_delay_c2.sum_lutc_input="cin";
// @35:1204
  cycloneiii_lcell_comb acquire_adcs_n_delay_c3 (
	.combout(\acquire_adcs.n_delay_c3_combout ),
	.cout(\acquire_adcs.n_delay_c3_cout ),
	.dataa(\acquire_adcs.n_delay [3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(\acquire_adcs.n_delay_c2_cout )
);
defparam acquire_adcs_n_delay_c3.lut_mask=16'h5aa0;
defparam acquire_adcs_n_delay_c3.sum_lutc_input="cin";
// @35:1204
  cycloneiii_lcell_comb acquire_adcs_n_delay_c4 (
	.combout(\acquire_adcs.n_delay_c4_combout ),
	.cout(\acquire_adcs.n_delay_c4_cout ),
	.dataa(\acquire_adcs.n_delay [4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(\acquire_adcs.n_delay_c3_cout )
);
defparam acquire_adcs_n_delay_c4.lut_mask=16'h5aa0;
defparam acquire_adcs_n_delay_c4.sum_lutc_input="cin";
// @35:1204
  cycloneiii_lcell_comb acquire_adcs_n_delay_c5 (
	.combout(\acquire_adcs.n_delay_c5_combout ),
	.cout(\acquire_adcs.n_delay_c5_cout ),
	.dataa(\acquire_adcs.n_delay [5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(\acquire_adcs.n_delay_c4_cout )
);
defparam acquire_adcs_n_delay_c5.lut_mask=16'h5aa0;
defparam acquire_adcs_n_delay_c5.sum_lutc_input="cin";
// @35:1204
  cycloneiii_lcell_comb acquire_adcs_n_delay_c6 (
	.combout(\acquire_adcs.n_delay_c6_combout ),
	.dataa(\acquire_adcs.n_delay [6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(\acquire_adcs.n_delay_c5_cout )
);
defparam acquire_adcs_n_delay_c6.lut_mask=16'h5a5a;
defparam acquire_adcs_n_delay_c6.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c0 (
	.combout(ladder_fpga_nbr_rclk_echelle_c0_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c0_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_nbr_rclk_echelle_c0.lut_mask=16'h6688;
defparam ladder_fpga_nbr_rclk_echelle_c0.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c1 (
	.combout(ladder_fpga_nbr_rclk_echelle_c1_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c1_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c0_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c1.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c1.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c2 (
	.combout(ladder_fpga_nbr_rclk_echelle_c2_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c2_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c1_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c2.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c2.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c3 (
	.combout(ladder_fpga_nbr_rclk_echelle_c3_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c3_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c2_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c3.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c3.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c4 (
	.combout(ladder_fpga_nbr_rclk_echelle_c4_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c4_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c3_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c4.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c4.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c5 (
	.combout(ladder_fpga_nbr_rclk_echelle_c5_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c5_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c4_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c5.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c5.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c6 (
	.combout(ladder_fpga_nbr_rclk_echelle_c6_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c6_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c5_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c6.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c6.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c7 (
	.combout(ladder_fpga_nbr_rclk_echelle_c7_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c7_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c6_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c7.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c7.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c8 (
	.combout(ladder_fpga_nbr_rclk_echelle_c8_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c8_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c7_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c8.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c8.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c9 (
	.combout(ladder_fpga_nbr_rclk_echelle_c9_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c9_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c8_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c9.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c9.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c10 (
	.combout(ladder_fpga_nbr_rclk_echelle_c10_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c10_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c9_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c10.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c10.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c11 (
	.combout(ladder_fpga_nbr_rclk_echelle_c11_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c11_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c10_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c11.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c11.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c12 (
	.combout(ladder_fpga_nbr_rclk_echelle_c12_combout),
	.cout(ladder_fpga_nbr_rclk_echelle_c12_cout),
	.dataa(ladder_fpga_nbr_rclk_echelle[12]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c11_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c12.lut_mask=16'h5aa0;
defparam ladder_fpga_nbr_rclk_echelle_c12.sum_lutc_input="cin";
// @35:2093
  cycloneiii_lcell_comb ladder_fpga_nbr_rclk_echelle_c13 (
	.combout(ladder_fpga_nbr_rclk_echelle_c13_combout),
	.dataa(ladder_fpga_nbr_rclk_echelle[13]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ladder_fpga_nbr_rclk_echelle_c12_cout)
);
defparam ladder_fpga_nbr_rclk_echelle_c13.lut_mask=16'h5a5a;
defparam ladder_fpga_nbr_rclk_echelle_c13.sum_lutc_input="cin";
// @35:2102
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_31_ (
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[31]),
	.dataa(ladder_fpga_nbr_rclk_echelle[1]),
	.datab(ladder_fpga_nbr_rclk_echelle[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam un26_ladder_fpga_nbr_rclk_echelle_31_.lut_mask=16'h0088;
defparam un26_ladder_fpga_nbr_rclk_echelle_31_.sum_lutc_input="cin";
// @35:2102
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_30_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[30]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[30]),
	.dataa(ladder_fpga_nbr_rclk_echelle[1]),
	.datab(ladder_fpga_nbr_rclk_echelle[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam un26_ladder_fpga_nbr_rclk_echelle_30_.lut_mask=16'h6688;
defparam un26_ladder_fpga_nbr_rclk_echelle_30_.sum_lutc_input="cin";
// @35:2102
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_29_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[29]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[29]),
	.dataa(ladder_fpga_nbr_rclk_echelle[3]),
	.datab(ladder_fpga_nbr_rclk_echelle[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[31])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_29_.lut_mask=16'h5a80;
defparam un26_ladder_fpga_nbr_rclk_echelle_29_.sum_lutc_input="cin";
// @35:2102
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_28_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[28]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[28]),
	.dataa(ladder_fpga_nbr_rclk_echelle[3]),
	.datab(ladder_fpga_nbr_rclk_echelle[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[30])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_28_.lut_mask=16'h6c80;
defparam un26_ladder_fpga_nbr_rclk_echelle_28_.sum_lutc_input="cin";
// @35:2102
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_27_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[27]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[27]),
	.dataa(ladder_fpga_nbr_rclk_echelle[5]),
	.datab(ladder_fpga_nbr_rclk_echelle[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[29])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_27_.lut_mask=16'h5a80;
defparam un26_ladder_fpga_nbr_rclk_echelle_27_.sum_lutc_input="cin";
// @35:2102
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_26_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[26]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[26]),
	.dataa(ladder_fpga_nbr_rclk_echelle[5]),
	.datab(ladder_fpga_nbr_rclk_echelle[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[28])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_26_.lut_mask=16'h6c80;
defparam un26_ladder_fpga_nbr_rclk_echelle_26_.sum_lutc_input="cin";
// @35:2102
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_25_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[25]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[25]),
	.dataa(ladder_fpga_nbr_rclk_echelle[7]),
	.datab(ladder_fpga_nbr_rclk_echelle[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[27])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_25_.lut_mask=16'h5a80;
defparam un26_ladder_fpga_nbr_rclk_echelle_25_.sum_lutc_input="cin";
// @35:2102
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_24_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[24]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[24]),
	.dataa(ladder_fpga_nbr_rclk_echelle[7]),
	.datab(ladder_fpga_nbr_rclk_echelle[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[26])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_24_.lut_mask=16'h6c80;
defparam un26_ladder_fpga_nbr_rclk_echelle_24_.sum_lutc_input="cin";
// @35:2102
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_23_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[23]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[23]),
	.dataa(ladder_fpga_nbr_rclk_echelle[9]),
	.datab(ladder_fpga_nbr_rclk_echelle[10]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[25])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_23_.lut_mask=16'h5a80;
defparam un26_ladder_fpga_nbr_rclk_echelle_23_.sum_lutc_input="cin";
// @35:2102
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_22_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[22]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[22]),
	.dataa(ladder_fpga_nbr_rclk_echelle[9]),
	.datab(ladder_fpga_nbr_rclk_echelle[10]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[24])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_22_.lut_mask=16'h6c80;
defparam un26_ladder_fpga_nbr_rclk_echelle_22_.sum_lutc_input="cin";
// @35:2102
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_21_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[21]),
	.cout(un26_ladder_fpga_nbr_rclk_echelle_cout[21]),
	.dataa(ladder_fpga_nbr_rclk_echelle[11]),
	.datab(ladder_fpga_nbr_rclk_echelle[12]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[23])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_21_.lut_mask=16'h5a80;
defparam un26_ladder_fpga_nbr_rclk_echelle_21_.sum_lutc_input="cin";
// @35:2102
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_20_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[20]),
	.dataa(ladder_fpga_nbr_rclk_echelle[11]),
	.datab(ladder_fpga_nbr_rclk_echelle[12]),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[22])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_20_.lut_mask=16'h6c6c;
defparam un26_ladder_fpga_nbr_rclk_echelle_20_.sum_lutc_input="cin";
// @35:2102
  cycloneiii_lcell_comb un26_ladder_fpga_nbr_rclk_echelle_19_ (
	.combout(un26_ladder_fpga_nbr_rclk_echelle_combout[19]),
	.dataa(ladder_fpga_nbr_rclk_echelle[13]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un26_ladder_fpga_nbr_rclk_echelle_cout[21])
);
defparam un26_ladder_fpga_nbr_rclk_echelle_19_.lut_mask=16'h5a5a;
defparam un26_ladder_fpga_nbr_rclk_echelle_19_.sum_lutc_input="cin";
// @35:2219
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNIHEGV_5_ (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1 ),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[2]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_RNIHEGV_5_.lut_mask=16'heeee;
defparam ladder_fpga_level_shifter_dac_state_RNIHEGV_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_i_0_RNO_6_ (
	.combout(N_1384_i_0_g0),
	.dataa(level_shifter_dac_load),
	.datab(ladder_fpga_level_shifter_dac_state_ip[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_i_0_RNO_6_.lut_mask=16'h7777;
defparam ladder_fpga_level_shifter_dac_state_i_0_RNO_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNIPD3T_0_3_ (
	.combout(un1_shiftreg_clr6_0_0_0_1818_a3_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIPD3T_0_3_.lut_mask=16'h4444;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIPD3T_0_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNIOD3T_3_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320_a8_5_2),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIOD3T_3_.lut_mask=16'h1111;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIOD3T_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNIFUJS_13_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320_a8_4_1),
	.dataa(ladder_fpga_data_packer_temp[13]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_data_packer_temp_RNIFUJS_13_.lut_mask=16'h2222;
defparam ladder_fpga_data_packer_temp_RNIFUJS_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNIND3T_2_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320_a8_3_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIND3T_2_.lut_mask=16'h2222;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIND3T_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNILD3T_0_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320_a8_0_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNILD3T_0_.lut_mask=16'h4444;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNILD3T_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNIEQJS_12_ (
	.combout(ladder_fpga_fifo21_input_11_6_1252_a8_4_1),
	.dataa(ladder_fpga_data_packer_temp[12]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_data_packer_temp_RNIEQJS_12_.lut_mask=16'h2222;
defparam ladder_fpga_data_packer_temp_RNIEQJS_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNIPD3T_3_ (
	.combout(ladder_fpga_fifo21_input_11_6_1252_a8_1_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIPD3T_3_.lut_mask=16'h2222;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIPD3T_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNILCB51_8_ (
	.combout(ladder_fpga_fifo21_input_11_10_1016_m2),
	.dataa(ladder_fpga_data_packer_temp[8]),
	.datab(ladder_fpga_data_packer_temp[12]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(VCC)
);
defparam ladder_fpga_data_packer_temp_RNILCB51_8_.lut_mask=16'hacac;
defparam ladder_fpga_data_packer_temp_RNILCB51_8_.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i ),
	.dataa(ladder_fpga_nbr_rclk_echelle[0]),
	.datab(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3 ),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i.lut_mask=16'h2222;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_1_i (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1_i ),
	.dataa(ladder_fpga_nbr_rclk_echelle[1]),
	.datab(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3 ),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_1_i.lut_mask=16'h1111;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_1_i.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_2_i (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2_i ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3 ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[30]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_2_i.lut_mask=16'h4444;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_2_i.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_3_i (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3_i ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3 ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[29]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_3_i.lut_mask=16'h4444;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_3_i.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4_i ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3 ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[28]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i.lut_mask=16'h4444;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6_i (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6_i ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3 ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[26]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6_i.lut_mask=16'h4444;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6_i.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_7_i (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7_i ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3 ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[25]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_7_i.lut_mask=16'h4444;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_7_i.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_8_i (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8_i ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3 ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[24]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_8_i.lut_mask=16'h4444;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_8_i.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_9_i (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9_i ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3 ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[23]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_9_i.lut_mask=16'h4444;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_9_i.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_10_i (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10_i ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3 ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[22]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_10_i.lut_mask=16'h4444;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_10_i.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_11_i (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11_i ),
	.dataa(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3 ),
	.datab(un26_ladder_fpga_nbr_rclk_echelle_combout[21]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_11_i.lut_mask=16'h4444;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_11_i.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb n_convert_4_i_o4_0_ (
	.combout(n_convert_4_i_o4[0]),
	.dataa(acquire_state_ip[9]),
	.datab(ladder_fpga_event_controller_state_ip[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam n_convert_4_i_o4_0_.lut_mask=16'hdddd;
defparam n_convert_4_i_o4_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_i_0_RNO_0_5_ (
	.combout(ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0_a3),
	.dataa(ladder_fpga_event_controller_state_ip[0]),
	.datab(ladder_fpga_busy),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_event_controller_state_i_0_RNO_0_5_.lut_mask=16'h2222;
defparam ladder_fpga_event_controller_state_i_0_RNO_0_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_abort_RNI7UII (
	.combout(G_1879),
	.dataa(ladder_fpga_event_controller_state_ip[0]),
	.datab(ladder_fpga_abortgen),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_abort_RNI7UII.lut_mask=16'h2222;
defparam ladder_fpga_abort_RNI7UII.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb tst_tokenin_echelle_mx_cZ (
	.combout(tst_tokenin_echelle_mx),
	.dataa(acquire_state_ip[9]),
	.datab(ladder_fpga_event_controller_state_ip[4]),
	.datac(tst_tokenin_echellegen),
	.datad(VCC)
);
defparam tst_tokenin_echelle_mx_cZ.lut_mask=16'hd8d8;
defparam tst_tokenin_echelle_mx_cZ.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_4_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [4]),
	.dataa(ladder_fpga_packer_dataout[12]),
	.datab(acquire_state_ip[4]),
	.datac(data_to_send[4]),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_4_.lut_mask=16'he2e2;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_4_.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_adcs_n_preamble_RNIBP4F_3_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_a3_1 ),
	.dataa(acquire_state_ip[7]),
	.datab(\acquire_adcs.n_preamble [3]),
	.datac(VCC),
	.datad(VCC)
);
defparam acquire_adcs_n_preamble_RNIBP4F_3_.lut_mask=16'h2222;
defparam acquire_adcs_n_preamble_RNIBP4F_3_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3_cZ (
	.combout(un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3),
	.dataa(acquire_state_ip[3]),
	.datab(acquire_state_ns_0_15__g1),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3_cZ.lut_mask=16'hdddd;
defparam un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNIH6KS_15_ (
	.combout(ladder_fpga_fifo21_input_11_3_1456_a8_4_1),
	.dataa(ladder_fpga_data_packer_temp[15]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_data_packer_temp_RNIH6KS_15_.lut_mask=16'h2222;
defparam ladder_fpga_data_packer_temp_RNIH6KS_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_1_ (
	.combout(ladder_fpga_fifo21_input_11_17_678_m2),
	.dataa(ladder_fpga_data_packer_temp[1]),
	.datab(ladder_fpga_data_packer_temp[5]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_5_1_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_RNO_5_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_5_ (
	.combout(ladder_fpga_fifo21_input_11_13_860_m8),
	.dataa(ladder_fpga_data_packer_temp[5]),
	.datab(ladder_fpga_data_packer_temp[9]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_4_5_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_RNO_4_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_1_ (
	.combout(ladder_fpga_fifo21_input_11_17_678_m8),
	.dataa(ladder_fpga_data_packer_temp[13]),
	.datab(ladder_fpga_data_packer_temp[9]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_4_1_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_RNO_4_1_.sum_lutc_input="datac";
// @35:1651
  cycloneiii_lcell_comb proc_ladder_fpga_adc_cs_shiftreg_clr2_2_0_a2_0_a4 (
	.combout(\proc_ladder_fpga_adc_cs.shiftreg_clr2_2_0_a2_0_a4 ),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam proc_ladder_fpga_adc_cs_shiftreg_clr2_2_0_a2_0_a4.lut_mask=16'h8888;
defparam proc_ladder_fpga_adc_cs_shiftreg_clr2_2_0_a2_0_a4.sum_lutc_input="datac";
// @35:1698
  cycloneiii_lcell_comb ladder_fpga_fifo21_wr_0_sqmuxa_i_o4_cZ (
	.combout(ladder_fpga_fifo21_wr_0_sqmuxa_i_o4),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_wr_0_sqmuxa_i_o4_cZ.lut_mask=16'heeee;
defparam ladder_fpga_fifo21_wr_0_sqmuxa_i_o4_cZ.sum_lutc_input="datac";
// @35:1650
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNILD3T_0_0_ (
	.combout(N_90_i_i_o3),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNILD3T_0_0_.lut_mask=16'h1111;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNILD3T_0_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNIND3T_3_ (
	.combout(ladder_fpga_fifo21_input_11_0_1674_a2),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIND3T_3_.lut_mask=16'h4444;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIND3T_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb shiftreg_clr_i_RNO (
	.combout(\proc_ladder_fpga_data_packer.shiftreg_clr3_i_i_o2_i_o4 ),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam shiftreg_clr_i_RNO.lut_mask=16'h7777;
defparam shiftreg_clr_i_RNO.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNIG2KS_14_ (
	.combout(ladder_fpga_fifo21_input_11_4_1388_a8_4_1),
	.dataa(ladder_fpga_data_packer_temp[14]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_data_packer_temp_RNIG2KS_14_.lut_mask=16'h2222;
defparam ladder_fpga_data_packer_temp_RNIG2KS_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNINGB51_9_ (
	.combout(ladder_fpga_fifo21_input_11_13_860_m2),
	.dataa(ladder_fpga_data_packer_temp[9]),
	.datab(ladder_fpga_data_packer_temp[13]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(VCC)
);
defparam ladder_fpga_data_packer_temp_RNINGB51_9_.lut_mask=16'hacac;
defparam ladder_fpga_data_packer_temp_RNINGB51_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNI0ULA1_10_ (
	.combout(ladder_fpga_fifo21_input_11_12_912_m2),
	.dataa(ladder_fpga_data_packer_temp[10]),
	.datab(ladder_fpga_data_packer_temp[14]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(VCC)
);
defparam ladder_fpga_data_packer_temp_RNI0ULA1_10_.lut_mask=16'hacac;
defparam ladder_fpga_data_packer_temp_RNI0ULA1_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_3_ (
	.combout(ladder_fpga_fifo21_input_11_15_764_m2),
	.dataa(ladder_fpga_data_packer_temp[3]),
	.datab(ladder_fpga_data_packer_temp[7]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_5_3_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_RNO_5_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNI26MA1_11_ (
	.combout(ladder_fpga_fifo21_input_11_11_964_m2),
	.dataa(ladder_fpga_data_packer_temp[11]),
	.datab(ladder_fpga_data_packer_temp[15]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(VCC)
);
defparam ladder_fpga_data_packer_temp_RNI26MA1_11_.lut_mask=16'hacac;
defparam ladder_fpga_data_packer_temp_RNI26MA1_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_3_ (
	.combout(ladder_fpga_fifo21_input_11_15_764_m8),
	.dataa(ladder_fpga_data_packer_temp[15]),
	.datab(ladder_fpga_data_packer_temp[11]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_4_3_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_RNO_4_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_0_ (
	.combout(ladder_fpga_fifo21_input_11_18_635_m2),
	.dataa(ladder_fpga_data_packer_temp[0]),
	.datab(ladder_fpga_data_packer_temp[4]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_5_0_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_RNO_5_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_0_ (
	.combout(ladder_fpga_fifo21_input_11_18_635_m8),
	.dataa(ladder_fpga_data_packer_temp[12]),
	.datab(ladder_fpga_data_packer_temp[8]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_4_0_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_RNO_4_0_.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb n_adc_c1_cZ (
	.combout(n_adc_c1),
	.dataa(n_adc[1]),
	.datab(n_adc[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam n_adc_c1_cZ.lut_mask=16'h8888;
defparam n_adc_c1_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_2_ (
	.combout(ladder_fpga_fifo21_input_11_16_721_m2),
	.dataa(ladder_fpga_data_packer_temp[2]),
	.datab(ladder_fpga_data_packer_temp[6]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_6_2_.lut_mask=16'hacac;
defparam ladder_fpga_fifo21_input_RNO_6_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNO_13_ (
	.combout(acquire_state_ns_a3_0_a3_0_2__g0),
	.dataa(ladder_fpga_fifo8_from_usb_empty),
	.datab(acquire_state_ip[14]),
	.datac(VCC),
	.datad(VCC)
);
defparam acquire_state_RNO_13_.lut_mask=16'h4444;
defparam acquire_state_RNO_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNO_11_ (
	.combout(acquire_state_ns_a3_0_a3_0_4__g0),
	.dataa(ladder_fpga_fifo8_from_usb_empty),
	.datab(acquire_state_ip[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam acquire_state_RNO_11_.lut_mask=16'h4444;
defparam acquire_state_RNO_11_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_11_ (
	.combout(ladder_fpga_mux_statusin_3_4[11]),
	.dataa(ladder_fpga_nbr_test[11]),
	.datab(comp_mesure_temperature_temperature1[11]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_11_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_11_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_11_ (
	.combout(ladder_fpga_mux_statusin_3_5[11]),
	.dataa(ladder_fpga_nbr_abort[11]),
	.datab(comp_mesure_temperature_temperature3[11]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_11_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_11_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_10_ (
	.combout(ladder_fpga_mux_statusin_3_5[10]),
	.dataa(ladder_fpga_nbr_abort[10]),
	.datab(comp_mesure_temperature_temperature3[10]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_10_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_10_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_9_ (
	.combout(ladder_fpga_mux_statusin_3_5[9]),
	.dataa(ladder_fpga_nbr_abort[9]),
	.datab(comp_mesure_temperature_temperature3[9]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_9_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_9_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_8_ (
	.combout(ladder_fpga_mux_statusin_3_5[8]),
	.dataa(ladder_fpga_nbr_abort[8]),
	.datab(comp_mesure_temperature_temperature3[8]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_8_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_8_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_7_ (
	.combout(ladder_fpga_mux_statusin_3_5[7]),
	.dataa(ladder_fpga_nbr_abort[7]),
	.datab(comp_mesure_temperature_temperature3[7]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_7_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_7_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_6_ (
	.combout(ladder_fpga_mux_statusin_3_5[6]),
	.dataa(ladder_fpga_nbr_abort[6]),
	.datab(comp_mesure_temperature_temperature3[6]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_6_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_6_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_5_ (
	.combout(ladder_fpga_mux_statusin_3_5[5]),
	.dataa(ladder_fpga_nbr_abort[5]),
	.datab(comp_mesure_temperature_temperature3[5]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_5_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_5_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_4_ (
	.combout(ladder_fpga_mux_statusin_3_5[4]),
	.dataa(ladder_fpga_nbr_abort[4]),
	.datab(comp_mesure_temperature_temperature3[4]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_4_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_4_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_3_ (
	.combout(ladder_fpga_mux_statusin_3_5[3]),
	.dataa(ladder_fpga_nbr_abort[3]),
	.datab(comp_mesure_temperature_temperature3[3]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_3_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_3_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_2_ (
	.combout(ladder_fpga_mux_statusin_3_5[2]),
	.dataa(ladder_fpga_nbr_abort[2]),
	.datab(comp_mesure_temperature_temperature3[2]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_2_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_2_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_1_ (
	.combout(ladder_fpga_mux_statusin_3_5[1]),
	.dataa(ladder_fpga_nbr_abort[1]),
	.datab(comp_mesure_temperature_temperature3[1]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_1_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_1_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_0_ (
	.combout(ladder_fpga_mux_statusin_3_5[0]),
	.dataa(ladder_fpga_nbr_abort[0]),
	.datab(comp_mesure_temperature_temperature3[0]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_0_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_0_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_10_ (
	.combout(ladder_fpga_mux_statusin_3_4[10]),
	.dataa(ladder_fpga_nbr_test[10]),
	.datab(comp_mesure_temperature_temperature1[10]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_10_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_10_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_9_ (
	.combout(ladder_fpga_mux_statusin_3_4[9]),
	.dataa(ladder_fpga_nbr_test[9]),
	.datab(comp_mesure_temperature_temperature1[9]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_9_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_9_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_8_ (
	.combout(ladder_fpga_mux_statusin_3_4[8]),
	.dataa(ladder_fpga_nbr_test[8]),
	.datab(comp_mesure_temperature_temperature1[8]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_8_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_8_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_7_ (
	.combout(ladder_fpga_mux_statusin_3_4[7]),
	.dataa(ladder_fpga_nbr_test[7]),
	.datab(comp_mesure_temperature_temperature1[7]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_7_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_7_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_6_ (
	.combout(ladder_fpga_mux_statusin_3_4[6]),
	.dataa(ladder_fpga_nbr_test[6]),
	.datab(comp_mesure_temperature_temperature1[6]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_6_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_6_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_5_ (
	.combout(ladder_fpga_mux_statusin_3_4[5]),
	.dataa(ladder_fpga_nbr_test[5]),
	.datab(comp_mesure_temperature_temperature1[5]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_5_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_5_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_4_ (
	.combout(ladder_fpga_mux_statusin_3_4[4]),
	.dataa(ladder_fpga_nbr_test[4]),
	.datab(comp_mesure_temperature_temperature1[4]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_4_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_4_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_3_ (
	.combout(ladder_fpga_mux_statusin_3_4[3]),
	.dataa(ladder_fpga_nbr_test[3]),
	.datab(comp_mesure_temperature_temperature1[3]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_3_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_3_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_2_ (
	.combout(ladder_fpga_mux_statusin_3_4[2]),
	.dataa(ladder_fpga_nbr_test[2]),
	.datab(comp_mesure_temperature_temperature1[2]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_2_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_2_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_1_ (
	.combout(ladder_fpga_mux_statusin_3_4[1]),
	.dataa(ladder_fpga_nbr_test[1]),
	.datab(comp_mesure_temperature_temperature1[1]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_1_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_1_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_0_ (
	.combout(ladder_fpga_mux_statusin_3_4[0]),
	.dataa(ladder_fpga_nbr_test[0]),
	.datab(comp_mesure_temperature_temperature1[0]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_0_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_0_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_7_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [7]),
	.dataa(ladder_fpga_packer_dataout[15]),
	.datab(acquire_state_ip[4]),
	.datac(data_to_send[7]),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_7_.lut_mask=16'he2e2;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_7_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_6_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [6]),
	.dataa(ladder_fpga_packer_dataout[14]),
	.datab(acquire_state_ip[4]),
	.datac(data_to_send[6]),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_6_.lut_mask=16'he2e2;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_6_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_5_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [5]),
	.dataa(ladder_fpga_packer_dataout[13]),
	.datab(acquire_state_ip[4]),
	.datac(data_to_send[5]),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_5_.lut_mask=16'he2e2;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_5_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_3_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [3]),
	.dataa(ladder_fpga_packer_dataout[11]),
	.datab(acquire_state_ip[4]),
	.datac(data_to_send[3]),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_3_.lut_mask=16'he2e2;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_3_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_2_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [2]),
	.dataa(ladder_fpga_packer_dataout[10]),
	.datab(acquire_state_ip[4]),
	.datac(data_to_send[2]),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_2_.lut_mask=16'he2e2;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_2_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_1_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [1]),
	.dataa(ladder_fpga_packer_dataout[9]),
	.datab(acquire_state_ip[4]),
	.datac(data_to_send[1]),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_1_.lut_mask=16'he2e2;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_1_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_0_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [0]),
	.dataa(ladder_fpga_packer_dataout[8]),
	.datab(acquire_state_ip[4]),
	.datac(data_to_send[0]),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_0_.lut_mask=16'he2e2;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_0_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_17_ (
	.combout(ladder_fpga_mux_statusin_3_5[17]),
	.dataa(comp_gestion_hybrides_v4_control_alim_gen_15_latch_n_pilotage_n),
	.datab(comp_gestion_hybrides_v4_control_alim_gen_7_latch_n_pilotage_n),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_17_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_17_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_17_ (
	.combout(ladder_fpga_mux_statusin_3_4[17]),
	.dataa(comp_gestion_hybrides_v4_control_alim_gen_11_latch_n_pilotage_n),
	.datab(comp_gestion_hybrides_v4_control_alim_gen_3_latch_n_pilotage_n),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_17_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_17_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_i_m2_16_ (
	.combout(ladder_fpga_mux_statusin_3_5_i_m2[16]),
	.dataa(comp_gestion_hybrides_v4_control_alim_gen_14_latch_n_pilotage_n),
	.datab(comp_gestion_hybrides_v4_control_alim_gen_6_latch_n_pilotage_n),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_i_m2_16_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_i_m2_16_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_i_m2_16_ (
	.combout(ladder_fpga_mux_statusin_3_4_i_m2[16]),
	.dataa(comp_gestion_hybrides_v4_control_alim_gen_10_latch_n_pilotage_n),
	.datab(comp_gestion_hybrides_v4_control_alim_gen_2_latch_n_pilotage_n),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_i_m2_16_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_i_m2_16_.sum_lutc_input="datac";
// @35:2178
  cycloneiii_lcell_comb tokenin_pulse_duration_n1_i_o4_cZ (
	.combout(tokenin_pulse_duration_n1_i_o4),
	.dataa(tokenin_pulse_duration[2]),
	.datab(tokenin_pulse_duration[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_pulse_duration_n1_i_o4_cZ.lut_mask=16'h7777;
defparam tokenin_pulse_duration_n1_i_o4_cZ.sum_lutc_input="datac";
// @35:2178
  cycloneiii_lcell_comb tokenin_pulse_duration_n2_i_o4_cZ (
	.combout(tokenin_pulse_duration_n2_i_o4),
	.dataa(tokenin_pulse_duration[1]),
	.datab(tokenin_pulse_duration[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam tokenin_pulse_duration_n2_i_o4_cZ.lut_mask=16'h7777;
defparam tokenin_pulse_duration_n2_i_o4_cZ.sum_lutc_input="datac";
// @35:1579
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_ns_0_i_0_o4_3_ (
	.combout(ladder_fpga_event_controller_state_ns_0_i_0_o4[3]),
	.dataa(ladder_fpga_event_controller_state_ip[2]),
	.datab(ladder_fpga_event_controller_state_ip[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_event_controller_state_ns_0_i_0_o4_3_.lut_mask=16'heeee;
defparam ladder_fpga_event_controller_state_ns_0_i_0_o4_3_.sum_lutc_input="datac";
// @35:1971
  cycloneiii_lcell_comb ladder_fpga_mux_status_count_integer_n1_cZ (
	.combout(ladder_fpga_mux_status_count_integer_n1),
	.dataa(ladder_fpga_mux_status_count_integer[0]),
	.datab(ladder_fpga_mux_status_count_integer[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_mux_status_count_integer_n1_cZ.lut_mask=16'h6666;
defparam ladder_fpga_mux_status_count_integer_n1_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_2_ (
	.combout(ladder_fpga_fifo21_input_11_16_721_a8_1_0),
	.dataa(ladder_fpga_data_packer_temp[10]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_7_2_.lut_mask=16'h8888;
defparam ladder_fpga_fifo21_input_RNO_7_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo8_to_usb_wr_RNO_2 (
	.combout(ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4_0),
	.dataa(acquire_state_ip[6]),
	.datab(acquire_state_ip[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_fifo8_to_usb_wr_RNO_2.lut_mask=16'heeee;
defparam ladder_fpga_fifo8_to_usb_wr_RNO_2.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_0_4_ (
	.combout(ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0_1),
	.dataa(level_shifter_dac_load_indice_i_0[3]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_RNO_0_4_.lut_mask=16'h8888;
defparam ladder_fpga_level_shifter_dac_state_RNO_0_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_2_ (
	.combout(ladder_fpga_fifo21_input_11_16_721_a8_5_0),
	.dataa(ladder_fpga_fifo21_input[2]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_3_2_.lut_mask=16'h2222;
defparam ladder_fpga_fifo21_input_RNO_3_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_19_ (
	.combout(ladder_fpga_fifo21_input_11_1749_a8_5_0),
	.dataa(ladder_fpga_fifo21_input[19]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_3_19_.lut_mask=16'h2222;
defparam ladder_fpga_fifo21_input_RNO_3_19_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_10_ (
	.combout(ladder_fpga_fifo21_input_11_8_1134_a8_3_0),
	.dataa(ladder_fpga_data_packer_temp[10]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_6_10_.lut_mask=16'h2222;
defparam ladder_fpga_fifo21_input_RNO_6_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_8_ (
	.combout(ladder_fpga_fifo21_input_11_10_1016_a8_4_0),
	.dataa(ladder_fpga_data_packer_temp[12]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_6_8_.lut_mask=16'h8888;
defparam ladder_fpga_fifo21_input_RNO_6_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_11_ (
	.combout(ladder_fpga_fifo21_input_11_7_1193_a8_4_0),
	.dataa(ladder_fpga_data_packer_temp[15]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_5_11_.lut_mask=16'h8888;
defparam ladder_fpga_fifo21_input_RNO_5_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_9_ (
	.combout(ladder_fpga_fifo21_input_11_9_1075_a8_4_0),
	.dataa(ladder_fpga_data_packer_temp[13]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_4_9_.lut_mask=16'h8888;
defparam ladder_fpga_fifo21_input_RNO_4_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_10_ (
	.combout(ladder_fpga_fifo21_input_11_8_1134_a8_4_0),
	.dataa(ladder_fpga_data_packer_temp[14]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_4_10_.lut_mask=16'h8888;
defparam ladder_fpga_fifo21_input_RNO_4_10_.sum_lutc_input="datac";
// @35:2070
  cycloneiii_lcell_comb un83_roboclock_adc_phase_in_cZ (
	.combout(un83_roboclock_adc_phase_in),
	.dataa(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_1_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1),
	.datac(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_data_out),
	.datad(VCC)
);
defparam un83_roboclock_adc_phase_in_cZ.lut_mask=16'hb4b4;
defparam un83_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @35:2069
  cycloneiii_lcell_comb un72_roboclock_adc_phase_in_cZ (
	.combout(un72_roboclock_adc_phase_in),
	.dataa(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_3_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1),
	.datac(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_2_d_e_data_out),
	.datad(VCC)
);
defparam un72_roboclock_adc_phase_in_cZ.lut_mask=16'hb4b4;
defparam un72_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @35:2068
  cycloneiii_lcell_comb un61_roboclock_adc_phase_in_cZ (
	.combout(un61_roboclock_adc_phase_in),
	.dataa(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_5_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1),
	.datac(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_4_d_e_data_out),
	.datad(VCC)
);
defparam un61_roboclock_adc_phase_in_cZ.lut_mask=16'hb4b4;
defparam un61_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @35:2067
  cycloneiii_lcell_comb un50_roboclock_adc_phase_in_cZ (
	.combout(un50_roboclock_adc_phase_in),
	.dataa(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_7_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1),
	.datac(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_6_d_e_data_out),
	.datad(VCC)
);
defparam un50_roboclock_adc_phase_in_cZ.lut_mask=16'hb4b4;
defparam un50_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @35:2066
  cycloneiii_lcell_comb un39_roboclock_adc_phase_in_cZ (
	.combout(un39_roboclock_adc_phase_in),
	.dataa(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_9_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1),
	.datac(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_8_d_e_data_out),
	.datad(VCC)
);
defparam un39_roboclock_adc_phase_in_cZ.lut_mask=16'hb4b4;
defparam un39_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @35:2065
  cycloneiii_lcell_comb un28_roboclock_adc_phase_in_cZ (
	.combout(un28_roboclock_adc_phase_in),
	.dataa(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1),
	.datab(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out),
	.datac(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_10_d_e_data_out),
	.datad(VCC)
);
defparam un28_roboclock_adc_phase_in_cZ.lut_mask=16'hd2d2;
defparam un28_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @35:2064
  cycloneiii_lcell_comb un17_roboclock_adc_phase_in_cZ (
	.combout(un17_roboclock_adc_phase_in),
	.dataa(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1),
	.datab(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_13_d_e_data_out),
	.datac(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_12_d_e_data_out),
	.datad(VCC)
);
defparam un17_roboclock_adc_phase_in_cZ.lut_mask=16'hd2d2;
defparam un17_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @35:2063
  cycloneiii_lcell_comb un6_roboclock_adc_phase_in_cZ (
	.combout(un6_roboclock_adc_phase_in),
	.dataa(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1),
	.datab(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_15_d_e_data_out),
	.datac(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_14_d_e_data_out),
	.datad(VCC)
);
defparam un6_roboclock_adc_phase_in_cZ.lut_mask=16'hd2d2;
defparam un6_roboclock_adc_phase_in_cZ.sum_lutc_input="datac";
// @35:2061
  cycloneiii_lcell_comb un41_roboclock_horloge40_phase_in_cZ (
	.combout(un41_roboclock_horloge40_phase_in),
	.dataa(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1),
	.datab(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_17_d_e_data_out),
	.datac(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_16_d_e_data_out),
	.datad(VCC)
);
defparam un41_roboclock_horloge40_phase_in_cZ.lut_mask=16'hd2d2;
defparam un41_roboclock_horloge40_phase_in_cZ.sum_lutc_input="datac";
// @35:2060
  cycloneiii_lcell_comb un30_roboclock_horloge40_phase_in_cZ (
	.combout(un30_roboclock_horloge40_phase_in),
	.dataa(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1),
	.datab(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_19_d_e_data_out),
	.datac(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_18_d_e_data_out),
	.datad(VCC)
);
defparam un30_roboclock_horloge40_phase_in_cZ.lut_mask=16'hd2d2;
defparam un30_roboclock_horloge40_phase_in_cZ.sum_lutc_input="datac";
// @35:2059
  cycloneiii_lcell_comb un19_roboclock_horloge40_phase_in_cZ (
	.combout(un19_roboclock_horloge40_phase_in),
	.dataa(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1),
	.datab(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_21_d_e_data_out),
	.datac(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_20_d_e_data_out),
	.datad(VCC)
);
defparam un19_roboclock_horloge40_phase_in_cZ.lut_mask=16'hd2d2;
defparam un19_roboclock_horloge40_phase_in_cZ.sum_lutc_input="datac";
// @35:2058
  cycloneiii_lcell_comb un8_roboclock_horloge40_phase_in_cZ (
	.combout(un8_roboclock_horloge40_phase_in),
	.dataa(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1),
	.datab(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_data_out),
	.datac(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_22_d_e_data_out),
	.datad(VCC)
);
defparam un8_roboclock_horloge40_phase_in_cZ.lut_mask=16'hd2d2;
defparam un8_roboclock_horloge40_phase_in_cZ.sum_lutc_input="datac";
// @35:2213
  cycloneiii_lcell_comb level_shifter_dac_load_indice_c0_cZ (
	.combout(level_shifter_dac_load_indice_c0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[4]),
	.datab(ladder_fpga_level_shifter_dac_state_i_0[6]),
	.datac(level_shifter_dac_load_indice_i_0[0]),
	.datad(VCC)
);
defparam level_shifter_dac_load_indice_c0_cZ.lut_mask=16'hbfbf;
defparam level_shifter_dac_load_indice_c0_cZ.sum_lutc_input="datac";
// @35:2289
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_2 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2 ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i [3]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [2]),
	.datac(level_shifter_dac_load_indice_i_0[0]),
	.datad(level_shifter_dac_load_indice_i_0[1])
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_2.lut_mask=16'h00c5;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_2.sum_lutc_input="datac";
// @35:2287
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_5_a (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5_a ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [5]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i [4]),
	.datac(level_shifter_dac_load_indice_i_0[0]),
	.datad(level_shifter_dac_load_indice_i_0[1])
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_5_a.lut_mask=16'h3a0f;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_5_a.sum_lutc_input="datac";
// @35:2287
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_5 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5 ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i [6]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [7]),
	.datac(level_shifter_dac_load_indice_i_0[1]),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5_a )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_5.lut_mask=16'hfc05;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_5.sum_lutc_input="datac";
// @35:2287
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9_a ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [9]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i [8]),
	.datac(level_shifter_dac_load_indice_i_0[0]),
	.datad(level_shifter_dac_load_indice_i_0[1])
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a.lut_mask=16'h3a0f;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a.sum_lutc_input="datac";
// @35:2287
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9 ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i [10]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [11]),
	.datac(level_shifter_dac_load_indice_i_0[1]),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9_a )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9.lut_mask=16'hfc05;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9.sum_lutc_input="datac";
// @35:2289
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i [5]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [4]),
	.datac(level_shifter_dac_load_indice_i_0[0]),
	.datad(level_shifter_dac_load_indice_i_0[1])
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a.lut_mask=16'h3a0f;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a.sum_lutc_input="datac";
// @35:2289
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5 ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [6]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i [7]),
	.datac(level_shifter_dac_load_indice_i_0[1]),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5.lut_mask=16'h03fa;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5.sum_lutc_input="datac";
// @35:2289
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9_a (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i [9]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [8]),
	.datac(level_shifter_dac_load_indice_i_0[0]),
	.datad(level_shifter_dac_load_indice_i_0[1])
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9_a.lut_mask=16'h3a0f;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9_a.sum_lutc_input="datac";
// @35:2289
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9 ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b [10]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i [11]),
	.datac(level_shifter_dac_load_indice_i_0[1]),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9.lut_mask=16'h03fa;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_ld_cs_n_i_RNO (
	.combout(N_1415_i_0_g0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[0]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[1]),
	.datac(ladder_fpga_level_shifter_dac_state_ip[4]),
	.datad(VCC)
);
defparam level_shifter_dac_ld_cs_n_i_RNO.lut_mask=16'h0101;
defparam level_shifter_dac_ld_cs_n_i_RNO.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_0_ (
	.combout(N_1394_i_0_g0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[0]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[1]),
	.datac(level_shifter_dac_load),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_RNO_0_.lut_mask=16'h0e0e;
defparam ladder_fpga_level_shifter_dac_state_RNO_0_.sum_lutc_input="datac";
// @35:2213
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_ns_i_a2_1_ (
	.combout(ladder_fpga_level_shifter_dac_state_ns_i_a2[1]),
	.dataa(level_shifter_dac_load_indice_i_0[0]),
	.datab(level_shifter_dac_load_indice_i_0[1]),
	.datac(level_shifter_dac_load_indice_i_0[2]),
	.datad(level_shifter_dac_load_indice_i_0[3])
);
defparam ladder_fpga_level_shifter_dac_state_ns_i_a2_1_.lut_mask=16'h8000;
defparam ladder_fpga_level_shifter_dac_state_ns_i_a2_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_13_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320_m2_0),
	.dataa(data_serial_c[1]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_data_packer_temp[13]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[0])
);
defparam ladder_fpga_fifo21_input_RNO_7_13_.lut_mask=16'hf066;
defparam ladder_fpga_fifo21_input_RNO_7_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_12_ (
	.combout(ladder_fpga_fifo21_input_11_6_1252_m2_0),
	.dataa(data_serial_c[0]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_data_packer_temp[12]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[0])
);
defparam ladder_fpga_fifo21_input_RNO_7_12_.lut_mask=16'hf066;
defparam ladder_fpga_fifo21_input_RNO_7_12_.sum_lutc_input="datac";
// @35:1779
  cycloneiii_lcell_comb proc_ladder_fpga_adc_cs_shiftreg_clr10_0_a2_0_a3 (
	.combout(\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a2_0_a3_i ),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam proc_ladder_fpga_adc_cs_shiftreg_clr10_0_a2_0_a3.lut_mask=16'hfbff;
defparam proc_ladder_fpga_adc_cs_shiftreg_clr10_0_a2_0_a3.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_16_ (
	.combout(ladder_fpga_fifo21_input_11_2_1524_m2_0),
	.dataa(data_serial_c[0]),
	.datab(data_serial_c[4]),
	.datac(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[0])
);
defparam ladder_fpga_fifo21_input_RNO_7_16_.lut_mask=16'ha5c3;
defparam ladder_fpga_fifo21_input_RNO_7_16_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNIER6Q1_0_3_ (
	.combout(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIER6Q1_0_3_.lut_mask=16'h8000;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIER6Q1_0_3_.sum_lutc_input="datac";
// @35:1579
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_ns_0_i_0_a3_3_ (
	.combout(ladder_fpga_event_controller_state_ns_0_i_0_a3[3]),
	.dataa(spare_switch_c),
	.datab(ladder_fpga_busy),
	.datac(ladder_fpga_event_controller_state_ip[2]),
	.datad(tokenin_pulse_ok)
);
defparam ladder_fpga_event_controller_state_ns_0_i_0_a3_3_.lut_mask=16'h0015;
defparam ladder_fpga_event_controller_state_ns_0_i_0_a3_3_.sum_lutc_input="datac";
// @35:2103
  cycloneiii_lcell_comb un1_ladder_fpga_event_controller_state_2_i_s_0_cZ (
	.combout(un1_ladder_fpga_event_controller_state_2_i_s_0),
	.dataa(ladder_fpga_event_controller_state_ip[1]),
	.datab(ladder_fpga_event_controller_state_i_0[5]),
	.datac(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3 ),
	.datad(VCC)
);
defparam un1_ladder_fpga_event_controller_state_2_i_s_0_cZ.lut_mask=16'h4040;
defparam un1_ladder_fpga_event_controller_state_2_i_s_0_cZ.sum_lutc_input="datac";
// @35:1417
  cycloneiii_lcell_comb ladder_fpga_fifo21_rd_iv_i_m4_cZ (
	.combout(ladder_fpga_fifo21_rd_iv_i_m4),
	.dataa(ladder_fpga_clock40MHz),
	.datab(spare_switch_c),
	.datac(ladder_fpga_fifo21_empty),
	.datad(ladder_fpga_fifo21_rd_debug)
);
defparam ladder_fpga_fifo21_rd_iv_i_m4_cZ.lut_mask=16'hcd01;
defparam ladder_fpga_fifo21_rd_iv_i_m4_cZ.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_12_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[12]),
	.dataa(ladder_fpga_activeclock),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_12_.lut_mask=16'h03fa;
defparam ladder_fpga_mux_statusin_3_3_a_12_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_12_ (
	.combout(ladder_fpga_mux_statusin_3_3[12]),
	.dataa(card_ser_num_c[0]),
	.datab(ladder_fpga_event_controller_state_i_0[5]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[12])
);
defparam ladder_fpga_mux_statusin_3_3_12_.lut_mask=16'h30af;
defparam ladder_fpga_mux_statusin_3_3_12_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_13_ (
	.combout(ladder_fpga_mux_statusin_3_3[13]),
	.dataa(holdin_echelle_c),
	.datab(ladder_fpga_mux_status_count_integer[1]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(ladder_fpga_mux_statusin_3_2_x[13])
);
defparam ladder_fpga_mux_statusin_3_3_13_.lut_mask=16'hef23;
defparam ladder_fpga_mux_statusin_3_3_13_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_13_ (
	.combout(ladder_fpga_mux_statusin_3_6[13]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5_x[13]),
	.datac(ladder_fpga_mux_statusin_3_4_x[13]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_13_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb tst_tokenin_echelle_RNITIVL (
	.combout(G_1882),
	.dataa(ladder_fpga_event_controller_state_ip[4]),
	.datab(acquire_state_ip[9]),
	.datac(tst_tokenin_echellegen),
	.datad(VCC)
);
defparam tst_tokenin_echelle_RNITIVL.lut_mask=16'h0808;
defparam tst_tokenin_echelle_RNITIVL.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_0_1_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0 [1]),
	.dataa(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_19_b_c_data_out),
	.datab(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_1),
	.datac(\acquire_adcs.n_preamble [2]),
	.datad(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_9_d_e_data_out)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_0_1_.lut_mask=16'hfb0b;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_0_1_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_4_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [4]),
	.dataa(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_4_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_1),
	.datac(\acquire_adcs.n_preamble [2]),
	.datad(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_14_d_e_data_out)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_4_.lut_mask=16'hfb0b;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_4_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_a_9_ (
	.combout(\acquire_adcs.data_to_send_2_3_a [9]),
	.dataa(adc_results_2[9]),
	.datab(adc_results_3[9]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_3_a_9_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_3_a_9_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_9_ (
	.combout(\acquire_adcs.data_to_send_2_3 [9]),
	.dataa(adc_results_1[9]),
	.datab(adc_results_0[9]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_3_a [9])
);
defparam acquire_adcs_data_to_send_2_3_9_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_3_9_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_a_9_ (
	.combout(\acquire_adcs.data_to_send_2_6_a [9]),
	.dataa(adc_results_6[9]),
	.datab(adc_results_7[9]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_6_a_9_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_6_a_9_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_9_ (
	.combout(\acquire_adcs.data_to_send_2_6 [9]),
	.dataa(adc_results_5[9]),
	.datab(adc_results_4[9]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_6_a [9])
);
defparam acquire_adcs_data_to_send_2_6_9_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_6_9_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_a_9_ (
	.combout(\acquire_adcs.data_to_send_2_10_a [9]),
	.dataa(adc_results_10[9]),
	.datab(adc_results_11[9]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_10_a_9_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_10_a_9_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_9_ (
	.combout(\acquire_adcs.data_to_send_2_10 [9]),
	.dataa(adc_results_9[9]),
	.datab(adc_results_8[9]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_10_a [9])
);
defparam acquire_adcs_data_to_send_2_10_9_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_10_9_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_a_9_ (
	.combout(\acquire_adcs.data_to_send_2_13_a [9]),
	.dataa(adc_results_14[9]),
	.datab(adc_results_15[9]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_13_a_9_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_13_a_9_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_9_ (
	.combout(\acquire_adcs.data_to_send_2_13 [9]),
	.dataa(adc_results_13[9]),
	.datab(adc_results_12[9]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_13_a [9])
);
defparam acquire_adcs_data_to_send_2_13_9_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_13_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNIJ4LB1_3_ (
	.combout(ladder_fpga_fifo21_input_11_17_678_a8_4_2),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(VCC)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIJ4LB1_3_.lut_mask=16'h0404;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIJ4LB1_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_15_ (
	.combout(ladder_fpga_fifo21_input_11_3_1456_m2_0),
	.dataa(data_serial_c[3]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_data_packer_temp[15]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[0])
);
defparam ladder_fpga_fifo21_input_RNO_6_15_.lut_mask=16'hf066;
defparam ladder_fpga_fifo21_input_RNO_6_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_19_ (
	.combout(ladder_fpga_fifo21_input_11_1749_m2_0),
	.dataa(data_serial_c[3]),
	.datab(data_serial_c[7]),
	.datac(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[0])
);
defparam ladder_fpga_fifo21_input_RNO_7_19_.lut_mask=16'ha5c3;
defparam ladder_fpga_fifo21_input_RNO_7_19_.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_i_0_5_ (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0 [5]),
	.dataa(ladder_fpga_event_controller_state_ip[1]),
	.datab(ladder_fpga_event_controller_state_i_0[5]),
	.datac(un26_ladder_fpga_nbr_rclk_echelle_combout[27]),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_i_0_5_.lut_mask=16'hc8c8;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_i_0_5_.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_i_0_12_ (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0 [12]),
	.dataa(ladder_fpga_event_controller_state_ip[1]),
	.datab(ladder_fpga_event_controller_state_i_0[5]),
	.datac(un26_ladder_fpga_nbr_rclk_echelle_combout[20]),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_i_0_12_.lut_mask=16'hc8c8;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_i_0_12_.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_i_0_13_ (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0 [13]),
	.dataa(ladder_fpga_event_controller_state_ip[1]),
	.datab(ladder_fpga_event_controller_state_i_0[5]),
	.datac(un26_ladder_fpga_nbr_rclk_echelle_combout[19]),
	.datad(VCC)
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_i_0_13_.lut_mask=16'hc8c8;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_i_0_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_wr_RNO_0 (
	.combout(ladder_fpga_fifo21_wr_0_0_g0_i_o4),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_wr_RNO_0.lut_mask=16'hffdf;
defparam ladder_fpga_fifo21_wr_RNO_0.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_RNO_1_0_ (
	.combout(ladder_fpga_event_controller_state_ns_0_0_0_5__g2),
	.dataa(ladder_fpga_event_controller_state_ip[4]),
	.datab(ladder_fpga_event_controller_state_ip[2]),
	.datac(ladder_fpga_event_controller_state_ns_i_0_m4_x[2]),
	.datad(VCC)
);
defparam ladder_fpga_event_controller_state_RNO_1_0_.lut_mask=16'h0e0e;
defparam ladder_fpga_event_controller_state_RNO_1_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_wr_enable_RNO (
	.combout(ladder_fpga_fifo21_wr_enable_0_0_g2_i),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_wr_enable_RNO.lut_mask=16'h0004;
defparam ladder_fpga_fifo21_wr_enable_RNO.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_18_ (
	.combout(ladder_fpga_fifo21_input_11_0_1674_m2_0),
	.dataa(data_serial_c[2]),
	.datab(data_serial_c[6]),
	.datac(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[0])
);
defparam ladder_fpga_fifo21_input_RNO_6_18_.lut_mask=16'ha5c3;
defparam ladder_fpga_fifo21_input_RNO_6_18_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_14_ (
	.combout(ladder_fpga_fifo21_input_11_4_1388_m2_0),
	.dataa(data_serial_c[2]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_data_packer_temp[14]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[0])
);
defparam ladder_fpga_fifo21_input_RNO_5_14_.lut_mask=16'hf066;
defparam ladder_fpga_fifo21_input_RNO_5_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_14_ (
	.combout(ladder_fpga_fifo21_input_11_4_1388_m2),
	.dataa(data_serial_c[10]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(data_serial_m_x[6]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_4_14_.lut_mask=16'h990f;
defparam ladder_fpga_fifo21_input_RNO_4_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_17_ (
	.combout(ladder_fpga_fifo21_input_11_1_1599_m2_0),
	.dataa(data_serial_c[1]),
	.datab(data_serial_c[5]),
	.datac(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[0])
);
defparam ladder_fpga_fifo21_input_RNO_4_17_.lut_mask=16'ha5c3;
defparam ladder_fpga_fifo21_input_RNO_4_17_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_8_ (
	.combout(ladder_fpga_fifo21_input_11_10_1016_m2_0),
	.dataa(data_serial_c[4]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(data_serial_m_x[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_4_8_.lut_mask=16'h990f;
defparam ladder_fpga_fifo21_input_RNO_4_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_8_ (
	.combout(ladder_fpga_fifo21_input_11_10_1016_m8),
	.dataa(ladder_fpga_fifo21_input[8]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_10_1016_m2),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_7_8_.lut_mask=16'hb8b8;
defparam ladder_fpga_fifo21_input_RNO_7_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_11_ (
	.combout(ladder_fpga_fifo21_input_11_7_1193_m8),
	.dataa(ladder_fpga_fifo21_input[11]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_11_964_m2),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_6_11_.lut_mask=16'hb8b8;
defparam ladder_fpga_fifo21_input_RNO_6_11_.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_adcs_n_fifo_c0 (
	.combout(\acquire_adcs.n_fifo_c0 ),
	.dataa(\acquire_adcs.n_fifo [3]),
	.datab(acquire_state_ip[2]),
	.datac(\acquire_adcs.n_fifo [0]),
	.datad(VCC)
);
defparam acquire_adcs_n_fifo_c0.lut_mask=16'h4040;
defparam acquire_adcs_n_fifo_c0.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_a_0_ (
	.combout(\acquire_adcs.data_to_send_2_10_a [0]),
	.dataa(adc_results_10[0]),
	.datab(adc_results_11[0]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_10_a_0_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_10_a_0_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_0_ (
	.combout(\acquire_adcs.data_to_send_2_10 [0]),
	.dataa(adc_results_9[0]),
	.datab(adc_results_8[0]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_10_a [0])
);
defparam acquire_adcs_data_to_send_2_10_0_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_10_0_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_a_0_ (
	.combout(\acquire_adcs.data_to_send_2_13_a [0]),
	.dataa(adc_results_14[0]),
	.datab(adc_results_15[0]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_13_a_0_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_13_a_0_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_0_ (
	.combout(\acquire_adcs.data_to_send_2_13 [0]),
	.dataa(adc_results_13[0]),
	.datab(adc_results_12[0]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_13_a [0])
);
defparam acquire_adcs_data_to_send_2_13_0_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_13_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb n_adc_RNO_1_ (
	.combout(n_adc_e1_0_g3),
	.dataa(acquire_state_ip[3]),
	.datab(n_adc[1]),
	.datac(n_adc[0]),
	.datad(acquire_state_ns_0_15__g1)
);
defparam n_adc_RNO_1_.lut_mask=16'h0028;
defparam n_adc_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNO_14_ (
	.combout(N_1093_i_0_g0),
	.dataa(ladder_fpga_fifo8_from_usb_empty),
	.datab(acquire_state_ip[14]),
	.datac(acquire_state_i_0[15]),
	.datad(VCC)
);
defparam acquire_state_RNO_14_.lut_mask=16'h8a8a;
defparam acquire_state_RNO_14_.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_ns_a3_14_ (
	.combout(acquire_state_ns_a3[14]),
	.dataa(n_bytes[0]),
	.datab(n_bytes[1]),
	.datac(acquire_state_ip[1]),
	.datad(VCC)
);
defparam acquire_state_ns_a3_14_.lut_mask=16'h7070;
defparam acquire_state_ns_a3_14_.sum_lutc_input="datac";
// @35:1536
  cycloneiii_lcell_comb un1_n_bytes_1_sqmuxa_i_o3_cZ (
	.combout(un1_n_bytes_1_sqmuxa_i_o3),
	.dataa(n_bytes[0]),
	.datab(n_bytes[1]),
	.datac(acquire_state_ip[1]),
	.datad(VCC)
);
defparam un1_n_bytes_1_sqmuxa_i_o3_cZ.lut_mask=16'h7f7f;
defparam un1_n_bytes_1_sqmuxa_i_o3_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_rd_debug_RNO (
	.combout(ladder_fpga_fifo21_rd_debug_0_0_g0_0),
	.dataa(acquire_state_ip[1]),
	.datab(ladder_fpga_fifo21_rd_debug),
	.datac(\acquire_adcs.n_fifo [3]),
	.datad(acquire_state_ip[2])
);
defparam ladder_fpga_fifo21_rd_debug_RNO.lut_mask=16'h4f44;
defparam ladder_fpga_fifo21_rd_debug_RNO.sum_lutc_input="datac";
  cycloneiii_lcell_comb n_bytes_RNO_0_ (
	.combout(n_bytes_0_0_0__g3),
	.dataa(\acquire_adcs.n_fifo [3]),
	.datab(acquire_state_ip[2]),
	.datac(n_bytes[0]),
	.datad(VCC)
);
defparam n_bytes_RNO_0_.lut_mask=16'h0b0b;
defparam n_bytes_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNIJS5P_2_ (
	.combout(n_bytes_0_0_0__g0_e_i),
	.dataa(\acquire_adcs.n_fifo [3]),
	.datab(acquire_state_ip[2]),
	.datac(acquire_state_ip[1]),
	.datad(VCC)
);
defparam acquire_state_RNIJS5P_2_.lut_mask=16'hf4f4;
defparam acquire_state_RNIJS5P_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb n_bytes_RNO_1_ (
	.combout(n_bytes_0_0_1__g3),
	.dataa(n_bytes[0]),
	.datab(n_bytes[1]),
	.datac(\acquire_adcs.n_fifo [3]),
	.datad(acquire_state_ip[2])
);
defparam n_bytes_RNO_1_.lut_mask=16'h6066;
defparam n_bytes_RNO_1_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_11_ (
	.combout(ladder_fpga_mux_statusin_3_6[11]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[11]),
	.datac(ladder_fpga_mux_statusin_3_4[11]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_11_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_mux_status_count_integer_RNO_2_ (
	.combout(ladder_fpga_mux_status_count_integer_n2_0_g0),
	.dataa(ladder_fpga_mux_status_count_integer[0]),
	.datab(ladder_fpga_mux_status_count_integer[1]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_status_count_integer_RNO_2_.lut_mask=16'h7878;
defparam ladder_fpga_mux_status_count_integer_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNO_10_ (
	.combout(acquire_state_ns_0_0_5__g0),
	.dataa(acquire_state_ip[10]),
	.datab(ladder_fpga_event_controller_state_i_0[5]),
	.datac(acquire_state_ip[11]),
	.datad(VCC)
);
defparam acquire_state_RNO_10_.lut_mask=16'hf2f2;
defparam acquire_state_RNO_10_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_a_8_ (
	.combout(\acquire_adcs.data_to_send_2_13_a [8]),
	.dataa(adc_results_14[8]),
	.datab(adc_results_15[8]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_13_a_8_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_13_a_8_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_8_ (
	.combout(\acquire_adcs.data_to_send_2_13 [8]),
	.dataa(adc_results_13[8]),
	.datab(adc_results_12[8]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_13_a [8])
);
defparam acquire_adcs_data_to_send_2_13_8_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_13_8_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_a_7_ (
	.combout(\acquire_adcs.data_to_send_2_13_a [7]),
	.dataa(adc_results_14[7]),
	.datab(adc_results_15[7]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_13_a_7_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_13_a_7_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_7_ (
	.combout(\acquire_adcs.data_to_send_2_13 [7]),
	.dataa(adc_results_13[7]),
	.datab(adc_results_12[7]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_13_a [7])
);
defparam acquire_adcs_data_to_send_2_13_7_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_13_7_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_a_6_ (
	.combout(\acquire_adcs.data_to_send_2_13_a [6]),
	.dataa(adc_results_14[6]),
	.datab(adc_results_15[6]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_13_a_6_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_13_a_6_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_6_ (
	.combout(\acquire_adcs.data_to_send_2_13 [6]),
	.dataa(adc_results_13[6]),
	.datab(adc_results_12[6]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_13_a [6])
);
defparam acquire_adcs_data_to_send_2_13_6_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_13_6_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_a_5_ (
	.combout(\acquire_adcs.data_to_send_2_13_a [5]),
	.dataa(adc_results_14[5]),
	.datab(adc_results_15[5]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_13_a_5_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_13_a_5_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_5_ (
	.combout(\acquire_adcs.data_to_send_2_13 [5]),
	.dataa(adc_results_13[5]),
	.datab(adc_results_12[5]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_13_a [5])
);
defparam acquire_adcs_data_to_send_2_13_5_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_13_5_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_a_4_ (
	.combout(\acquire_adcs.data_to_send_2_13_a [4]),
	.dataa(adc_results_14[4]),
	.datab(adc_results_15[4]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_13_a_4_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_13_a_4_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_4_ (
	.combout(\acquire_adcs.data_to_send_2_13 [4]),
	.dataa(adc_results_13[4]),
	.datab(adc_results_12[4]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_13_a [4])
);
defparam acquire_adcs_data_to_send_2_13_4_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_13_4_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_a_3_ (
	.combout(\acquire_adcs.data_to_send_2_13_a [3]),
	.dataa(adc_results_14[3]),
	.datab(adc_results_15[3]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_13_a_3_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_13_a_3_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_3_ (
	.combout(\acquire_adcs.data_to_send_2_13 [3]),
	.dataa(adc_results_13[3]),
	.datab(adc_results_12[3]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_13_a [3])
);
defparam acquire_adcs_data_to_send_2_13_3_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_13_3_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_a_2_ (
	.combout(\acquire_adcs.data_to_send_2_13_a [2]),
	.dataa(adc_results_14[2]),
	.datab(adc_results_15[2]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_13_a_2_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_13_a_2_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_2_ (
	.combout(\acquire_adcs.data_to_send_2_13 [2]),
	.dataa(adc_results_13[2]),
	.datab(adc_results_12[2]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_13_a [2])
);
defparam acquire_adcs_data_to_send_2_13_2_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_13_2_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_a_1_ (
	.combout(\acquire_adcs.data_to_send_2_13_a [1]),
	.dataa(adc_results_14[1]),
	.datab(adc_results_15[1]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_13_a_1_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_13_a_1_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_13_1_ (
	.combout(\acquire_adcs.data_to_send_2_13 [1]),
	.dataa(adc_results_13[1]),
	.datab(adc_results_12[1]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_13_a [1])
);
defparam acquire_adcs_data_to_send_2_13_1_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_13_1_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_a_8_ (
	.combout(\acquire_adcs.data_to_send_2_10_a [8]),
	.dataa(adc_results_10[8]),
	.datab(adc_results_11[8]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_10_a_8_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_10_a_8_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_8_ (
	.combout(\acquire_adcs.data_to_send_2_10 [8]),
	.dataa(adc_results_9[8]),
	.datab(adc_results_8[8]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_10_a [8])
);
defparam acquire_adcs_data_to_send_2_10_8_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_10_8_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_a_7_ (
	.combout(\acquire_adcs.data_to_send_2_10_a [7]),
	.dataa(adc_results_10[7]),
	.datab(adc_results_11[7]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_10_a_7_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_10_a_7_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_7_ (
	.combout(\acquire_adcs.data_to_send_2_10 [7]),
	.dataa(adc_results_9[7]),
	.datab(adc_results_8[7]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_10_a [7])
);
defparam acquire_adcs_data_to_send_2_10_7_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_10_7_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_a_6_ (
	.combout(\acquire_adcs.data_to_send_2_10_a [6]),
	.dataa(adc_results_10[6]),
	.datab(adc_results_11[6]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_10_a_6_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_10_a_6_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_6_ (
	.combout(\acquire_adcs.data_to_send_2_10 [6]),
	.dataa(adc_results_9[6]),
	.datab(adc_results_8[6]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_10_a [6])
);
defparam acquire_adcs_data_to_send_2_10_6_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_10_6_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_a_5_ (
	.combout(\acquire_adcs.data_to_send_2_10_a [5]),
	.dataa(adc_results_10[5]),
	.datab(adc_results_11[5]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_10_a_5_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_10_a_5_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_5_ (
	.combout(\acquire_adcs.data_to_send_2_10 [5]),
	.dataa(adc_results_9[5]),
	.datab(adc_results_8[5]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_10_a [5])
);
defparam acquire_adcs_data_to_send_2_10_5_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_10_5_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_a_4_ (
	.combout(\acquire_adcs.data_to_send_2_10_a [4]),
	.dataa(adc_results_10[4]),
	.datab(adc_results_11[4]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_10_a_4_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_10_a_4_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_4_ (
	.combout(\acquire_adcs.data_to_send_2_10 [4]),
	.dataa(adc_results_9[4]),
	.datab(adc_results_8[4]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_10_a [4])
);
defparam acquire_adcs_data_to_send_2_10_4_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_10_4_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_a_3_ (
	.combout(\acquire_adcs.data_to_send_2_10_a [3]),
	.dataa(adc_results_10[3]),
	.datab(adc_results_11[3]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_10_a_3_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_10_a_3_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_3_ (
	.combout(\acquire_adcs.data_to_send_2_10 [3]),
	.dataa(adc_results_9[3]),
	.datab(adc_results_8[3]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_10_a [3])
);
defparam acquire_adcs_data_to_send_2_10_3_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_10_3_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_a_2_ (
	.combout(\acquire_adcs.data_to_send_2_10_a [2]),
	.dataa(adc_results_10[2]),
	.datab(adc_results_11[2]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_10_a_2_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_10_a_2_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_2_ (
	.combout(\acquire_adcs.data_to_send_2_10 [2]),
	.dataa(adc_results_9[2]),
	.datab(adc_results_8[2]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_10_a [2])
);
defparam acquire_adcs_data_to_send_2_10_2_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_10_2_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_a_1_ (
	.combout(\acquire_adcs.data_to_send_2_10_a [1]),
	.dataa(adc_results_10[1]),
	.datab(adc_results_11[1]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_10_a_1_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_10_a_1_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_10_1_ (
	.combout(\acquire_adcs.data_to_send_2_10 [1]),
	.dataa(adc_results_9[1]),
	.datab(adc_results_8[1]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_10_a [1])
);
defparam acquire_adcs_data_to_send_2_10_1_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_10_1_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_a_8_ (
	.combout(\acquire_adcs.data_to_send_2_6_a [8]),
	.dataa(adc_results_6[8]),
	.datab(adc_results_7[8]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_6_a_8_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_6_a_8_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_8_ (
	.combout(\acquire_adcs.data_to_send_2_6 [8]),
	.dataa(adc_results_5[8]),
	.datab(adc_results_4[8]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_6_a [8])
);
defparam acquire_adcs_data_to_send_2_6_8_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_6_8_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_a_7_ (
	.combout(\acquire_adcs.data_to_send_2_6_a [7]),
	.dataa(adc_results_6[7]),
	.datab(adc_results_7[7]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_6_a_7_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_6_a_7_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_7_ (
	.combout(\acquire_adcs.data_to_send_2_6 [7]),
	.dataa(adc_results_5[7]),
	.datab(adc_results_4[7]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_6_a [7])
);
defparam acquire_adcs_data_to_send_2_6_7_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_6_7_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_a_6_ (
	.combout(\acquire_adcs.data_to_send_2_6_a [6]),
	.dataa(adc_results_6[6]),
	.datab(adc_results_7[6]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_6_a_6_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_6_a_6_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_6_ (
	.combout(\acquire_adcs.data_to_send_2_6 [6]),
	.dataa(adc_results_5[6]),
	.datab(adc_results_4[6]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_6_a [6])
);
defparam acquire_adcs_data_to_send_2_6_6_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_6_6_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_a_5_ (
	.combout(\acquire_adcs.data_to_send_2_6_a [5]),
	.dataa(adc_results_6[5]),
	.datab(adc_results_7[5]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_6_a_5_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_6_a_5_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_5_ (
	.combout(\acquire_adcs.data_to_send_2_6 [5]),
	.dataa(adc_results_5[5]),
	.datab(adc_results_4[5]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_6_a [5])
);
defparam acquire_adcs_data_to_send_2_6_5_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_6_5_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_a_4_ (
	.combout(\acquire_adcs.data_to_send_2_6_a [4]),
	.dataa(adc_results_6[4]),
	.datab(adc_results_7[4]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_6_a_4_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_6_a_4_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_4_ (
	.combout(\acquire_adcs.data_to_send_2_6 [4]),
	.dataa(adc_results_5[4]),
	.datab(adc_results_4[4]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_6_a [4])
);
defparam acquire_adcs_data_to_send_2_6_4_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_6_4_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_a_3_ (
	.combout(\acquire_adcs.data_to_send_2_6_a [3]),
	.dataa(adc_results_6[3]),
	.datab(adc_results_7[3]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_6_a_3_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_6_a_3_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_3_ (
	.combout(\acquire_adcs.data_to_send_2_6 [3]),
	.dataa(adc_results_5[3]),
	.datab(adc_results_4[3]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_6_a [3])
);
defparam acquire_adcs_data_to_send_2_6_3_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_6_3_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_a_2_ (
	.combout(\acquire_adcs.data_to_send_2_6_a [2]),
	.dataa(adc_results_6[2]),
	.datab(adc_results_7[2]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_6_a_2_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_6_a_2_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_2_ (
	.combout(\acquire_adcs.data_to_send_2_6 [2]),
	.dataa(adc_results_5[2]),
	.datab(adc_results_4[2]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_6_a [2])
);
defparam acquire_adcs_data_to_send_2_6_2_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_6_2_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_a_1_ (
	.combout(\acquire_adcs.data_to_send_2_6_a [1]),
	.dataa(adc_results_6[1]),
	.datab(adc_results_7[1]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_6_a_1_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_6_a_1_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_1_ (
	.combout(\acquire_adcs.data_to_send_2_6 [1]),
	.dataa(adc_results_5[1]),
	.datab(adc_results_4[1]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_6_a [1])
);
defparam acquire_adcs_data_to_send_2_6_1_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_6_1_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_a_0_ (
	.combout(\acquire_adcs.data_to_send_2_6_a [0]),
	.dataa(adc_results_6[0]),
	.datab(adc_results_7[0]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_6_a_0_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_6_a_0_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_6_0_ (
	.combout(\acquire_adcs.data_to_send_2_6 [0]),
	.dataa(adc_results_5[0]),
	.datab(adc_results_4[0]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_6_a [0])
);
defparam acquire_adcs_data_to_send_2_6_0_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_6_0_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_a_8_ (
	.combout(\acquire_adcs.data_to_send_2_3_a [8]),
	.dataa(adc_results_2[8]),
	.datab(adc_results_3[8]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_3_a_8_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_3_a_8_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_8_ (
	.combout(\acquire_adcs.data_to_send_2_3 [8]),
	.dataa(adc_results_1[8]),
	.datab(adc_results_0[8]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_3_a [8])
);
defparam acquire_adcs_data_to_send_2_3_8_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_3_8_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_a_7_ (
	.combout(\acquire_adcs.data_to_send_2_3_a [7]),
	.dataa(adc_results_2[7]),
	.datab(adc_results_3[7]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_3_a_7_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_3_a_7_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_7_ (
	.combout(\acquire_adcs.data_to_send_2_3 [7]),
	.dataa(adc_results_1[7]),
	.datab(adc_results_0[7]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_3_a [7])
);
defparam acquire_adcs_data_to_send_2_3_7_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_3_7_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_a_6_ (
	.combout(\acquire_adcs.data_to_send_2_3_a [6]),
	.dataa(adc_results_2[6]),
	.datab(adc_results_3[6]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_3_a_6_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_3_a_6_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_6_ (
	.combout(\acquire_adcs.data_to_send_2_3 [6]),
	.dataa(adc_results_1[6]),
	.datab(adc_results_0[6]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_3_a [6])
);
defparam acquire_adcs_data_to_send_2_3_6_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_3_6_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_a_5_ (
	.combout(\acquire_adcs.data_to_send_2_3_a [5]),
	.dataa(adc_results_2[5]),
	.datab(adc_results_3[5]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_3_a_5_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_3_a_5_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_5_ (
	.combout(\acquire_adcs.data_to_send_2_3 [5]),
	.dataa(adc_results_1[5]),
	.datab(adc_results_0[5]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_3_a [5])
);
defparam acquire_adcs_data_to_send_2_3_5_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_3_5_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_a_4_ (
	.combout(\acquire_adcs.data_to_send_2_3_a [4]),
	.dataa(adc_results_2[4]),
	.datab(adc_results_3[4]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_3_a_4_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_3_a_4_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_4_ (
	.combout(\acquire_adcs.data_to_send_2_3 [4]),
	.dataa(adc_results_1[4]),
	.datab(adc_results_0[4]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_3_a [4])
);
defparam acquire_adcs_data_to_send_2_3_4_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_3_4_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_a_3_ (
	.combout(\acquire_adcs.data_to_send_2_3_a [3]),
	.dataa(adc_results_2[3]),
	.datab(adc_results_3[3]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_3_a_3_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_3_a_3_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_3_ (
	.combout(\acquire_adcs.data_to_send_2_3 [3]),
	.dataa(adc_results_1[3]),
	.datab(adc_results_0[3]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_3_a [3])
);
defparam acquire_adcs_data_to_send_2_3_3_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_3_3_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_a_2_ (
	.combout(\acquire_adcs.data_to_send_2_3_a [2]),
	.dataa(adc_results_2[2]),
	.datab(adc_results_3[2]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_3_a_2_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_3_a_2_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_2_ (
	.combout(\acquire_adcs.data_to_send_2_3 [2]),
	.dataa(adc_results_1[2]),
	.datab(adc_results_0[2]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_3_a [2])
);
defparam acquire_adcs_data_to_send_2_3_2_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_3_2_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_a_1_ (
	.combout(\acquire_adcs.data_to_send_2_3_a [1]),
	.dataa(adc_results_2[1]),
	.datab(adc_results_3[1]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_3_a_1_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_3_a_1_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_1_ (
	.combout(\acquire_adcs.data_to_send_2_3 [1]),
	.dataa(adc_results_1[1]),
	.datab(adc_results_0[1]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_3_a [1])
);
defparam acquire_adcs_data_to_send_2_3_1_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_3_1_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_a_0_ (
	.combout(\acquire_adcs.data_to_send_2_3_a [0]),
	.dataa(adc_results_2[0]),
	.datab(adc_results_3[0]),
	.datac(n_adc[1]),
	.datad(n_adc[0])
);
defparam acquire_adcs_data_to_send_2_3_a_0_.lut_mask=16'h305f;
defparam acquire_adcs_data_to_send_2_3_a_0_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_3_0_ (
	.combout(\acquire_adcs.data_to_send_2_3 [0]),
	.dataa(adc_results_1[0]),
	.datab(adc_results_0[0]),
	.datac(n_adc[1]),
	.datad(\acquire_adcs.data_to_send_2_3_a [0])
);
defparam acquire_adcs_data_to_send_2_3_0_.lut_mask=16'h0cfa;
defparam acquire_adcs_data_to_send_2_3_0_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_14_ (
	.combout(ladder_fpga_mux_statusin_3_6[14]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5_x[14]),
	.datac(ladder_fpga_mux_statusin_3_4_x[14]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_14_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_14_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_12_ (
	.combout(ladder_fpga_mux_statusin_3_6[12]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5_x[12]),
	.datac(ladder_fpga_mux_statusin_3_4_x[12]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_12_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_12_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_10_ (
	.combout(ladder_fpga_mux_statusin_3_6[10]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[10]),
	.datac(ladder_fpga_mux_statusin_3_4[10]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_10_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_10_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_9_ (
	.combout(ladder_fpga_mux_statusin_3_6[9]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[9]),
	.datac(ladder_fpga_mux_statusin_3_4[9]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_9_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_9_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_8_ (
	.combout(ladder_fpga_mux_statusin_3_6[8]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[8]),
	.datac(ladder_fpga_mux_statusin_3_4[8]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_8_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_8_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_7_ (
	.combout(ladder_fpga_mux_statusin_3_6[7]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[7]),
	.datac(ladder_fpga_mux_statusin_3_4[7]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_7_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_7_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_6_ (
	.combout(ladder_fpga_mux_statusin_3_6[6]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[6]),
	.datac(ladder_fpga_mux_statusin_3_4[6]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_6_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_6_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_5_ (
	.combout(ladder_fpga_mux_statusin_3_6[5]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[5]),
	.datac(ladder_fpga_mux_statusin_3_4[5]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_5_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_5_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_4_ (
	.combout(ladder_fpga_mux_statusin_3_6[4]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[4]),
	.datac(ladder_fpga_mux_statusin_3_4[4]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_4_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_4_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_3_ (
	.combout(ladder_fpga_mux_statusin_3_6[3]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[3]),
	.datac(ladder_fpga_mux_statusin_3_4[3]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_3_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_3_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_2_ (
	.combout(ladder_fpga_mux_statusin_3_6[2]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[2]),
	.datac(ladder_fpga_mux_statusin_3_4[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_2_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_2_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_1_ (
	.combout(ladder_fpga_mux_statusin_3_6[1]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[1]),
	.datac(ladder_fpga_mux_statusin_3_4[1]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_1_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_1_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_0_ (
	.combout(ladder_fpga_mux_statusin_3_6[0]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[0]),
	.datac(ladder_fpga_mux_statusin_3_4[0]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_0_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_0_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_14_ (
	.combout(ladder_fpga_mux_statusin_3_3[14]),
	.dataa(testin_echelle_c),
	.datab(ladder_fpga_mux_status_count_integer[1]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(ladder_fpga_mux_statusin_3_2_x[14])
);
defparam ladder_fpga_mux_statusin_3_3_14_.lut_mask=16'hef23;
defparam ladder_fpga_mux_statusin_3_3_14_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_11_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[11]),
	.dataa(comp_mesure_temperature_temperature2[11]),
	.datab(ladder_fpga_nbr_token[11]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_11_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_11_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_11_ (
	.combout(ladder_fpga_mux_statusin_3_3[11]),
	.dataa(ladder_fpga_nbr_hold[11]),
	.datab(comp_mesure_temperature_temperature0[11]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[11])
);
defparam ladder_fpga_mux_statusin_3_3_11_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_11_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_10_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[10]),
	.dataa(comp_mesure_temperature_temperature2[10]),
	.datab(ladder_fpga_nbr_token[10]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_10_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_10_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_10_ (
	.combout(ladder_fpga_mux_statusin_3_3[10]),
	.dataa(ladder_fpga_nbr_hold[10]),
	.datab(comp_mesure_temperature_temperature0[10]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[10])
);
defparam ladder_fpga_mux_statusin_3_3_10_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_10_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_9_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[9]),
	.dataa(comp_mesure_temperature_temperature2[9]),
	.datab(ladder_fpga_nbr_token[9]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_9_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_9_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_9_ (
	.combout(ladder_fpga_mux_statusin_3_3[9]),
	.dataa(ladder_fpga_nbr_hold[9]),
	.datab(comp_mesure_temperature_temperature0[9]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[9])
);
defparam ladder_fpga_mux_statusin_3_3_9_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_9_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_8_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[8]),
	.dataa(comp_mesure_temperature_temperature2[8]),
	.datab(ladder_fpga_nbr_token[8]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_8_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_8_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_8_ (
	.combout(ladder_fpga_mux_statusin_3_3[8]),
	.dataa(ladder_fpga_nbr_hold[8]),
	.datab(comp_mesure_temperature_temperature0[8]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[8])
);
defparam ladder_fpga_mux_statusin_3_3_8_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_8_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_7_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[7]),
	.dataa(comp_mesure_temperature_temperature2[7]),
	.datab(ladder_fpga_nbr_token[7]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_7_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_7_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_7_ (
	.combout(ladder_fpga_mux_statusin_3_3[7]),
	.dataa(ladder_fpga_nbr_hold[7]),
	.datab(comp_mesure_temperature_temperature0[7]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[7])
);
defparam ladder_fpga_mux_statusin_3_3_7_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_7_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_6_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[6]),
	.dataa(comp_mesure_temperature_temperature2[6]),
	.datab(ladder_fpga_nbr_token[6]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_6_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_6_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_6_ (
	.combout(ladder_fpga_mux_statusin_3_3[6]),
	.dataa(ladder_fpga_nbr_hold[6]),
	.datab(comp_mesure_temperature_temperature0[6]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[6])
);
defparam ladder_fpga_mux_statusin_3_3_6_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_6_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_5_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[5]),
	.dataa(comp_mesure_temperature_temperature2[5]),
	.datab(ladder_fpga_nbr_token[5]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_5_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_5_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_5_ (
	.combout(ladder_fpga_mux_statusin_3_3[5]),
	.dataa(ladder_fpga_nbr_hold[5]),
	.datab(comp_mesure_temperature_temperature0[5]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[5])
);
defparam ladder_fpga_mux_statusin_3_3_5_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_5_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_4_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[4]),
	.dataa(comp_mesure_temperature_temperature2[4]),
	.datab(ladder_fpga_nbr_token[4]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_4_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_4_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_4_ (
	.combout(ladder_fpga_mux_statusin_3_3[4]),
	.dataa(ladder_fpga_nbr_hold[4]),
	.datab(comp_mesure_temperature_temperature0[4]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[4])
);
defparam ladder_fpga_mux_statusin_3_3_4_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_4_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_3_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[3]),
	.dataa(comp_mesure_temperature_temperature2[3]),
	.datab(ladder_fpga_nbr_token[3]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_3_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_3_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_3_ (
	.combout(ladder_fpga_mux_statusin_3_3[3]),
	.dataa(ladder_fpga_nbr_hold[3]),
	.datab(comp_mesure_temperature_temperature0[3]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[3])
);
defparam ladder_fpga_mux_statusin_3_3_3_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_3_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_2_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[2]),
	.dataa(comp_mesure_temperature_temperature2[2]),
	.datab(ladder_fpga_nbr_token[2]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_2_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_2_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_2_ (
	.combout(ladder_fpga_mux_statusin_3_3[2]),
	.dataa(ladder_fpga_nbr_hold[2]),
	.datab(comp_mesure_temperature_temperature0[2]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[2])
);
defparam ladder_fpga_mux_statusin_3_3_2_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_2_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_1_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[1]),
	.dataa(comp_mesure_temperature_temperature2[1]),
	.datab(ladder_fpga_nbr_token[1]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_1_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_1_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_1_ (
	.combout(ladder_fpga_mux_statusin_3_3[1]),
	.dataa(ladder_fpga_nbr_hold[1]),
	.datab(comp_mesure_temperature_temperature0[1]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[1])
);
defparam ladder_fpga_mux_statusin_3_3_1_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_1_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_0_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[0]),
	.dataa(comp_mesure_temperature_temperature2[0]),
	.datab(ladder_fpga_nbr_token[0]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_0_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_0_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_0_ (
	.combout(ladder_fpga_mux_statusin_3_3[0]),
	.dataa(ladder_fpga_nbr_hold[0]),
	.datab(comp_mesure_temperature_temperature0[0]),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[0])
);
defparam ladder_fpga_mux_statusin_3_3_0_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_0_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_7_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [7]),
	.dataa(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_17_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_1),
	.datac(\acquire_adcs.n_preamble [2]),
	.datad(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_7_d_e_data_out)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_7_.lut_mask=16'hbfb0;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_7_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_6_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [6]),
	.dataa(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_6_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_1),
	.datac(\acquire_adcs.n_preamble [2]),
	.datad(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_16_d_e_data_out)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_6_.lut_mask=16'hfb0b;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_6_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_5_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [5]),
	.dataa(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_15_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_1),
	.datac(\acquire_adcs.n_preamble [2]),
	.datad(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_5_d_e_data_out)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_5_.lut_mask=16'hbfb0;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_5_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_3_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [3]),
	.dataa(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_13_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_1),
	.datac(\acquire_adcs.n_preamble [2]),
	.datad(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_3_d_e_data_out)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_3_.lut_mask=16'hbfb0;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_3_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_2_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [2]),
	.dataa(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_2_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_1),
	.datac(\acquire_adcs.n_preamble [2]),
	.datad(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_12_d_e_data_out)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_2_.lut_mask=16'hfb0b;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_2_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_1_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [1]),
	.dataa(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_11_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_1),
	.datac(\acquire_adcs.n_preamble [2]),
	.datad(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_1_d_e_data_out)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_1_.lut_mask=16'hbfb0;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_1_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_0_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [0]),
	.dataa(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_1),
	.datac(\acquire_adcs.n_preamble [2]),
	.datad(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_10_d_e_data_out)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_0_.lut_mask=16'hfb0b;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_0_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_0_0_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0 [0]),
	.dataa(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_8_d_e_data_out),
	.datab(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_1),
	.datac(\acquire_adcs.n_preamble [2]),
	.datad(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_18_d_e_data_out)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_0_0_.lut_mask=16'hbfb0;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_0_0_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_17_ (
	.combout(ladder_fpga_mux_statusin_3_6[17]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5[17]),
	.datac(ladder_fpga_mux_statusin_3_4[17]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_17_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_17_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_a_17_ (
	.combout(ladder_fpga_mux_statusin_3_3_a[17]),
	.dataa(comp_gestion_hybrides_v4_control_alim_gen_5_latch_n_pilotage_n),
	.datab(comp_gestion_hybrides_v4_control_alim_gen_13_latch_n_pilotage_n),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_a_17_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_a_17_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_17_ (
	.combout(ladder_fpga_mux_statusin_3_3[17]),
	.dataa(comp_gestion_hybrides_v4_control_alim_gen_9_latch_n_pilotage_n),
	.datab(comp_gestion_hybrides_v4_control_alim_gen_1_latch_n_pilotage_n),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_a[17])
);
defparam ladder_fpga_mux_statusin_3_3_17_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_17_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_6_i_m2_16_ (
	.combout(ladder_fpga_mux_statusin_3_6_i_m2[16]),
	.dataa(ladder_fpga_mux_status_count_integer[1]),
	.datab(ladder_fpga_mux_statusin_3_5_i_m2[16]),
	.datac(ladder_fpga_mux_statusin_3_4_i_m2[16]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_6_i_m2_16_.lut_mask=16'hd8d8;
defparam ladder_fpga_mux_statusin_3_6_i_m2_16_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_i_m2_a_16_ (
	.combout(ladder_fpga_mux_statusin_3_3_i_m2_a[16]),
	.dataa(comp_gestion_hybrides_v4_control_alim_gen_4_latch_n_pilotage_n),
	.datab(comp_gestion_hybrides_v4_control_alim_gen_12_latch_n_pilotage_n),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_status_count_integer[2])
);
defparam ladder_fpga_mux_statusin_3_3_i_m2_a_16_.lut_mask=16'h305f;
defparam ladder_fpga_mux_statusin_3_3_i_m2_a_16_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_3_i_m2_16_ (
	.combout(ladder_fpga_mux_statusin_3_3_i_m2[16]),
	.dataa(comp_gestion_hybrides_v4_control_alim_gen_8_latch_n_pilotage_n),
	.datab(comp_gestion_hybrides_v4_control_alim_gen_0_latch_n_pilotage_n),
	.datac(ladder_fpga_mux_status_count_integer[1]),
	.datad(ladder_fpga_mux_statusin_3_3_i_m2_a[16])
);
defparam ladder_fpga_mux_statusin_3_3_i_m2_16_.lut_mask=16'h0cfa;
defparam ladder_fpga_mux_statusin_3_3_i_m2_16_.sum_lutc_input="datac";
// @35:1341
  cycloneiii_lcell_comb n_bytes_RNI7ESL_0_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3 ),
	.dataa(acquire_state_ip[1]),
	.datab(n_bytes[0]),
	.datac(acquire_state_ip[4]),
	.datad(VCC)
);
defparam n_bytes_RNI7ESL_0_.lut_mask=16'hf8f8;
defparam n_bytes_RNI7ESL_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_8_19_ (
	.combout(ladder_fpga_fifo21_input_11_1749_a8_4_0),
	.dataa(data_serial_c[7]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_8_19_.lut_mask=16'h0060;
defparam ladder_fpga_fifo21_input_RNO_8_19_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_14_ (
	.combout(ladder_fpga_fifo21_input_11_4_1388_a8_3_0),
	.dataa(data_serial_c[2]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_7_14_.lut_mask=16'h0060;
defparam ladder_fpga_fifo21_input_RNO_7_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_5_ (
	.combout(ladder_fpga_fifo21_input_11_13_860_2_tz),
	.dataa(ladder_fpga_data_packer_temp[5]),
	.datab(ladder_fpga_data_packer_temp[13]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_5_5_.lut_mask=16'hc0ea;
defparam ladder_fpga_fifo21_input_RNO_5_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_4_ (
	.combout(ladder_fpga_fifo21_input_11_14_808_2_tz),
	.dataa(ladder_fpga_data_packer_temp[4]),
	.datab(ladder_fpga_data_packer_temp[12]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_6_4_.lut_mask=16'hc0ea;
defparam ladder_fpga_fifo21_input_RNO_6_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_7_ (
	.combout(ladder_fpga_fifo21_input_11_11_964_2_tz),
	.dataa(ladder_fpga_data_packer_temp[7]),
	.datab(ladder_fpga_data_packer_temp[15]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_6_7_.lut_mask=16'hc0ea;
defparam ladder_fpga_fifo21_input_RNO_6_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_6_ (
	.combout(ladder_fpga_fifo21_input_11_12_912_2_tz),
	.dataa(ladder_fpga_data_packer_temp[6]),
	.datab(ladder_fpga_data_packer_temp[14]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_6_6_.lut_mask=16'hc0ea;
defparam ladder_fpga_fifo21_input_RNO_6_6_.sum_lutc_input="datac";
// @35:1514
  cycloneiii_lcell_comb proc_usb_read_write_un6_reset_n_i_a2_0_a3 (
	.combout(\proc_usb_read_write.un6_reset_n_i_a2_0_a3 ),
	.dataa(usb_present_c),
	.datab(usb_reset_n_c),
	.datac(reset_n_c),
	.datad(usb_ready_n_c)
);
defparam proc_usb_read_write_un6_reset_n_i_a2_0_a3.lut_mask=16'h0080;
defparam proc_usb_read_write_un6_reset_n_i_a2_0_a3.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_9_ (
	.combout(ladder_fpga_fifo21_input_11_9_1075_a8_3),
	.dataa(ladder_fpga_data_packer_temp[9]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_0_9_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_0_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_8_2_ (
	.combout(ladder_fpga_fifo21_input_11_16_721_a8_2),
	.dataa(ladder_fpga_data_packer_temp[2]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_8_2_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_8_2_.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb n_bytes_RNIKHAS_1_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m5_0_a3 ),
	.dataa(n_bytes[1]),
	.datab(n_bytes[0]),
	.datac(acquire_state_ip[1]),
	.datad(VCC)
);
defparam n_bytes_RNIKHAS_1_.lut_mask=16'h2020;
defparam n_bytes_RNIKHAS_1_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_2_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5 [2]),
	.dataa(ladder_fpga_packer_dataout[18]),
	.datab(acquire_state_ip[6]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_2_.lut_mask=16'h2020;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_2_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_3_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5 [3]),
	.dataa(ladder_fpga_packer_dataout[19]),
	.datab(acquire_state_ip[6]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_3_.lut_mask=16'h2020;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_3_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_4_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5 [4]),
	.dataa(ladder_fpga_packer_dataout[20]),
	.datab(acquire_state_ip[6]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_4_.lut_mask=16'h2020;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNO_0_8_ (
	.combout(N_1101_i_0_g0_i_a3_1),
	.dataa(n_convert[0]),
	.datab(n_convert[1]),
	.datac(acquire_state_ip[9]),
	.datad(VCC)
);
defparam acquire_state_RNO_0_8_.lut_mask=16'hf7f7;
defparam acquire_state_RNO_0_8_.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_ns_0_a3_3_3_ (
	.combout(acquire_state_ns_0_a3_3[3]),
	.dataa(ladder_fpga_fifo8_from_usb_output[0]),
	.datab(ladder_fpga_fifo8_from_usb_output[3]),
	.datac(ladder_fpga_fifo8_from_usb_output[6]),
	.datad(ladder_fpga_fifo8_from_usb_output[7])
);
defparam acquire_state_ns_0_a3_3_3_.lut_mask=16'h0020;
defparam acquire_state_ns_0_a3_3_3_.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_ns_i_a3_1_3_0_ (
	.combout(acquire_state_ns_i_a3_1_3[0]),
	.dataa(ladder_fpga_fifo8_from_usb_output[3]),
	.datab(ladder_fpga_fifo8_from_usb_output[4]),
	.datac(ladder_fpga_fifo8_from_usb_output[6]),
	.datad(ladder_fpga_fifo8_from_usb_output[7])
);
defparam acquire_state_ns_i_a3_1_3_0_.lut_mask=16'h0010;
defparam acquire_state_ns_i_a3_1_3_0_.sum_lutc_input="datac";
// @35:1341
  cycloneiii_lcell_comb acquire_adcs_n_preamble_RNIB68U_1_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i_a3_1 ),
	.dataa(\acquire_adcs.n_preamble [0]),
	.datab(\acquire_adcs.n_preamble [1]),
	.datac(acquire_state_ip[7]),
	.datad(acquire_state_ip[1])
);
defparam acquire_adcs_n_preamble_RNIB68U_1_.lut_mask=16'h1011;
defparam acquire_adcs_n_preamble_RNIB68U_1_.sum_lutc_input="datac";
// @35:2110
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_4 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_4 ),
	.dataa(ladder_fpga_nbr_rclk_echelle[7]),
	.datab(ladder_fpga_nbr_rclk_echelle[8]),
	.datac(ladder_fpga_nbr_rclk_echelle[5]),
	.datad(ladder_fpga_nbr_rclk_echelle[6])
);
defparam proc_ladder_fpga_nbr_rclk_echelle_un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_4.lut_mask=16'hfffe;
defparam proc_ladder_fpga_nbr_rclk_echelle_un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_4.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_7_ (
	.combout(ladder_fpga_fifo21_input_11_11_964_a8_0_0),
	.dataa(ladder_fpga_data_packer_temp[11]),
	.datab(ladder_fpga_data_packer_temp[7]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_4_7_.lut_mask=16'h00ca;
defparam ladder_fpga_fifo21_input_RNO_4_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_4_ (
	.combout(ladder_fpga_fifo21_input_11_14_808_a8_0_0),
	.dataa(ladder_fpga_data_packer_temp[8]),
	.datab(ladder_fpga_data_packer_temp[4]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_4_4_.lut_mask=16'h00ca;
defparam ladder_fpga_fifo21_input_RNO_4_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_6_ (
	.combout(ladder_fpga_fifo21_input_11_12_912_a8_0_0),
	.dataa(ladder_fpga_data_packer_temp[10]),
	.datab(ladder_fpga_data_packer_temp[6]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_4_6_.lut_mask=16'h00ca;
defparam ladder_fpga_fifo21_input_RNO_4_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_busy_RNO_1 (
	.combout(N_2866_i_0_g1_4),
	.dataa(ladder_fpga_nbr_rclk_echelle[0]),
	.datab(ladder_fpga_nbr_rclk_echelle[1]),
	.datac(ladder_fpga_nbr_rclk_echelle[12]),
	.datad(ladder_fpga_nbr_rclk_echelle[13])
);
defparam ladder_fpga_busy_RNO_1.lut_mask=16'hfffe;
defparam ladder_fpga_busy_RNO_1.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_2_ (
	.combout(ladder_fpga_fifo21_input_11_16_721_a8_0_0),
	.dataa(ladder_fpga_data_packer_temp[10]),
	.datab(ladder_fpga_data_packer_temp[14]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_0_2_.lut_mask=16'h0c0a;
defparam ladder_fpga_fifo21_input_RNO_0_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_9_14_ (
	.combout(ladder_fpga_fifo21_input_11_4_1388_a8_5_1),
	.dataa(ladder_fpga_fifo21_input[14]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_9_14_.lut_mask=16'h0202;
defparam ladder_fpga_fifo21_input_RNO_9_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_12_ (
	.combout(ladder_fpga_fifo21_input_11_6_1252_a8_5_1),
	.dataa(ladder_fpga_fifo21_input[12]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_3_12_.lut_mask=16'h0202;
defparam ladder_fpga_fifo21_input_RNO_3_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_5_ (
	.combout(ladder_fpga_fifo21_input_11_13_860_a8_2_0),
	.dataa(data_serial_c[1]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_6_5_.lut_mask=16'h0600;
defparam ladder_fpga_fifo21_input_RNO_6_5_.sum_lutc_input="datac";
// @35:2287
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_6 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6 ),
	.dataa(level_shifter_dac_load_indice_i_0[1]),
	.datab(level_shifter_dac_load_indice_i_0[2]),
	.datac(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_1_x ),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5 )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_6.lut_mask=16'h7340;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_6.sum_lutc_input="datac";
// @35:2287
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13 ),
	.dataa(level_shifter_dac_load_indice_i_0[0]),
	.datab(level_shifter_dac_load_indice_i_0[1]),
	.datac(level_shifter_dac_load_indice_i_0[2]),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9 )
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13.lut_mask=16'hf909;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13.sum_lutc_input="datac";
// @35:2213
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_319_cZ (
	.combout(ladder_fpga_level_shifter_dac_state_319),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[5]),
	.datab(ladder_fpga_level_shifter_dac_state_i_0[6]),
	.datac(ladder_fpga_level_shifter_dac_state_ip[4]),
	.datad(ladder_fpga_level_shifter_dac_state_ip[3])
);
defparam ladder_fpga_level_shifter_dac_state_319_cZ.lut_mask=16'hfffb;
defparam ladder_fpga_level_shifter_dac_state_319_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_1_ (
	.combout(ladder_fpga_data_packer_temp_1_0_1__m3),
	.dataa(ladder_fpga_data_packer_temp[1]),
	.datab(data_serial_m_x[1]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_1_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_13_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320_m8),
	.dataa(ladder_fpga_fifo21_input[13]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_5_1320_m2_0),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_4_13_.lut_mask=16'hb8b8;
defparam ladder_fpga_fifo21_input_RNO_4_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_20_ (
	.combout(un1_shiftreg_clr6_0_0_0_1818),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_20_.lut_mask=16'h0508;
defparam ladder_fpga_fifo21_input_RNO_20_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_0_ (
	.combout(ladder_fpga_data_packer_temp_1_0_0__m3),
	.dataa(ladder_fpga_data_packer_temp[0]),
	.datab(data_serial_m_x[0]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_0_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_4_ (
	.combout(ladder_fpga_data_packer_temp_1_0_4__m3),
	.dataa(ladder_fpga_data_packer_temp[4]),
	.datab(data_serial_m_x[4]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_4_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_8_ (
	.combout(ladder_fpga_data_packer_temp_1_0_8__m3),
	.dataa(ladder_fpga_data_packer_temp[8]),
	.datab(data_serial_m_x[8]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_8_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_4_ (
	.combout(ladder_fpga_fifo21_input_11_14_808_a8),
	.dataa(ladder_fpga_fifo21_input[4]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datac(ladder_fpga_fifo21_input_11_10_1016_m2),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_3_1)
);
defparam ladder_fpga_fifo21_input_RNO_1_4_.lut_mask=16'hb800;
defparam ladder_fpga_fifo21_input_RNO_1_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_16_ (
	.combout(ladder_fpga_fifo21_input_11_2_1524_m8),
	.dataa(ladder_fpga_fifo21_input[16]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_2_1524_m2_0),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_5_16_.lut_mask=16'h8b8b;
defparam ladder_fpga_fifo21_input_RNO_5_16_.sum_lutc_input="datac";
// @35:1579
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_ns_0_0_i_m4_4_ (
	.combout(ladder_fpga_event_controller_state_ns_0_0_i_m4[4]),
	.dataa(spare_switch_c),
	.datab(ladder_fpga_busy),
	.datac(ladder_fpga_fifo21_wr_0_sqmuxa_i_o4),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_0_1)
);
defparam ladder_fpga_event_controller_state_ns_0_0_i_m4_4_.lut_mask=16'he4ee;
defparam ladder_fpga_event_controller_state_ns_0_0_i_m4_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_select_n_i_RNO (
	.combout(ladder_fpga_adc_select_n_0_sqmuxa_i_s_0_0_g0),
	.dataa(ladder_fpga_event_controller_state_ip[2]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_adc_select_n_i_RNO.lut_mask=16'haaa8;
defparam ladder_fpga_adc_select_n_i_RNO.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNO_9_ (
	.combout(N_1099_i_0_g0_i),
	.dataa(ladder_fpga_event_controller_state_i_0[5]),
	.datab(ladder_fpga_event_controller_state_ip[4]),
	.datac(acquire_state_ip[10]),
	.datad(acquire_state_ip[9])
);
defparam acquire_state_RNO_9_.lut_mask=16'hece0;
defparam acquire_state_RNO_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_i_0_RNO_5_ (
	.combout(ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0),
	.dataa(ladder_fpga_event_controller_state_ip[1]),
	.datab(ladder_fpga_event_controller_state_i_0[5]),
	.datac(ladder_fpga_event_controller_state_ns_i_0_m4_x[2]),
	.datad(ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0_a3)
);
defparam ladder_fpga_event_controller_state_i_0_RNO_5_.lut_mask=16'h00f4;
defparam ladder_fpga_event_controller_state_i_0_RNO_5_.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_adcs_n_preamble_RNI2RI42_1_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i ),
	.dataa(\acquire_adcs.n_preamble [1]),
	.datab(\acquire_adcs.n_preamble [0]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_a3_1 ),
	.datad(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3 )
);
defparam acquire_adcs_n_preamble_RNI2RI42_1_.lut_mask=16'hff20;
defparam acquire_adcs_n_preamble_RNI2RI42_1_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_4_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [4]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [4]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [4]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_4_.lut_mask=16'hacac;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_adcs_n_preamble_RNII3T71_1_ (
	.combout(acquire_state_ns_0_8__g2),
	.dataa(\acquire_adcs.n_preamble [0]),
	.datab(\acquire_adcs.n_preamble [1]),
	.datac(\acquire_adcs.n_preamble [2]),
	.datad(\acquire_adcs.n_preamble [3])
);
defparam acquire_adcs_n_preamble_RNII3T71_1_.lut_mask=16'h01ff;
defparam acquire_adcs_n_preamble_RNII3T71_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb n_adc_RNO_2_ (
	.combout(n_adc_e2_0_g3),
	.dataa(acquire_state_ip[3]),
	.datab(n_adc[2]),
	.datac(n_adc_c1),
	.datad(acquire_state_ns_0_15__g1)
);
defparam n_adc_RNO_2_.lut_mask=16'h0028;
defparam n_adc_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb n_adc_RNO_0_ (
	.combout(n_adc_e0_0_g0_i_x4),
	.dataa(acquire_state_ip[3]),
	.datab(n_adc[0]),
	.datac(acquire_state_ns_0_15__g1),
	.datad(VCC)
);
defparam n_adc_RNO_0_.lut_mask=16'h0202;
defparam n_adc_RNO_0_.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_adcs_n_preamble_c1 (
	.combout(\acquire_adcs.n_preamble_c1 ),
	.dataa(\acquire_adcs.n_preamble [3]),
	.datab(acquire_state_ip[7]),
	.datac(\acquire_adcs.n_preamble [0]),
	.datad(\acquire_adcs.n_preamble [1])
);
defparam acquire_adcs_n_preamble_c1.lut_mask=16'h4000;
defparam acquire_adcs_n_preamble_c1.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_1_ (
	.combout(ladder_fpga_fifo21_input_11_17_678_a8),
	.dataa(ladder_fpga_fifo21_input[1]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_17_678_m2),
	.datad(ladder_fpga_fifo21_input_11_6_1252_a8_1_0)
);
defparam ladder_fpga_fifo21_input_RNO_1_1_.lut_mask=16'hb800;
defparam ladder_fpga_fifo21_input_RNO_1_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_19_ (
	.combout(ladder_fpga_fifo21_input_11_1749_m8),
	.dataa(ladder_fpga_fifo21_input[19]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_1749_m2_0),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_5_19_.lut_mask=16'h8b8b;
defparam ladder_fpga_fifo21_input_RNO_5_19_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_rclk_echelle_RNO (
	.combout(N_186_i_0_g0_i),
	.dataa(ladder_fpga_event_controller_state_ip[2]),
	.datab(ladder_fpga_event_controller_state_ip[3]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_rclk_echelle_RNO.lut_mask=16'hf1e0;
defparam ladder_fpga_rclk_echelle_RNO.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_7_ (
	.combout(ladder_fpga_fifo21_input_11_11_964_a8),
	.dataa(ladder_fpga_fifo21_input[7]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datac(ladder_fpga_fifo21_input_11_11_964_m2),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_3_1)
);
defparam ladder_fpga_fifo21_input_RNO_1_7_.lut_mask=16'hb800;
defparam ladder_fpga_fifo21_input_RNO_1_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_6_ (
	.combout(ladder_fpga_data_packer_temp_1_0_6__m3),
	.dataa(ladder_fpga_data_packer_temp[6]),
	.datab(data_serial_m_x[6]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_6_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_10_ (
	.combout(ladder_fpga_data_packer_temp_1_0_10__m3),
	.dataa(ladder_fpga_data_packer_temp[10]),
	.datab(data_serial_m_x[10]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_10_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_12_ (
	.combout(ladder_fpga_data_packer_temp_1_0_12__m3),
	.dataa(ladder_fpga_data_packer_temp[12]),
	.datab(data_serial_m_x[12]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_12_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_10_ (
	.combout(ladder_fpga_fifo21_input_11_8_1134_a8),
	.dataa(ladder_fpga_fifo21_input[10]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_12_912_m2),
	.datad(ladder_fpga_fifo21_input_11_6_1252_a8_1_0)
);
defparam ladder_fpga_fifo21_input_RNO_2_10_.lut_mask=16'hb800;
defparam ladder_fpga_fifo21_input_RNO_2_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_5_ (
	.combout(ladder_fpga_fifo21_input_11_13_860_a8),
	.dataa(ladder_fpga_fifo21_input[5]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datac(ladder_fpga_fifo21_input_11_13_860_m2),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_3_1)
);
defparam ladder_fpga_fifo21_input_RNO_2_5_.lut_mask=16'hb800;
defparam ladder_fpga_fifo21_input_RNO_2_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_9_ (
	.combout(ladder_fpga_fifo21_input_11_9_1075_a8),
	.dataa(ladder_fpga_fifo21_input[9]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_13_860_m2),
	.datad(ladder_fpga_fifo21_input_11_6_1252_a8_1_0)
);
defparam ladder_fpga_fifo21_input_RNO_6_9_.lut_mask=16'hb800;
defparam ladder_fpga_fifo21_input_RNO_6_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_3_ (
	.combout(ladder_fpga_data_packer_temp_1_0_3__m3),
	.dataa(ladder_fpga_data_packer_temp[3]),
	.datab(data_serial_m_x[3]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_3_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_9_ (
	.combout(ladder_fpga_data_packer_temp_1_0_9__m3),
	.dataa(ladder_fpga_data_packer_temp[9]),
	.datab(data_serial_m_x[9]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_9_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_13_ (
	.combout(ladder_fpga_data_packer_temp_1_0_13__m3),
	.dataa(ladder_fpga_data_packer_temp[13]),
	.datab(data_serial_m_x[13]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_13_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_0_ (
	.combout(ladder_fpga_fifo21_input_11_18_635_a8),
	.dataa(ladder_fpga_fifo21_input[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_18_635_m2),
	.datad(ladder_fpga_fifo21_input_11_6_1252_a8_1_0)
);
defparam ladder_fpga_fifo21_input_RNO_1_0_.lut_mask=16'hb800;
defparam ladder_fpga_fifo21_input_RNO_1_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_3_ (
	.combout(ladder_fpga_fifo21_input_11_15_764_a8),
	.dataa(ladder_fpga_fifo21_input[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_15_764_m2),
	.datad(ladder_fpga_fifo21_input_11_6_1252_a8_1_0)
);
defparam ladder_fpga_fifo21_input_RNO_1_3_.lut_mask=16'hb800;
defparam ladder_fpga_fifo21_input_RNO_1_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_14_ (
	.combout(ladder_fpga_data_packer_temp_1_0_14__m3),
	.dataa(ladder_fpga_data_packer_temp[14]),
	.datab(data_serial_m_x[14]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_14_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_11_ (
	.combout(ladder_fpga_data_packer_temp_1_0_11__m3),
	.dataa(ladder_fpga_data_packer_temp[11]),
	.datab(data_serial_m_x[11]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_11_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_15_ (
	.combout(ladder_fpga_data_packer_temp_1_0_15__m3),
	.dataa(ladder_fpga_data_packer_temp[15]),
	.datab(data_serial_m_x[15]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_15_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_2_ (
	.combout(ladder_fpga_data_packer_temp_1_0_2__m3),
	.dataa(ladder_fpga_data_packer_temp[2]),
	.datab(data_serial_m_x[2]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_2_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_7_ (
	.combout(ladder_fpga_data_packer_temp_1_0_7__m3),
	.dataa(ladder_fpga_data_packer_temp[7]),
	.datab(data_serial_m_x[7]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_7_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_data_packer_temp_RNO_5_ (
	.combout(ladder_fpga_data_packer_temp_1_0_5__m3),
	.dataa(ladder_fpga_data_packer_temp[5]),
	.datab(data_serial_m_x[5]),
	.datac(\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3 ),
	.datad(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3)
);
defparam ladder_fpga_data_packer_temp_RNO_5_.lut_mask=16'h0caa;
defparam ladder_fpga_data_packer_temp_RNO_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_6_ (
	.combout(ladder_fpga_fifo21_input_11_12_912_a8),
	.dataa(ladder_fpga_fifo21_input[6]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datac(ladder_fpga_fifo21_input_11_12_912_m2),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_3_1)
);
defparam ladder_fpga_fifo21_input_RNO_1_6_.lut_mask=16'hb800;
defparam ladder_fpga_fifo21_input_RNO_1_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb n_convert_RNO_1_ (
	.combout(N_2868_i_0_g0),
	.dataa(acquire_state_ip[8]),
	.datab(n_convert[0]),
	.datac(n_convert[1]),
	.datad(n_convert_4_i_o4[0])
);
defparam n_convert_RNO_1_.lut_mask=16'hf800;
defparam n_convert_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_0_ (
	.combout(data_to_send_1_0_0__g3),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_13 [0]),
	.datac(\acquire_adcs.data_to_send_2_10 [0]),
	.datad(VCC)
);
defparam data_to_send_RNO_0_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_adcs_n_fifo_RNO_0_ (
	.combout(\acquire_adcs.n_fifo_n0_0_g0_i ),
	.dataa(\acquire_adcs.n_fifo [3]),
	.datab(acquire_state_ip[2]),
	.datac(\acquire_adcs.n_fifo [0]),
	.datad(acquire_state_ns_0_15__g1)
);
defparam acquire_adcs_n_fifo_RNO_0_.lut_mask=16'h00b4;
defparam acquire_adcs_n_fifo_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_2_ (
	.combout(ladder_fpga_fifo21_input_11_16_721_a8),
	.dataa(ladder_fpga_fifo21_input[2]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_16_721_m2),
	.datad(ladder_fpga_fifo21_input_11_6_1252_a8_1_0)
);
defparam ladder_fpga_fifo21_input_RNO_4_2_.lut_mask=16'hb800;
defparam ladder_fpga_fifo21_input_RNO_4_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo8_from_usb_rd_RNO (
	.combout(ladder_fpga_fifo8_from_usb_rd_0_0_g3),
	.dataa(ladder_fpga_fifo8_from_usb_empty),
	.datab(acquire_state_ip[14]),
	.datac(acquire_state_i_0[15]),
	.datad(acquire_state_ip[12])
);
defparam ladder_fpga_fifo8_from_usb_rd_RNO.lut_mask=16'h5545;
defparam ladder_fpga_fifo8_from_usb_rd_RNO.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb n_bytes_RNI0OF11_1_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3 ),
	.dataa(n_bytes[0]),
	.datab(n_bytes[1]),
	.datac(acquire_state_ip[1]),
	.datad(acquire_state_ip[6])
);
defparam n_bytes_RNI0OF11_1_.lut_mask=16'hff90;
defparam n_bytes_RNI0OF11_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNO_1_ (
	.combout(acquire_state_ns_0_14__g0_0),
	.dataa(\acquire_adcs.n_fifo [3]),
	.datab(acquire_state_ip[2]),
	.datac(acquire_state_ns_a3[14]),
	.datad(VCC)
);
defparam acquire_state_RNO_1_.lut_mask=16'hf4f4;
defparam acquire_state_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_7_ (
	.combout(data_to_send_1_0_7__g3),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_13 [7]),
	.datac(\acquire_adcs.data_to_send_2_10 [7]),
	.datad(VCC)
);
defparam data_to_send_RNO_7_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_0_7_ (
	.combout(data_to_send_1_0_7__g2),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_6 [7]),
	.datac(\acquire_adcs.data_to_send_2_3 [7]),
	.datad(VCC)
);
defparam data_to_send_RNO_0_7_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_0_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_6_ (
	.combout(data_to_send_1_0_6__g3),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_13 [6]),
	.datac(\acquire_adcs.data_to_send_2_10 [6]),
	.datad(VCC)
);
defparam data_to_send_RNO_6_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_0_6_ (
	.combout(data_to_send_1_0_6__g2),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_6 [6]),
	.datac(\acquire_adcs.data_to_send_2_3 [6]),
	.datad(VCC)
);
defparam data_to_send_RNO_0_6_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_0_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_5_ (
	.combout(data_to_send_1_0_5__g3),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_13 [5]),
	.datac(\acquire_adcs.data_to_send_2_10 [5]),
	.datad(VCC)
);
defparam data_to_send_RNO_5_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_0_5_ (
	.combout(data_to_send_1_0_5__g2),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_6 [5]),
	.datac(\acquire_adcs.data_to_send_2_3 [5]),
	.datad(VCC)
);
defparam data_to_send_RNO_0_5_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_0_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_4_ (
	.combout(data_to_send_1_0_4__g3),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_13 [4]),
	.datac(\acquire_adcs.data_to_send_2_10 [4]),
	.datad(VCC)
);
defparam data_to_send_RNO_4_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_0_4_ (
	.combout(data_to_send_1_0_4__g2),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_6 [4]),
	.datac(\acquire_adcs.data_to_send_2_3 [4]),
	.datad(VCC)
);
defparam data_to_send_RNO_0_4_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_0_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_3_ (
	.combout(data_to_send_1_0_3__g3),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_13 [3]),
	.datac(\acquire_adcs.data_to_send_2_10 [3]),
	.datad(VCC)
);
defparam data_to_send_RNO_3_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_0_3_ (
	.combout(data_to_send_1_0_3__g2),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_6 [3]),
	.datac(\acquire_adcs.data_to_send_2_3 [3]),
	.datad(VCC)
);
defparam data_to_send_RNO_0_3_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_0_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_2_ (
	.combout(data_to_send_1_0_2__g3),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_13 [2]),
	.datac(\acquire_adcs.data_to_send_2_10 [2]),
	.datad(VCC)
);
defparam data_to_send_RNO_2_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_0_2_ (
	.combout(data_to_send_1_0_2__g2),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_6 [2]),
	.datac(\acquire_adcs.data_to_send_2_3 [2]),
	.datad(VCC)
);
defparam data_to_send_RNO_0_2_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_0_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_1_ (
	.combout(data_to_send_1_0_1__g3),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_13 [1]),
	.datac(\acquire_adcs.data_to_send_2_10 [1]),
	.datad(VCC)
);
defparam data_to_send_RNO_1_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_0_1_ (
	.combout(data_to_send_1_0_1__g2),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_6 [1]),
	.datac(\acquire_adcs.data_to_send_2_3 [1]),
	.datad(VCC)
);
defparam data_to_send_RNO_0_1_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_0_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_to_send_RNO_0_0_ (
	.combout(data_to_send_1_0_0__g2),
	.dataa(n_adc[2]),
	.datab(\acquire_adcs.data_to_send_2_6 [0]),
	.datac(\acquire_adcs.data_to_send_2_3 [0]),
	.datad(VCC)
);
defparam data_to_send_RNO_0_0_.lut_mask=16'hd8d8;
defparam data_to_send_RNO_0_0_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_7_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [7]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [7]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [7]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_7_.lut_mask=16'hacac;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_7_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_6_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [6]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [6]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [6]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_6_.lut_mask=16'hacac;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_6_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_5_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [5]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [5]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [5]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_5_.lut_mask=16'hacac;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_5_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_3_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [3]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [3]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [3]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_3_.lut_mask=16'hacac;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_3_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_2_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [2]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [2]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [2]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_2_.lut_mask=16'hacac;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_2_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_1_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [1]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [1]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [1]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_1_.lut_mask=16'hacac;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_1_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_0_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [0]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2 [0]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3 [0]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_0_.lut_mask=16'hacac;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_0_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_3_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [3]),
	.dataa(ladder_fpga_packer_dataout[3]),
	.datab(switch_val[3]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m5_0_a3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_3_.lut_mask=16'hacac;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_3_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_2_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [2]),
	.dataa(ladder_fpga_packer_dataout[2]),
	.datab(switch_val[2]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m5_0_a3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_2_.lut_mask=16'hacac;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_2_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_1_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [1]),
	.dataa(ladder_fpga_packer_dataout[1]),
	.datab(switch_val[1]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m5_0_a3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_1_.lut_mask=16'hacac;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_1_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_0_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [0]),
	.dataa(ladder_fpga_packer_dataout[0]),
	.datab(switch_val[0]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m5_0_a3 ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_0_.lut_mask=16'hacac;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_0_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_7_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [7]),
	.dataa(ladder_fpga_packer_dataout[7]),
	.datab(n_bytes[1]),
	.datac(n_bytes[0]),
	.datad(acquire_state_ip[1])
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_7_.lut_mask=16'h0800;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_7_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_6_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [6]),
	.dataa(ladder_fpga_packer_dataout[6]),
	.datab(n_bytes[1]),
	.datac(n_bytes[0]),
	.datad(acquire_state_ip[1])
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_6_.lut_mask=16'h0800;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_6_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_5_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [5]),
	.dataa(ladder_fpga_packer_dataout[5]),
	.datab(n_bytes[1]),
	.datac(n_bytes[0]),
	.datad(acquire_state_ip[1])
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_5_.lut_mask=16'h0800;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_5_.sum_lutc_input="datac";
// @35:1579
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_286_cZ (
	.combout(ladder_fpga_event_controller_state_286),
	.dataa(ladder_fpga_event_controller_state_ip[4]),
	.datab(ladder_fpga_event_controller_state_i_0[5]),
	.datac(ladder_fpga_event_controller_state_ip[2]),
	.datad(ladder_fpga_event_controller_state_ip[3])
);
defparam ladder_fpga_event_controller_state_286_cZ.lut_mask=16'hfffb;
defparam ladder_fpga_event_controller_state_286_cZ.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_11_cZ (
	.combout(acquire_state_11),
	.dataa(acquire_state_ip[14]),
	.datab(acquire_state_i_0[15]),
	.datac(acquire_state_ip[13]),
	.datad(acquire_state_ip[12])
);
defparam acquire_state_11_cZ.lut_mask=16'hfffb;
defparam acquire_state_11_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_8_13_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320_2_tz),
	.dataa(data_serial_m_x[5]),
	.datab(data_serial_m_x[1]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_8_13_.lut_mask=16'haac0;
defparam ladder_fpga_fifo21_input_RNO_8_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_17_ (
	.combout(ladder_fpga_fifo21_input_11_1_1599_2_tz),
	.dataa(data_serial_m_x[9]),
	.datab(data_serial_m_x[5]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_5_17_.lut_mask=16'haac0;
defparam ladder_fpga_fifo21_input_RNO_5_17_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_12_ (
	.combout(ladder_fpga_fifo21_input_11_6_1252_2_tz),
	.dataa(data_serial_m_x[4]),
	.datab(data_serial_m_x[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_0_12_.lut_mask=16'haac0;
defparam ladder_fpga_fifo21_input_RNO_0_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_18_ (
	.combout(ladder_fpga_fifo21_input_11_0_1674_2_tz),
	.dataa(data_serial_m_x[10]),
	.datab(data_serial_m_x[6]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_0_18_.lut_mask=16'haac0;
defparam ladder_fpga_fifo21_input_RNO_0_18_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_8_16_ (
	.combout(ladder_fpga_fifo21_input_11_2_1524_2_tz),
	.dataa(data_serial_m_x[8]),
	.datab(data_serial_m_x[4]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_8_16_.lut_mask=16'haac0;
defparam ladder_fpga_fifo21_input_RNO_8_16_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_15_ (
	.combout(ladder_fpga_fifo21_input_11_3_1456_2_tz),
	.dataa(data_serial_m_x[7]),
	.datab(data_serial_m_x[3]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_7_15_.lut_mask=16'haac0;
defparam ladder_fpga_fifo21_input_RNO_7_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_1_ (
	.combout(ladder_fpga_fifo21_input_11_17_678_2),
	.dataa(ladder_fpga_data_packer_temp[9]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datac(ladder_fpga_fifo21_input_11_5_1320_a8_4_1),
	.datad(ladder_fpga_fifo21_input_11_0_1674_a2)
);
defparam ladder_fpga_fifo21_input_RNO_7_1_.lut_mask=16'hf800;
defparam ladder_fpga_fifo21_input_RNO_7_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_3_ (
	.combout(ladder_fpga_fifo21_input_11_15_764_2),
	.dataa(ladder_fpga_data_packer_temp[11]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datac(ladder_fpga_fifo21_input_11_3_1456_a8_4_1),
	.datad(ladder_fpga_fifo21_input_11_0_1674_a2)
);
defparam ladder_fpga_fifo21_input_RNO_7_3_.lut_mask=16'hf800;
defparam ladder_fpga_fifo21_input_RNO_7_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_0_ (
	.combout(ladder_fpga_fifo21_input_11_18_635_2),
	.dataa(ladder_fpga_data_packer_temp[8]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datac(ladder_fpga_fifo21_input_11_6_1252_a8_4_1),
	.datad(ladder_fpga_fifo21_input_11_0_1674_a2)
);
defparam ladder_fpga_fifo21_input_RNO_7_0_.lut_mask=16'hf800;
defparam ladder_fpga_fifo21_input_RNO_7_0_.sum_lutc_input="datac";
// @35:1518
  cycloneiii_lcell_comb proc_usb_read_write_un5_ladder_fpga_fifo8_to_usb_empty (
	.combout(\proc_usb_read_write.un5_ladder_fpga_fifo8_to_usb_empty ),
	.dataa(usb_tx_full_c),
	.datab(ladder_fpga_fifo8_to_usb_empty),
	.datac(usb_write_n_in_i),
	.datad(usb_read_n_in_i)
);
defparam proc_usb_read_write_un5_ladder_fpga_fifo8_to_usb_empty.lut_mask=16'h0001;
defparam proc_usb_read_write_un5_ladder_fpga_fifo8_to_usb_empty.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_4_ (
	.combout(ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0),
	.dataa(level_shifter_dac_load_indice_i_0[0]),
	.datab(level_shifter_dac_load_indice_i_0[2]),
	.datac(level_shifter_dac_load_indice_i_0[1]),
	.datad(ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0_1)
);
defparam ladder_fpga_level_shifter_dac_state_RNO_4_.lut_mask=16'h8000;
defparam ladder_fpga_level_shifter_dac_state_RNO_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_13_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320_a8_5),
	.dataa(ladder_fpga_fifo21_input[13]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_5_13_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_5_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_16_ (
	.combout(ladder_fpga_fifo21_input_11_2_1524_a8_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[12]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_4_16_.lut_mask=16'h0040;
defparam ladder_fpga_fifo21_input_RNO_4_16_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_12_ (
	.combout(ladder_fpga_fifo21_input_11_6_1252_a8_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[8]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_5_12_.lut_mask=16'h0040;
defparam ladder_fpga_fifo21_input_RNO_5_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_4_ (
	.combout(ladder_fpga_fifo21_input_11_14_808_a8_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_5_4_.lut_mask=16'h0040;
defparam ladder_fpga_fifo21_input_RNO_5_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_4_ (
	.combout(ladder_fpga_fifo21_input_11_14_808_a8_5),
	.dataa(ladder_fpga_fifo21_input[4]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_0_4_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_0_4_.sum_lutc_input="datac";
// @35:2110
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_un41_ladder_fpga_nbr_rclk_echelle_i_o4_0 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0 ),
	.dataa(ladder_fpga_nbr_rclk_echelle[9]),
	.datab(ladder_fpga_nbr_rclk_echelle[10]),
	.datac(ladder_fpga_nbr_rclk_echelle[11]),
	.datad(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_4 )
);
defparam proc_ladder_fpga_nbr_rclk_echelle_un41_ladder_fpga_nbr_rclk_echelle_i_o4_0.lut_mask=16'hfffe;
defparam proc_ladder_fpga_nbr_rclk_echelle_un41_ladder_fpga_nbr_rclk_echelle_i_o4_0.sum_lutc_input="datac";
// @35:1579
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_ns_0_i_0_a3_1_3_ (
	.combout(ladder_fpga_event_controller_state_ns_0_i_0_a3_1[3]),
	.dataa(spare_switch_c),
	.datab(ladder_fpga_event_controller_state_ip[3]),
	.datac(ladder_fpga_fifo21_wr_0_sqmuxa_i_o4),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_0_1)
);
defparam ladder_fpga_event_controller_state_ns_0_i_0_a3_1_3_.lut_mask=16'h0200;
defparam ladder_fpga_event_controller_state_ns_0_i_0_a3_1_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo8_to_usb_wr_RNO_0 (
	.combout(ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4),
	.dataa(acquire_state_ip[4]),
	.datab(acquire_state_ip[7]),
	.datac(acquire_state_ip[1]),
	.datad(ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4_0)
);
defparam ladder_fpga_fifo8_to_usb_wr_RNO_0.lut_mask=16'hfffe;
defparam ladder_fpga_fifo8_to_usb_wr_RNO_0.sum_lutc_input="datac";
  cycloneiii_lcell_comb n_adc_c1_RNIUIAT (
	.combout(acquire_state_ns_0_15__g1),
	.dataa(acquire_state_ip[3]),
	.datab(n_adc[3]),
	.datac(n_adc[2]),
	.datad(n_adc_c1)
);
defparam n_adc_c1_RNIUIAT.lut_mask=16'h8000;
defparam n_adc_c1_RNIUIAT.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_15_ (
	.combout(ladder_fpga_fifo21_input_11_3_1456_a8_5),
	.dataa(ladder_fpga_fifo21_input[15]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_4_15_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_4_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_1_ (
	.combout(ladder_fpga_fifo21_input_11_17_678_a8_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_fifo21_input_11_17_678_m8)
);
defparam ladder_fpga_fifo21_input_RNO_0_1_.lut_mask=16'h1000;
defparam ladder_fpga_fifo21_input_RNO_0_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_1_ (
	.combout(ladder_fpga_fifo21_input_11_17_678_a8_5),
	.dataa(ladder_fpga_fifo21_input[1]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_2_1_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_2_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_19_ (
	.combout(ladder_fpga_fifo21_input_11_1749_a8_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[15]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_4_19_.lut_mask=16'h0040;
defparam ladder_fpga_fifo21_input_RNO_4_19_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_7_ (
	.combout(ladder_fpga_fifo21_input_11_11_964_a8_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[3]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_5_7_.lut_mask=16'h0040;
defparam ladder_fpga_fifo21_input_RNO_5_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_7_ (
	.combout(ladder_fpga_fifo21_input_11_11_964_a8_5),
	.dataa(ladder_fpga_fifo21_input[7]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_0_7_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_0_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_10_ (
	.combout(ladder_fpga_fifo21_input_11_8_1134_a8_5),
	.dataa(ladder_fpga_fifo21_input[10]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_7_10_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_7_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_5_ (
	.combout(ladder_fpga_fifo21_input_11_13_860_a8_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_13_860_m8)
);
defparam ladder_fpga_fifo21_input_RNO_1_5_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_1_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_5_ (
	.combout(ladder_fpga_fifo21_input_11_13_860_a8_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[1]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_0_5_.lut_mask=16'h0040;
defparam ladder_fpga_fifo21_input_RNO_0_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_5_ (
	.combout(ladder_fpga_fifo21_input_11_13_860_a8_5),
	.dataa(ladder_fpga_fifo21_input[5]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_7_5_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_7_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_10_ (
	.combout(ladder_fpga_fifo21_input_11_8_1134_a8_4),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_8_1134_a8_4_0)
);
defparam ladder_fpga_fifo21_input_RNO_0_10_.lut_mask=16'h0400;
defparam ladder_fpga_fifo21_input_RNO_0_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_14_ (
	.combout(ladder_fpga_fifo21_input_11_4_1388_a8_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[10]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_0_14_.lut_mask=16'h0040;
defparam ladder_fpga_fifo21_input_RNO_0_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_9_ (
	.combout(ladder_fpga_fifo21_input_11_9_1075_a8_5),
	.dataa(ladder_fpga_fifo21_input[9]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_1_9_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_1_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_3_ (
	.combout(ladder_fpga_fifo21_input_11_15_764_a8_5),
	.dataa(ladder_fpga_fifo21_input[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_2_3_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_2_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_0_ (
	.combout(ladder_fpga_fifo21_input_11_18_635_a8_5),
	.dataa(ladder_fpga_fifo21_input[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_2_0_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_2_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_3_ (
	.combout(ladder_fpga_fifo21_input_11_15_764_a8_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_fifo21_input_11_15_764_m8)
);
defparam ladder_fpga_fifo21_input_RNO_0_3_.lut_mask=16'h1000;
defparam ladder_fpga_fifo21_input_RNO_0_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_0_ (
	.combout(ladder_fpga_fifo21_input_11_18_635_a8_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_fifo21_input_11_18_635_m8)
);
defparam ladder_fpga_fifo21_input_RNO_0_0_.lut_mask=16'h1000;
defparam ladder_fpga_fifo21_input_RNO_0_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_17_ (
	.combout(ladder_fpga_fifo21_input_11_1_1599_a8_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[13]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_0_17_.lut_mask=16'h0040;
defparam ladder_fpga_fifo21_input_RNO_0_17_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_6_ (
	.combout(ladder_fpga_fifo21_input_11_12_912_a8_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[2]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[1])
);
defparam ladder_fpga_fifo21_input_RNO_5_6_.lut_mask=16'h0040;
defparam ladder_fpga_fifo21_input_RNO_5_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_6_ (
	.combout(ladder_fpga_fifo21_input_11_12_912_a8_5),
	.dataa(ladder_fpga_fifo21_input[6]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_0_6_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_0_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_8_ (
	.combout(ladder_fpga_fifo21_input_11_10_1016_a8_5),
	.dataa(ladder_fpga_fifo21_input[8]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_3_8_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_3_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_11_ (
	.combout(ladder_fpga_fifo21_input_11_7_1193_a8_5),
	.dataa(ladder_fpga_fifo21_input[11]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_7_11_.lut_mask=16'h0200;
defparam ladder_fpga_fifo21_input_RNO_7_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb n_convert_RNIJRHN_0_ (
	.combout(acquire_state_ns_0_8__g0_0_a3),
	.dataa(acquire_state_ip[8]),
	.datab(n_convert[0]),
	.datac(n_convert[1]),
	.datad(ladder_fpga_adc_select_n_i)
);
defparam n_convert_RNIJRHN_0_.lut_mask=16'h0080;
defparam n_convert_RNIJRHN_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb tokenin_pulse_ok_RNO (
	.combout(\proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0_a3_0_g0 ),
	.dataa(tokenin_pulse_duration[0]),
	.datab(tokenin_pulse_duration[1]),
	.datac(ladder_fpga_event_controller_state_ip[3]),
	.datad(tokenin_pulse_duration_n1_i_o4)
);
defparam tokenin_pulse_ok_RNO.lut_mask=16'h0080;
defparam tokenin_pulse_ok_RNO.sum_lutc_input="datac";
// @35:1536
  cycloneiii_lcell_comb un1_acquire_state_17_0_cZ (
	.combout(un1_acquire_state_17_0),
	.dataa(acquire_state_ip[4]),
	.datab(acquire_state_ip[7]),
	.datac(acquire_state_ip[6]),
	.datad(acquire_state_ns_a3[14])
);
defparam un1_acquire_state_17_0_cZ.lut_mask=16'hfffe;
defparam un1_acquire_state_17_0_cZ.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_ns_0_a3_4_3_ (
	.combout(acquire_state_ns_0_a3_4[3]),
	.dataa(ladder_fpga_fifo8_from_usb_output[2]),
	.datab(ladder_fpga_fifo8_from_usb_output[4]),
	.datac(ladder_fpga_fifo8_from_usb_output[1]),
	.datad(acquire_state_ns_0_a3_3[3])
);
defparam acquire_state_ns_0_a3_4_3_.lut_mask=16'h0100;
defparam acquire_state_ns_0_a3_4_3_.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_ns_i_a3_1_4_0_ (
	.combout(acquire_state_ns_i_a3_1_4[0]),
	.dataa(ladder_fpga_fifo8_from_usb_output[1]),
	.datab(ladder_fpga_fifo8_from_usb_output[2]),
	.datac(ladder_fpga_fifo8_from_usb_output[0]),
	.datad(acquire_state_ns_i_a3_1_3[0])
);
defparam acquire_state_ns_i_a3_1_4_0_.lut_mask=16'h1000;
defparam acquire_state_ns_i_a3_1_4_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_busy_RNO_0 (
	.combout(N_2866_i_0_g1_5),
	.dataa(ladder_fpga_nbr_rclk_echelle[2]),
	.datab(ladder_fpga_nbr_rclk_echelle[4]),
	.datac(ladder_fpga_nbr_rclk_echelle[3]),
	.datad(N_2866_i_0_g1_4)
);
defparam ladder_fpga_busy_RNO_0.lut_mask=16'hfffe;
defparam ladder_fpga_busy_RNO_0.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_16_ (
	.combout(ladder_fpga_fifo21_input_11_2_1524_a8_0_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[12]),
	.datac(data_serial_m_x[8]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_3_16_.lut_mask=16'h4450;
defparam ladder_fpga_fifo21_input_RNO_3_16_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_11_ (
	.combout(ladder_fpga_fifo21_input_11_7_1193_a8_0_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[7]),
	.datac(data_serial_m_x[3]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_4_11_.lut_mask=16'h4450;
defparam ladder_fpga_fifo21_input_RNO_4_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_10_ (
	.combout(ladder_fpga_fifo21_input_11_8_1134_a8_0_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[6]),
	.datac(data_serial_m_x[2]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_5_10_.lut_mask=16'h4450;
defparam ladder_fpga_fifo21_input_RNO_5_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_15_ (
	.combout(ladder_fpga_fifo21_input_11_3_1456_a8_0_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[11]),
	.datac(data_serial_m_x[7]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_0_15_.lut_mask=16'h4450;
defparam ladder_fpga_fifo21_input_RNO_0_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_17_ (
	.combout(ladder_fpga_fifo21_input_11_1_1599_a8_0_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[13]),
	.datac(data_serial_m_x[9]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_6_17_.lut_mask=16'h4450;
defparam ladder_fpga_fifo21_input_RNO_6_17_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_18_ (
	.combout(ladder_fpga_fifo21_input_11_0_1674_a8_0_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[14]),
	.datac(data_serial_m_x[10]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_3_18_.lut_mask=16'h4450;
defparam ladder_fpga_fifo21_input_RNO_3_18_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_12_ (
	.combout(ladder_fpga_fifo21_input_11_6_1252_a8_0_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[8]),
	.datac(data_serial_m_x[4]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_4_12_.lut_mask=16'h4450;
defparam ladder_fpga_fifo21_input_RNO_4_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_13_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320_a8_0_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[9]),
	.datac(data_serial_m_x[5]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_0_13_.lut_mask=16'h4450;
defparam ladder_fpga_fifo21_input_RNO_0_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_9_ (
	.combout(ladder_fpga_fifo21_input_11_9_1075_a8_0_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[5]),
	.datac(data_serial_m_x[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_7_9_.lut_mask=16'h4450;
defparam ladder_fpga_fifo21_input_RNO_7_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_19_ (
	.combout(ladder_fpga_fifo21_input_11_1749_a8_0_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(data_serial_m_x[15]),
	.datac(data_serial_m_x[11]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_input_RNO_0_19_.lut_mask=16'h4450;
defparam ladder_fpga_fifo21_input_RNO_0_19_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_usb_wr_RNO_0 (
	.combout(N_2819_i_0_g0_2),
	.dataa(spare_switch_c),
	.datab(usb_ready_n_c),
	.datac(ladder_fpga_event_controller_state_ip[2]),
	.datad(\proc_ladder_fpga_adc_cs.shiftreg_clr2_2_0_a2_0_a4 )
);
defparam ladder_fpga_usb_wr_RNO_0.lut_mask=16'h0020;
defparam ladder_fpga_usb_wr_RNO_0.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNI2FBU_3_ (
	.combout(n_adc_e1_0_g0_e_0),
	.dataa(acquire_state_ip[3]),
	.datab(\acquire_adcs.n_fifo [3]),
	.datac(acquire_state_ip[2]),
	.datad(acquire_state_ip[7])
);
defparam acquire_state_RNI2FBU_3_.lut_mask=16'hcfca;
defparam acquire_state_RNI2FBU_3_.sum_lutc_input="datac";
// @35:2213
  cycloneiii_lcell_comb level_shifter_dac_load_indice_447_1_cZ (
	.combout(level_shifter_dac_load_indice_447_1),
	.dataa(level_shifter_dac_load_indice_i_0[1]),
	.datab(level_shifter_dac_load_indice_i_0[2]),
	.datac(level_shifter_dac_load_indice_c0),
	.datad(VCC)
);
defparam level_shifter_dac_load_indice_447_1_cZ.lut_mask=16'hf7f7;
defparam level_shifter_dac_load_indice_447_1_cZ.sum_lutc_input="datac";
// @35:2219
  cycloneiii_lcell_comb un1_ladder_fpga_level_shifter_dac_state_4_0_cZ (
	.combout(un1_ladder_fpga_level_shifter_dac_state_4_0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[4]),
	.datab(ladder_fpga_level_shifter_dac_state_i_0[6]),
	.datac(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1 ),
	.datad(ladder_fpga_level_shifter_dac_state_ns_i_a2[1])
);
defparam un1_ladder_fpga_level_shifter_dac_state_4_0_cZ.lut_mask=16'h4404;
defparam un1_ladder_fpga_level_shifter_dac_state_4_0_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_sdi_RNO_2 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_a ),
	.dataa(level_shifter_dac_load_indice_i_0[2]),
	.datab(level_shifter_dac_load_indice_i_0[3]),
	.datac(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5 ),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2 )
);
defparam level_shifter_dac_sdi_RNO_2.lut_mask=16'h159d;
defparam level_shifter_dac_sdi_RNO_2.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_sdi_RNO_0 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4 ),
	.dataa(level_shifter_dac_load_indice_i_0[3]),
	.datab(level_shifter_dac_load_indice_i_0[0]),
	.datac(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9 ),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_a )
);
defparam level_shifter_dac_sdi_RNO_0.lut_mask=16'h11fa;
defparam level_shifter_dac_sdi_RNO_0.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_sdi_RNO_1 (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_0 ),
	.dataa(level_shifter_dac_load_indice_i_0[3]),
	.datab(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6 ),
	.datac(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13 ),
	.datad(VCC)
);
defparam level_shifter_dac_sdi_RNO_1.lut_mask=16'hd8d8;
defparam level_shifter_dac_sdi_RNO_1.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_5_ (
	.combout(N_1386_i_0_g0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[5]),
	.datab(ladder_fpga_level_shifter_dac_state_i_0[6]),
	.datac(ladder_fpga_level_shifter_dac_state_ns_i_a2[1]),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_RNO_5_.lut_mask=16'h3b3b;
defparam ladder_fpga_level_shifter_dac_state_RNO_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_0_1_ (
	.combout(ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0_a),
	.dataa(level_shifter_dac_load_indice_i_0[0]),
	.datab(level_shifter_dac_load_indice_i_0[1]),
	.datac(level_shifter_dac_load_indice_i_0[2]),
	.datad(level_shifter_dac_load_indice_i_0[3])
);
defparam ladder_fpga_level_shifter_dac_state_RNO_0_1_.lut_mask=16'h7fff;
defparam ladder_fpga_level_shifter_dac_state_RNO_0_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_1_ (
	.combout(ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0),
	.dataa(level_shifter_dac_load),
	.datab(ladder_fpga_level_shifter_dac_state_ip[1]),
	.datac(ladder_fpga_level_shifter_dac_state_ip[2]),
	.datad(ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0_a)
);
defparam ladder_fpga_level_shifter_dac_state_RNO_1_.lut_mask=16'h88f8;
defparam ladder_fpga_level_shifter_dac_state_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_RNO_2_ (
	.combout(N_1391_i_0_g0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[2]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[3]),
	.datac(ladder_fpga_level_shifter_dac_state_ns_i_a2[1]),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_RNO_2_.lut_mask=16'hcece;
defparam ladder_fpga_level_shifter_dac_state_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_12_ (
	.combout(ladder_fpga_fifo21_input_11_6_1252_a8),
	.dataa(ladder_fpga_fifo21_input[12]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_6_1252_m2_0),
	.datad(ladder_fpga_fifo21_input_11_6_1252_a8_1_0)
);
defparam ladder_fpga_fifo21_input_RNO_6_12_.lut_mask=16'hb800;
defparam ladder_fpga_fifo21_input_RNO_6_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_RNO_4_ (
	.combout(N_2209_i_0_g0),
	.dataa(ladder_fpga_event_controller_state_ip[4]),
	.datab(ladder_fpga_event_controller_state_i_0[5]),
	.datac(ladder_fpga_event_controller_state_ns_i_0_0_m4_x[1]),
	.datad(ladder_fpga_event_controller_state_ns_i_0_m4_x[2])
);
defparam ladder_fpga_event_controller_state_RNO_4_.lut_mask=16'h3b00;
defparam ladder_fpga_event_controller_state_RNO_4_.sum_lutc_input="datac";
// @35:1341
  cycloneiii_lcell_comb acquire_adcs_n_preamble_RNIDE382_3_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i ),
	.dataa(\acquire_adcs.n_preamble [2]),
	.datab(\acquire_adcs.n_preamble [3]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i_a3_1 ),
	.datad(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3 )
);
defparam acquire_adcs_n_preamble_RNIDE382_3_.lut_mask=16'hff60;
defparam acquire_adcs_n_preamble_RNIDE382_3_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_4_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7 [4]),
	.dataa(ladder_fpga_packer_dataout[4]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m5_0_a3 ),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [4]),
	.datad(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i )
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_4_.lut_mask=16'hf088;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_4_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_15_a_9_ (
	.combout(\acquire_adcs.data_to_send_2_15_a [9]),
	.dataa(n_adc[3]),
	.datab(n_adc[2]),
	.datac(\acquire_adcs.data_to_send_2_10 [9]),
	.datad(\acquire_adcs.data_to_send_2_13 [9])
);
defparam acquire_adcs_data_to_send_2_15_a_9_.lut_mask=16'h139b;
defparam acquire_adcs_data_to_send_2_15_a_9_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_15_9_ (
	.combout(\acquire_adcs.data_to_send_2_15 [9]),
	.dataa(n_adc[3]),
	.datab(\acquire_adcs.data_to_send_2_6 [9]),
	.datac(\acquire_adcs.data_to_send_2_3 [9]),
	.datad(\acquire_adcs.data_to_send_2_15_a [9])
);
defparam acquire_adcs_data_to_send_2_15_9_.lut_mask=16'h50ee;
defparam acquire_adcs_data_to_send_2_15_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb n_adc_RNO_3_ (
	.combout(n_adc_e3_0_g3),
	.dataa(n_adc[3]),
	.datab(n_adc[2]),
	.datac(n_adc_c1),
	.datad(un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3)
);
defparam n_adc_RNO_3_.lut_mask=16'h006a;
defparam n_adc_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_adcs_n_preamble_RNO_1_ (
	.combout(\acquire_adcs.n_preamble_n1_0_g0_i ),
	.dataa(\acquire_adcs.n_preamble [0]),
	.datab(\acquire_adcs.n_preamble [1]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_a3_1 ),
	.datad(acquire_state_ns_0_8__g0_0_a3)
);
defparam acquire_adcs_n_preamble_RNO_1_.lut_mask=16'h006c;
defparam acquire_adcs_n_preamble_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_15_ (
	.combout(ladder_fpga_fifo21_input_11_3_1456_a8),
	.dataa(ladder_fpga_fifo21_input[15]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_3_1456_m2_0),
	.datad(ladder_fpga_fifo21_input_11_6_1252_a8_1_0)
);
defparam ladder_fpga_fifo21_input_RNO_3_15_.lut_mask=16'hb800;
defparam ladder_fpga_fifo21_input_RNO_3_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNO_0_ (
	.combout(ladder_fpga_adc_bit_count_cs_integer_n0_i_0_0_g0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_event_controller_state_ns_0_i_0_o4[3]),
	.datad(ladder_fpga_fifo21_wr_0_sqmuxa_i_o4)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNO_0_.lut_mask=16'h5554;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNO_2_ (
	.combout(ladder_fpga_adc_bit_count_cs_integer_n2_0_0_0_g0_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datac(ladder_fpga_event_controller_state_ns_0_i_0_o4[3]),
	.datad(N_90_i_i_o3)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNO_2_.lut_mask=16'h32cc;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_18_ (
	.combout(ladder_fpga_fifo21_input_11_0_1674_a8),
	.dataa(ladder_fpga_fifo21_input[18]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_0_1674_m2_0),
	.datad(ladder_fpga_fifo21_input_11_6_1252_a8_1_0)
);
defparam ladder_fpga_fifo21_input_RNO_5_18_.lut_mask=16'h8b00;
defparam ladder_fpga_fifo21_input_RNO_5_18_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_14_ (
	.combout(ladder_fpga_fifo21_input_11_4_1388_a8),
	.dataa(ladder_fpga_fifo21_input[14]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_4_1388_m2_0),
	.datad(ladder_fpga_fifo21_input_11_6_1252_a8_1_0)
);
defparam ladder_fpga_fifo21_input_RNO_2_14_.lut_mask=16'hb800;
defparam ladder_fpga_fifo21_input_RNO_2_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_17_ (
	.combout(ladder_fpga_fifo21_input_11_1_1599_a8),
	.dataa(ladder_fpga_fifo21_input[17]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_1_1599_m2_0),
	.datad(ladder_fpga_fifo21_input_11_6_1252_a8_1_0)
);
defparam ladder_fpga_fifo21_input_RNO_1_17_.lut_mask=16'h8b00;
defparam ladder_fpga_fifo21_input_RNO_1_17_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNO_8_ (
	.combout(N_1101_i_0_g0_i),
	.dataa(acquire_state_ip[8]),
	.datab(ladder_fpga_adc_select_n_i),
	.datac(N_1101_i_0_g0_i_a3_1),
	.datad(n_convert_4_i_o4[0])
);
defparam acquire_state_RNO_8_.lut_mask=16'ha8fc;
defparam acquire_state_RNO_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_adcs_n_fifo_RNO_1_ (
	.combout(\acquire_adcs.n_fifo_n1_0_g0_i ),
	.dataa(\acquire_adcs.n_fifo [1]),
	.datab(\acquire_adcs.n_fifo_c0 ),
	.datac(acquire_state_ns_0_15__g1),
	.datad(VCC)
);
defparam acquire_adcs_n_fifo_RNO_1_.lut_mask=16'h0606;
defparam acquire_adcs_n_fifo_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb tokenin_pulse_duration_RNO_3_ (
	.combout(N_2873_i_0_g0),
	.dataa(tokenin_pulse_duration[2]),
	.datab(tokenin_pulse_duration[3]),
	.datac(ladder_fpga_event_controller_state_ip[3]),
	.datad(tokenin_pulse_duration_n2_i_o4)
);
defparam tokenin_pulse_duration_RNO_3_.lut_mask=16'hc0e0;
defparam tokenin_pulse_duration_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb tokenin_pulse_duration_RNO_0_ (
	.combout(N_2870_i_0_g0),
	.dataa(tokenin_pulse_duration[1]),
	.datab(tokenin_pulse_duration[0]),
	.datac(ladder_fpga_event_controller_state_ip[3]),
	.datad(tokenin_pulse_duration_n1_i_o4)
);
defparam tokenin_pulse_duration_RNO_0_.lut_mask=16'h30b0;
defparam tokenin_pulse_duration_RNO_0_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_15_a_8_ (
	.combout(\acquire_adcs.data_to_send_2_15_a [8]),
	.dataa(n_adc[3]),
	.datab(n_adc[2]),
	.datac(\acquire_adcs.data_to_send_2_10 [8]),
	.datad(\acquire_adcs.data_to_send_2_13 [8])
);
defparam acquire_adcs_data_to_send_2_15_a_8_.lut_mask=16'h139b;
defparam acquire_adcs_data_to_send_2_15_a_8_.sum_lutc_input="datac";
// @35:1334
  cycloneiii_lcell_comb acquire_adcs_data_to_send_2_15_8_ (
	.combout(\acquire_adcs.data_to_send_2_15 [8]),
	.dataa(n_adc[3]),
	.datab(\acquire_adcs.data_to_send_2_6 [8]),
	.datac(\acquire_adcs.data_to_send_2_3 [8]),
	.datad(\acquire_adcs.data_to_send_2_15_a [8])
);
defparam acquire_adcs_data_to_send_2_15_8_.lut_mask=16'h50ee;
defparam acquire_adcs_data_to_send_2_15_8_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_3_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7 [3]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [3]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [3]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_3_.lut_mask=16'hcaca;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_3_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_2_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7 [2]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [2]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [2]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_2_.lut_mask=16'hcaca;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_2_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_1_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7 [1]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [1]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [1]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_1_.lut_mask=16'hcaca;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_1_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_0_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7 [0]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [0]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [0]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i ),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_0_.lut_mask=16'hcaca;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_13_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320_2),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_fifo21_input_11_5_1320_2_tz),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_6_13_.lut_mask=16'h4040;
defparam ladder_fpga_fifo21_input_RNO_6_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_17_ (
	.combout(ladder_fpga_fifo21_input_11_1_1599_2),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_fifo21_input_11_1_1599_2_tz),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_2_17_.lut_mask=16'h4040;
defparam ladder_fpga_fifo21_input_RNO_2_17_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_16_ (
	.combout(ladder_fpga_fifo21_input_11_2_1524_2),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_fifo21_input_11_2_1524_2_tz),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_6_16_.lut_mask=16'h4040;
defparam ladder_fpga_fifo21_input_RNO_6_16_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_19_ (
	.combout(ladder_fpga_fifo21_input_11_1749_2),
	.dataa(data_serial_m_x[11]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datac(ladder_fpga_fifo21_input_11_0_1674_a2),
	.datad(ladder_fpga_fifo21_input_11_1749_a8_4_0)
);
defparam ladder_fpga_fifo21_input_RNO_6_19_.lut_mask=16'hf080;
defparam ladder_fpga_fifo21_input_RNO_6_19_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_15_ (
	.combout(ladder_fpga_fifo21_input_11_3_1456_2),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_fifo21_input_11_3_1456_2_tz),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_5_15_.lut_mask=16'h4040;
defparam ladder_fpga_fifo21_input_RNO_5_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_11_ (
	.combout(ladder_fpga_fifo21_input_11_7_1193_2),
	.dataa(data_serial_m_x[7]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_1749_a8_2_2_x),
	.datad(ladder_fpga_fifo21_input_11_0_1674_a2)
);
defparam ladder_fpga_fifo21_input_RNO_1_11_.lut_mask=16'hf200;
defparam ladder_fpga_fifo21_input_RNO_1_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_9_ (
	.combout(ladder_fpga_fifo21_input_11_9_1075_2),
	.dataa(data_serial_m_x[5]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_9_1075_a8_2_1_x),
	.datad(ladder_fpga_fifo21_input_11_0_1674_a2)
);
defparam ladder_fpga_fifo21_input_RNO_2_9_.lut_mask=16'hf200;
defparam ladder_fpga_fifo21_input_RNO_2_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_8_10_ (
	.combout(ladder_fpga_fifo21_input_11_8_1134_2),
	.dataa(data_serial_m_x[6]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_8_1134_a8_2_1_x),
	.datad(ladder_fpga_fifo21_input_11_0_1674_a2)
);
defparam ladder_fpga_fifo21_input_RNO_8_10_.lut_mask=16'hf200;
defparam ladder_fpga_fifo21_input_RNO_8_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_8_ (
	.combout(ladder_fpga_fifo21_input_11_10_1016_2),
	.dataa(data_serial_m_x[4]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_2_1524_a8_2_2_x),
	.datad(ladder_fpga_fifo21_input_11_0_1674_a2)
);
defparam ladder_fpga_fifo21_input_RNO_0_8_.lut_mask=16'hf200;
defparam ladder_fpga_fifo21_input_RNO_0_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb usb_read_n_in_i_RNO (
	.combout(\proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0 ),
	.dataa(\proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0_0_x ),
	.datab(usb_write_n_in_i),
	.datac(usb_read_n_in_i),
	.datad(\proc_usb_read_write.un5_ladder_fpga_fifo8_to_usb_empty )
);
defparam usb_read_n_in_i_RNO.lut_mask=16'h0002;
defparam usb_read_n_in_i_RNO.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_16_ (
	.combout(ladder_fpga_fifo21_input_11_2_1524_a8_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_2_1524_a8_0_0),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_1_16_.lut_mask=16'h4040;
defparam ladder_fpga_fifo21_input_RNO_1_16_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_RNO_0_ (
	.combout(ladder_fpga_event_controller_state_ns_0_0_0_5__g0_0),
	.dataa(ladder_fpga_busy),
	.datab(ladder_fpga_event_controller_state_ip[0]),
	.datac(ladder_fpga_event_controller_state_ns_0_0_0_5__g0_0_a4_0_x),
	.datad(ladder_fpga_event_controller_state_ns_0_0_0_5__g2)
);
defparam ladder_fpga_event_controller_state_RNO_0_.lut_mask=16'hfff8;
defparam ladder_fpga_event_controller_state_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_usb_wr_RNO (
	.combout(N_2819_i_0_g0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(N_2819_i_0_g0_2)
);
defparam ladder_fpga_usb_wr_RNO.lut_mask=16'hfe00;
defparam ladder_fpga_usb_wr_RNO.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNO_1_ (
	.combout(ladder_fpga_adc_bit_count_cs_integer_n1_0_0_0_g0_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_event_controller_state_ns_0_i_0_o4[3]),
	.datad(ladder_fpga_fifo21_wr_0_sqmuxa_i_o4)
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNO_1_.lut_mask=16'h9998;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNIER6Q1_3_ (
	.combout(ladder_fpga_data_packer_temp_1_0_0__g0_0_o3),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIER6Q1_3_.lut_mask=16'hd57a;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNIER6Q1_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_adc_bit_count_cs_integer_i_RNO_3_ (
	.combout(ladder_fpga_adc_bit_count_cs_integer_n3_0_0_0_g2),
	.dataa(ladder_fpga_event_controller_state_ip[2]),
	.datab(ladder_fpga_event_controller_state_ip[3]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNO_3_.lut_mask=16'hf00e;
defparam ladder_fpga_adc_bit_count_cs_integer_i_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_10_ (
	.combout(ladder_fpga_fifo21_input_11_8_1134_a8_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_8_1134_a8_0_0),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_1_10_.lut_mask=16'h4040;
defparam ladder_fpga_fifo21_input_RNO_1_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_14_ (
	.combout(ladder_fpga_fifo21_input_11_4_1388_a8_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_fifo21_input_11_4_1388_m2)
);
defparam ladder_fpga_fifo21_input_RNO_1_14_.lut_mask=16'h0010;
defparam ladder_fpga_fifo21_input_RNO_1_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_9_ (
	.combout(ladder_fpga_fifo21_input_11_9_1075_a8_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_9_1075_a8_0_0),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_5_9_.lut_mask=16'h4040;
defparam ladder_fpga_fifo21_input_RNO_5_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_11_ (
	.combout(ladder_fpga_fifo21_input_11_7_1193_a8_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_7_1193_a8_0_0),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_0_11_.lut_mask=16'h4040;
defparam ladder_fpga_fifo21_input_RNO_0_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb n_convert_RNO_0_ (
	.combout(N_2867_i_0_g0),
	.dataa(acquire_state_ip[8]),
	.datab(n_convert[0]),
	.datac(n_convert[1]),
	.datad(n_convert_4_i_o4[0])
);
defparam n_convert_RNO_0_.lut_mask=16'he600;
defparam n_convert_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb tokenin_pulse_duration_RNO_1_ (
	.combout(N_2871_i_0_g0),
	.dataa(tokenin_pulse_duration[0]),
	.datab(tokenin_pulse_duration[1]),
	.datac(ladder_fpga_event_controller_state_ip[3]),
	.datad(tokenin_pulse_duration_n1_i_o4)
);
defparam tokenin_pulse_duration_RNO_1_.lut_mask=16'h60e0;
defparam tokenin_pulse_duration_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_adcs_n_delay_RNI7HF4_0_ (
	.combout(acquire_state_ns_0_15__g3_0_a),
	.dataa(\acquire_adcs.n_delay [0]),
	.datab(\acquire_adcs.n_delay [1]),
	.datac(\acquire_adcs.n_delay [2]),
	.datad(\acquire_adcs.n_delay [4])
);
defparam acquire_adcs_n_delay_RNI7HF4_0_.lut_mask=16'h0007;
defparam acquire_adcs_n_delay_RNI7HF4_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_adcs_n_delay_RNID6R7_3_ (
	.combout(acquire_state_ns_0_15__g3_0),
	.dataa(\acquire_adcs.n_delay [6]),
	.datab(\acquire_adcs.n_delay [5]),
	.datac(\acquire_adcs.n_delay [3]),
	.datad(acquire_state_ns_0_15__g3_0_a)
);
defparam acquire_adcs_n_delay_RNID6R7_3_.lut_mask=16'h7f77;
defparam acquire_adcs_n_delay_RNID6R7_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo8_to_usb_wr_RNO_3 (
	.combout(ladder_fpga_fifo8_to_usb_wr_0_0_g2_1),
	.dataa(acquire_state_ip[5]),
	.datab(\acquire_adcs.n_preamble [0]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_a3_1 ),
	.datad(un1_n_bytes_1_sqmuxa_i_o3)
);
defparam ladder_fpga_fifo8_to_usb_wr_RNO_3.lut_mask=16'h1500;
defparam ladder_fpga_fifo8_to_usb_wr_RNO_3.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_4_ (
	.combout(ladder_fpga_fifo21_input_11_14_808_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_14_808_a8_0_0),
	.datad(ladder_fpga_fifo21_input_11_14_808_a8_1)
);
defparam ladder_fpga_fifo21_input_RNO_2_4_.lut_mask=16'hff20;
defparam ladder_fpga_fifo21_input_RNO_2_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_6_ (
	.combout(ladder_fpga_fifo21_input_11_12_912_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_12_912_a8_0_0),
	.datad(ladder_fpga_fifo21_input_11_12_912_a8_1)
);
defparam ladder_fpga_fifo21_input_RNO_2_6_.lut_mask=16'hff20;
defparam ladder_fpga_fifo21_input_RNO_2_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_7_ (
	.combout(ladder_fpga_fifo21_input_11_11_964_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_11_964_a8_0_0),
	.datad(ladder_fpga_fifo21_input_11_11_964_a8_1)
);
defparam ladder_fpga_fifo21_input_RNO_2_7_.lut_mask=16'hff20;
defparam ladder_fpga_fifo21_input_RNO_2_7_.sum_lutc_input="datac";
// @35:1579
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_illegal_1_cZ (
	.combout(ladder_fpga_event_controller_state_illegal_1),
	.dataa(ladder_fpga_event_controller_state_ip[4]),
	.datab(ladder_fpga_event_controller_state_i_0[5]),
	.datac(ladder_fpga_event_controller_state_ip[2]),
	.datad(ladder_fpga_event_controller_state_ip[3])
);
defparam ladder_fpga_event_controller_state_illegal_1_cZ.lut_mask=16'hfbb2;
defparam ladder_fpga_event_controller_state_illegal_1_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_12_ (
	.combout(ladder_fpga_fifo21_input_11_6_1252_1),
	.dataa(ladder_fpga_fifo21_input_11_6_1252_a8_4_1),
	.datab(ladder_fpga_fifo21_input_11_6_1252_a8_5_1),
	.datac(ladder_fpga_fifo21_input_11_5_1320_a8_5_2),
	.datad(un1_shiftreg_clr6_0_0_0_1818_a3_1)
);
defparam ladder_fpga_fifo21_input_RNO_1_12_.lut_mask=16'heac0;
defparam ladder_fpga_fifo21_input_RNO_1_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_8_14_ (
	.combout(ladder_fpga_fifo21_input_11_4_1388_1),
	.dataa(ladder_fpga_fifo21_input_11_4_1388_a8_4_1),
	.datab(ladder_fpga_fifo21_input_11_4_1388_a8_5_1),
	.datac(ladder_fpga_fifo21_input_11_5_1320_a8_5_2),
	.datad(un1_shiftreg_clr6_0_0_0_1818_a3_1)
);
defparam ladder_fpga_fifo21_input_RNO_8_14_.lut_mask=16'heac0;
defparam ladder_fpga_fifo21_input_RNO_8_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_19_ (
	.combout(ladder_fpga_fifo21_input_11_1749_1),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datab(ladder_fpga_fifo21_input_11_1749_a8_5_0),
	.datac(ladder_fpga_fifo21_input_11_1749_a8_2_2_x),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_5_2)
);
defparam ladder_fpga_fifo21_input_RNO_1_19_.lut_mask=16'hf400;
defparam ladder_fpga_fifo21_input_RNO_1_19_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_8_ (
	.combout(ladder_fpga_fifo21_input_11_10_1016_0),
	.dataa(ladder_fpga_data_packer_temp[8]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(un1_shiftreg_clr6_0_0_0_1818_a3_1),
	.datad(ladder_fpga_fifo21_input_11_10_1016_a8_5)
);
defparam ladder_fpga_fifo21_input_RNO_1_8_.lut_mask=16'hff20;
defparam ladder_fpga_fifo21_input_RNO_1_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_1_ (
	.combout(ladder_fpga_fifo21_input_11_17_678_1),
	.dataa(ladder_fpga_data_packer_temp[1]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(un1_shiftreg_clr6_0_0_0_1818_a3_1),
	.datad(ladder_fpga_fifo21_input_11_17_678_2)
);
defparam ladder_fpga_fifo21_input_RNO_6_1_.lut_mask=16'hff20;
defparam ladder_fpga_fifo21_input_RNO_6_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_2_ (
	.combout(ladder_fpga_fifo21_input_11_16_721_0),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datab(ladder_fpga_fifo21_input_11_16_721_a8_5_0),
	.datac(ladder_fpga_fifo21_input_11_5_1320_a8_5_2),
	.datad(ladder_fpga_fifo21_input_11_16_721_a8)
);
defparam ladder_fpga_fifo21_input_RNO_1_2_.lut_mask=16'hff40;
defparam ladder_fpga_fifo21_input_RNO_1_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_2_ (
	.combout(ladder_fpga_fifo21_input_11_16_721_1),
	.dataa(ladder_fpga_fifo21_input_11_4_1388_a8_4_1),
	.datab(ladder_fpga_fifo21_input_11_16_721_a8_1_0),
	.datac(ladder_fpga_fifo21_input_11_0_1674_a2),
	.datad(ladder_fpga_fifo21_input_11_16_721_a8_2)
);
defparam ladder_fpga_fifo21_input_RNO_5_2_.lut_mask=16'hffe0;
defparam ladder_fpga_fifo21_input_RNO_5_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_0_ (
	.combout(ladder_fpga_fifo21_input_11_18_635_1),
	.dataa(ladder_fpga_data_packer_temp[0]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(un1_shiftreg_clr6_0_0_0_1818_a3_1),
	.datad(ladder_fpga_fifo21_input_11_18_635_2)
);
defparam ladder_fpga_fifo21_input_RNO_6_0_.lut_mask=16'hff20;
defparam ladder_fpga_fifo21_input_RNO_6_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_11_ (
	.combout(ladder_fpga_fifo21_input_11_7_1193_0),
	.dataa(ladder_fpga_data_packer_temp[11]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(un1_shiftreg_clr6_0_0_0_1818_a3_1),
	.datad(ladder_fpga_fifo21_input_11_7_1193_a8_5)
);
defparam ladder_fpga_fifo21_input_RNO_3_11_.lut_mask=16'hff20;
defparam ladder_fpga_fifo21_input_RNO_3_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_3_ (
	.combout(ladder_fpga_fifo21_input_11_15_764_1),
	.dataa(ladder_fpga_data_packer_temp[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(un1_shiftreg_clr6_0_0_0_1818_a3_1),
	.datad(ladder_fpga_fifo21_input_11_15_764_2)
);
defparam ladder_fpga_fifo21_input_RNO_6_3_.lut_mask=16'hff20;
defparam ladder_fpga_fifo21_input_RNO_6_3_.sum_lutc_input="datac";
// @35:2213
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_illegal_1_cZ (
	.combout(ladder_fpga_level_shifter_dac_state_illegal_1),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[5]),
	.datab(ladder_fpga_level_shifter_dac_state_i_0[6]),
	.datac(ladder_fpga_level_shifter_dac_state_ip[4]),
	.datad(ladder_fpga_level_shifter_dac_state_ip[3])
);
defparam ladder_fpga_level_shifter_dac_state_illegal_1_cZ.lut_mask=16'hfbb2;
defparam ladder_fpga_level_shifter_dac_state_illegal_1_cZ.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_illegal_1_cZ (
	.combout(acquire_state_illegal_1),
	.dataa(acquire_state_ip[14]),
	.datab(acquire_state_i_0[15]),
	.datac(acquire_state_ip[13]),
	.datad(acquire_state_ip[12])
);
defparam acquire_state_illegal_1_cZ.lut_mask=16'hfbb2;
defparam acquire_state_illegal_1_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_load_indice_i_0_RNO_1_ (
	.combout(level_shifter_dac_load_indice_n1_i_i_0_g0),
	.dataa(level_shifter_dac_load_indice_i_0[1]),
	.datab(level_shifter_dac_load_indice_c0),
	.datac(un1_ladder_fpga_level_shifter_dac_state_4_0),
	.datad(VCC)
);
defparam level_shifter_dac_load_indice_i_0_RNO_1_.lut_mask=16'h0909;
defparam level_shifter_dac_load_indice_i_0_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_load_indice_i_0_RNO_2_ (
	.combout(level_shifter_dac_load_indice_n2_i_i_0_g0),
	.dataa(level_shifter_dac_load_indice_i_0[1]),
	.datab(level_shifter_dac_load_indice_i_0[2]),
	.datac(level_shifter_dac_load_indice_c0),
	.datad(un1_ladder_fpga_level_shifter_dac_state_4_0)
);
defparam level_shifter_dac_load_indice_i_0_RNO_2_.lut_mask=16'h00c6;
defparam level_shifter_dac_load_indice_i_0_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_load_indice_i_0_RNO_0_ (
	.combout(level_shifter_dac_load_indice_n0_i_i_0_g0),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[4]),
	.datab(ladder_fpga_level_shifter_dac_state_i_0[6]),
	.datac(level_shifter_dac_load_indice_i_0[0]),
	.datad(un1_ladder_fpga_level_shifter_dac_state_4_0)
);
defparam level_shifter_dac_load_indice_i_0_RNO_0_.lut_mask=16'h00b4;
defparam level_shifter_dac_load_indice_i_0_RNO_0_.sum_lutc_input="datac";
// @35:2097
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_o3 (
	.combout(\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_o3 ),
	.dataa(ladder_fpga_nbr_rclk_echelle[12]),
	.datab(ladder_fpga_nbr_rclk_echelle[13]),
	.datac(ladder_fpga_event_controller_state_ip[0]),
	.datad(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0 )
);
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_o3.lut_mask=16'h8f0f;
defparam proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_o3.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_busy_RNO (
	.combout(N_2866_i_0_g0),
	.dataa(ladder_fpga_nbr_rclk_echelle[12]),
	.datab(ladder_fpga_nbr_rclk_echelle[13]),
	.datac(N_2866_i_0_g1_5),
	.datad(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0 )
);
defparam ladder_fpga_busy_RNO.lut_mask=16'h77f0;
defparam ladder_fpga_busy_RNO.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_1_1_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1 [1]),
	.dataa(ladder_fpga_packer_dataout[17]),
	.datab(acquire_state_ip[6]),
	.datac(\acquire_adcs.data_to_send_2_15 [9]),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_1_1_.lut_mask=16'he2e2;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_1_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNO_6_ (
	.combout(N_1104_i_0_g0_i),
	.dataa(acquire_state_ip[3]),
	.datab(acquire_state_ip[7]),
	.datac(acquire_state_ns_0_8__g2),
	.datad(acquire_state_ns_0_15__g1)
);
defparam acquire_state_RNO_6_.lut_mask=16'h8cae;
defparam acquire_state_RNO_6_.sum_lutc_input="datac";
// @35:1359
  cycloneiii_lcell_comb n_delay_0_sqmuxa_cZ (
	.combout(n_delay_0_sqmuxa),
	.dataa(acquire_state_ip[0]),
	.datab(acquire_state_ns_0_15__g3_0),
	.datac(VCC),
	.datad(VCC)
);
defparam n_delay_0_sqmuxa_cZ.lut_mask=16'h8888;
defparam n_delay_0_sqmuxa_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_adcs_n_preamble_RNO_2_ (
	.combout(\acquire_adcs.n_preamble_n2_0_g0_i ),
	.dataa(\acquire_adcs.n_preamble [2]),
	.datab(\acquire_adcs.n_preamble_c1 ),
	.datac(acquire_state_ns_0_8__g0_0_a3),
	.datad(VCC)
);
defparam acquire_adcs_n_preamble_RNO_2_.lut_mask=16'h0606;
defparam acquire_adcs_n_preamble_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNO_7_ (
	.combout(acquire_state_ns_0_8__g0_0),
	.dataa(acquire_state_ip[7]),
	.datab(acquire_state_ns_0_8__g2),
	.datac(acquire_state_ns_0_8__g0_0_a3),
	.datad(VCC)
);
defparam acquire_state_RNO_7_.lut_mask=16'hf8f8;
defparam acquire_state_RNO_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_adcs_n_fifo_RNO_2_ (
	.combout(\acquire_adcs.n_fifo_n2_0_g0_i ),
	.dataa(\acquire_adcs.n_fifo [1]),
	.datab(\acquire_adcs.n_fifo [2]),
	.datac(\acquire_adcs.n_fifo_c0 ),
	.datad(acquire_state_ns_0_15__g1)
);
defparam acquire_adcs_n_fifo_RNO_2_.lut_mask=16'h006c;
defparam acquire_adcs_n_fifo_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_adcs_n_fifo_RNO_0_3_ (
	.combout(\acquire_adcs.n_fifo_n3_0_g0_i_x2 ),
	.dataa(\acquire_adcs.n_fifo [1]),
	.datab(\acquire_adcs.n_fifo [2]),
	.datac(\acquire_adcs.n_fifo [3]),
	.datad(\acquire_adcs.n_fifo_c0 )
);
defparam acquire_adcs_n_fifo_RNO_0_3_.lut_mask=16'h78f0;
defparam acquire_adcs_n_fifo_RNO_0_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNO_12_ (
	.combout(acquire_state_ns_0_0_3__g0_0),
	.dataa(ladder_fpga_fifo8_from_usb_empty),
	.datab(acquire_state_ns_0_a3_4[3]),
	.datac(acquire_state_ip[12]),
	.datad(acquire_state_ip[13])
);
defparam acquire_state_RNO_12_.lut_mask=16'heca0;
defparam acquire_state_RNO_12_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_1_0_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1 [0]),
	.dataa(ladder_fpga_packer_dataout[16]),
	.datab(acquire_state_ip[6]),
	.datac(\acquire_adcs.data_to_send_2_15 [8]),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_1_0_.lut_mask=16'he2e2;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_1_0_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14 [7]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [7]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [7]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i ),
	.datad(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i )
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_.lut_mask=16'h00ca;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14 [6]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [6]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [6]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i ),
	.datad(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i )
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_.lut_mask=16'h00ca;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14 [5]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4 [5]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6 [5]),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i ),
	.datad(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i )
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_.lut_mask=16'h00ca;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_17_cZ (
	.combout(acquire_state_17),
	.dataa(acquire_state_ip[11]),
	.datab(acquire_state_ip[10]),
	.datac(acquire_state_11),
	.datad(VCC)
);
defparam acquire_state_17_cZ.lut_mask=16'hfefe;
defparam acquire_state_17_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb proc_ladder_fpga_nbr_rclk_echelle_un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P (
	.combout(ladder_fpga_nbr_rclk_echellelde_i_tz),
	.dataa(ladder_fpga_nbr_rclk_echelle[12]),
	.datab(ladder_fpga_nbr_rclk_echelle[13]),
	.datac(ladder_fpga_event_controller_state_ns_0_i_0_o4[3]),
	.datad(\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0 )
);
defparam proc_ladder_fpga_nbr_rclk_echelle_un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P.lut_mask=16'h8f0f;
defparam proc_ladder_fpga_nbr_rclk_echelle_un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_RNO_3_ (
	.combout(N_2211_i_0_g0),
	.dataa(ladder_fpga_event_controller_state_ip[4]),
	.datab(ladder_fpga_event_controller_state_ns_i_0_0_m4_x[1]),
	.datac(ladder_fpga_event_controller_state_ns_i_0_m4_x[2]),
	.datad(ladder_fpga_event_controller_state_ns_i_0_o4_x[2])
);
defparam ladder_fpga_event_controller_state_RNO_3_.lut_mask=16'h80d0;
defparam ladder_fpga_event_controller_state_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo8_to_usb_wr_RNO_1 (
	.combout(ladder_fpga_fifo8_to_usb_wr_0_0_g2),
	.dataa(acquire_state_ip[7]),
	.datab(acquire_state_ns_0_8__g2),
	.datac(ladder_fpga_fifo8_to_usb_wr_0_0_g2_1),
	.datad(VCC)
);
defparam ladder_fpga_fifo8_to_usb_wr_RNO_1.lut_mask=16'hd0d0;
defparam ladder_fpga_fifo8_to_usb_wr_RNO_1.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNI1TDB2_7_ (
	.combout(n_adc_e1_0_g0_e),
	.dataa(acquire_state_ip[7]),
	.datab(n_adc_e1_0_g0_e_0),
	.datac(acquire_state_ns_0_8__g2),
	.datad(VCC)
);
defparam acquire_state_RNI1TDB2_7_.lut_mask=16'h4c4c;
defparam acquire_state_RNI1TDB2_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb tokenin_pulse_duration_RNO_2_ (
	.combout(N_2872_i_0_g0),
	.dataa(tokenin_pulse_duration[2]),
	.datab(tokenin_pulse_duration[3]),
	.datac(ladder_fpga_event_controller_state_ip[3]),
	.datad(tokenin_pulse_duration_n2_i_o4)
);
defparam tokenin_pulse_duration_RNO_2_.lut_mask=16'ha0d0;
defparam tokenin_pulse_duration_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo8_from_usb_rd_RNO_1 (
	.combout(ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4_2),
	.dataa(acquire_state_ns_0_a3_4[3]),
	.datab(acquire_state_ip[13]),
	.datac(acquire_state_ip[14]),
	.datad(acquire_state_i_0[15])
);
defparam ladder_fpga_fifo8_from_usb_rd_RNO_1.lut_mask=16'hf8ff;
defparam ladder_fpga_fifo8_from_usb_rd_RNO_1.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_RNO_0_2_ (
	.combout(N_2820_i_0_g0_1),
	.dataa(ladder_fpga_event_controller_state_ip[2]),
	.datab(ladder_fpga_event_controller_state_ip[3]),
	.datac(ladder_fpga_event_controller_state_ns_0_i_0_m4_x[3]),
	.datad(ladder_fpga_event_controller_state_ns_0_i_0_a3_1[3])
);
defparam ladder_fpga_event_controller_state_RNO_0_2_.lut_mask=16'h00ec;
defparam ladder_fpga_event_controller_state_RNO_0_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_5_ (
	.combout(ladder_fpga_fifo21_input_11_13_860_4),
	.dataa(ladder_fpga_fifo21_input_11_13_860_2_tz),
	.datab(ladder_fpga_fifo21_input_11_13_860_a8_2_0),
	.datac(un1_shiftreg_clr6_0_0_0_1818_a3_1),
	.datad(ladder_fpga_fifo21_input_11_13_860_a8_5)
);
defparam ladder_fpga_fifo21_input_RNO_3_5_.lut_mask=16'hffe0;
defparam ladder_fpga_fifo21_input_RNO_3_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_13_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320_0),
	.dataa(ladder_fpga_fifo21_input_11_5_1320_a8_1_0_x),
	.datab(ladder_fpga_fifo21_input_11_6_1252_a8_1_0),
	.datac(ladder_fpga_fifo21_input_11_0_1674_a2),
	.datad(ladder_fpga_fifo21_input_11_5_1320_m8)
);
defparam ladder_fpga_fifo21_input_RNO_1_13_.lut_mask=16'heca0;
defparam ladder_fpga_fifo21_input_RNO_1_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_13_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320_4),
	.dataa(ladder_fpga_fifo21_input_11_5_1320_a8_4_1),
	.datab(un1_shiftreg_clr6_0_0_0_1818_a3_1),
	.datac(ladder_fpga_fifo21_input_11_5_1320_a8_5),
	.datad(ladder_fpga_fifo21_input_11_5_1320_2)
);
defparam ladder_fpga_fifo21_input_RNO_2_13_.lut_mask=16'hfff8;
defparam ladder_fpga_fifo21_input_RNO_2_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_15_ (
	.combout(ladder_fpga_fifo21_input_11_3_1456_0),
	.dataa(data_serial_m_x[11]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_0_1674_a2),
	.datad(ladder_fpga_fifo21_input_11_3_1456_a8)
);
defparam ladder_fpga_fifo21_input_RNO_1_15_.lut_mask=16'hff20;
defparam ladder_fpga_fifo21_input_RNO_1_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_15_ (
	.combout(ladder_fpga_fifo21_input_11_3_1456_4),
	.dataa(ladder_fpga_fifo21_input_11_3_1456_a8_4_1),
	.datab(un1_shiftreg_clr6_0_0_0_1818_a3_1),
	.datac(ladder_fpga_fifo21_input_11_3_1456_a8_5),
	.datad(ladder_fpga_fifo21_input_11_3_1456_2)
);
defparam ladder_fpga_fifo21_input_RNO_2_15_.lut_mask=16'hfff8;
defparam ladder_fpga_fifo21_input_RNO_2_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_17_ (
	.combout(ladder_fpga_fifo21_input_11_1_1599_3_a),
	.dataa(ladder_fpga_fifo21_input[17]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_9_1075_a8_2_1_x)
);
defparam ladder_fpga_fifo21_input_RNO_7_17_.lut_mask=16'h00fd;
defparam ladder_fpga_fifo21_input_RNO_7_17_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_17_ (
	.combout(ladder_fpga_fifo21_input_11_1_1599_3),
	.dataa(ladder_fpga_fifo21_input_11_1_1599_a8_0_0),
	.datab(ladder_fpga_fifo21_input_11_5_1320_a8_5_2),
	.datac(ladder_fpga_fifo21_input_11_1_1599_3_a),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_0_1)
);
defparam ladder_fpga_fifo21_input_RNO_3_17_.lut_mask=16'hae0c;
defparam ladder_fpga_fifo21_input_RNO_3_17_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_14_ (
	.combout(ladder_fpga_fifo21_input_11_4_1388_4),
	.dataa(ladder_fpga_fifo21_input_11_4_1388_a8_2_0_x),
	.datab(ladder_fpga_fifo21_input_11_0_1674_a2),
	.datac(ladder_fpga_fifo21_input_11_4_1388_a8_3_0),
	.datad(ladder_fpga_fifo21_input_11_4_1388_1)
);
defparam ladder_fpga_fifo21_input_RNO_3_14_.lut_mask=16'hffc8;
defparam ladder_fpga_fifo21_input_RNO_3_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_18_ (
	.combout(ladder_fpga_fifo21_input_11_0_1674_0),
	.dataa(data_serial_m_x[14]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_0_1674_a2),
	.datad(ladder_fpga_fifo21_input_11_0_1674_a8)
);
defparam ladder_fpga_fifo21_input_RNO_2_18_.lut_mask=16'hff20;
defparam ladder_fpga_fifo21_input_RNO_2_18_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_18_ (
	.combout(ladder_fpga_fifo21_input_11_0_1674_3_a),
	.dataa(ladder_fpga_fifo21_input[18]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_8_1134_a8_2_1_x)
);
defparam ladder_fpga_fifo21_input_RNO_4_18_.lut_mask=16'h00fd;
defparam ladder_fpga_fifo21_input_RNO_4_18_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_18_ (
	.combout(ladder_fpga_fifo21_input_11_0_1674_3),
	.dataa(ladder_fpga_fifo21_input_11_0_1674_a8_0_0),
	.datab(ladder_fpga_fifo21_input_11_5_1320_a8_5_2),
	.datac(ladder_fpga_fifo21_input_11_0_1674_3_a),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_0_1)
);
defparam ladder_fpga_fifo21_input_RNO_1_18_.lut_mask=16'hae0c;
defparam ladder_fpga_fifo21_input_RNO_1_18_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_1_ (
	.combout(ladder_fpga_fifo21_input_11_17_678_4),
	.dataa(ladder_fpga_data_packer_temp[5]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_17_678_a8_4_2),
	.datad(ladder_fpga_fifo21_input_11_17_678_1)
);
defparam ladder_fpga_fifo21_input_RNO_3_1_.lut_mask=16'hff80;
defparam ladder_fpga_fifo21_input_RNO_3_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_10_ (
	.combout(ladder_fpga_fifo21_input_11_8_1134_3),
	.dataa(ladder_fpga_fifo21_input_11_8_1134_a8_3_0),
	.datab(un1_shiftreg_clr6_0_0_0_1818_a3_1),
	.datac(ladder_fpga_fifo21_input_11_8_1134_a8_5),
	.datad(ladder_fpga_fifo21_input_11_8_1134_2)
);
defparam ladder_fpga_fifo21_input_RNO_3_10_.lut_mask=16'hfff8;
defparam ladder_fpga_fifo21_input_RNO_3_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_2_ (
	.combout(ladder_fpga_fifo21_input_11_16_721_4),
	.dataa(ladder_fpga_data_packer_temp[6]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_17_678_a8_4_2),
	.datad(ladder_fpga_fifo21_input_11_16_721_1)
);
defparam ladder_fpga_fifo21_input_RNO_2_2_.lut_mask=16'hff80;
defparam ladder_fpga_fifo21_input_RNO_2_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_0_ (
	.combout(ladder_fpga_fifo21_input_11_18_635_4),
	.dataa(ladder_fpga_data_packer_temp[4]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_17_678_a8_4_2),
	.datad(ladder_fpga_fifo21_input_11_18_635_1)
);
defparam ladder_fpga_fifo21_input_RNO_3_0_.lut_mask=16'hff80;
defparam ladder_fpga_fifo21_input_RNO_3_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_3_ (
	.combout(ladder_fpga_fifo21_input_11_15_764_4),
	.dataa(ladder_fpga_data_packer_temp[7]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datac(ladder_fpga_fifo21_input_11_17_678_a8_4_2),
	.datad(ladder_fpga_fifo21_input_11_15_764_1)
);
defparam ladder_fpga_fifo21_input_RNO_3_3_.lut_mask=16'hff80;
defparam ladder_fpga_fifo21_input_RNO_3_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_sdi_RNO (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i ),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[2]),
	.datab(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1 ),
	.datac(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4 ),
	.datad(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_0 )
);
defparam level_shifter_dac_sdi_RNO.lut_mask=16'hc480;
defparam level_shifter_dac_sdi_RNO.sum_lutc_input="datac";
  cycloneiii_lcell_comb level_shifter_dac_load_indice_i_0_RNO_3_ (
	.combout(level_shifter_dac_load_indice_n3_i_i_0_g0),
	.dataa(level_shifter_dac_load_indice_i_0[3]),
	.datab(level_shifter_dac_load_indice_447_1),
	.datac(un1_ladder_fpga_level_shifter_dac_state_4_0),
	.datad(VCC)
);
defparam level_shifter_dac_load_indice_i_0_RNO_3_.lut_mask=16'h0909;
defparam level_shifter_dac_load_indice_i_0_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_RNO_1_ (
	.combout(N_129_i_0_g0),
	.dataa(ladder_fpga_event_controller_state_ip[2]),
	.datab(ladder_fpga_event_controller_state_ip[1]),
	.datac(ladder_fpga_event_controller_state_ns_i_0_m4_x[2]),
	.datad(ladder_fpga_event_controller_state_ns_0_0_i_m4[4])
);
defparam ladder_fpga_event_controller_state_RNO_1_.lut_mask=16'hc0e0;
defparam ladder_fpga_event_controller_state_RNO_1_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_1_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5 [1]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0 [1]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3 ),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1 [1]),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_1_.lut_mask=16'he2e2;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNO_0_ (
	.combout(acquire_state_ns_0_15__g0),
	.dataa(acquire_state_ip[0]),
	.datab(acquire_state_ns_0_15__g3_0),
	.datac(acquire_state_ns_0_15__g1),
	.datad(VCC)
);
defparam acquire_state_RNO_0_.lut_mask=16'hf8f8;
defparam acquire_state_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_RNO_2_ (
	.combout(N_1110_i_0_g0_i),
	.dataa(acquire_state_ip[0]),
	.datab(acquire_state_ip[1]),
	.datac(un1_n_bytes_1_sqmuxa_i_o3),
	.datad(acquire_state_ns_0_15__g3_0)
);
defparam acquire_state_RNO_2_.lut_mask=16'h8caf;
defparam acquire_state_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_adcs_n_preamble_RNO_3_ (
	.combout(\acquire_adcs.n_preamble_n3_0_g0_i ),
	.dataa(\acquire_adcs.n_preamble [2]),
	.datab(\acquire_adcs.n_preamble [3]),
	.datac(\acquire_adcs.n_preamble_c1 ),
	.datad(acquire_state_ns_0_8__g0_0_a3)
);
defparam acquire_adcs_n_preamble_RNO_3_.lut_mask=16'h006c;
defparam acquire_adcs_n_preamble_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_adcs_n_preamble_RNO_0_ (
	.combout(\acquire_adcs.n_preamble_n0_0_g0_i ),
	.dataa(acquire_state_ip[7]),
	.datab(\acquire_adcs.n_preamble [0]),
	.datac(acquire_state_ns_0_8__g2),
	.datad(acquire_state_ns_0_8__g0_0_a3)
);
defparam acquire_adcs_n_preamble_RNO_0_.lut_mask=16'h006c;
defparam acquire_adcs_n_preamble_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_adcs_n_fifo_RNO_3_ (
	.combout(\acquire_adcs.n_fifo_n3_0_g0_i ),
	.dataa(\acquire_adcs.n_fifo_n3_0_g0_i_x2 ),
	.datab(acquire_state_ns_0_15__g1),
	.datac(VCC),
	.datad(VCC)
);
defparam acquire_adcs_n_fifo_RNO_3_.lut_mask=16'h2222;
defparam acquire_adcs_n_fifo_RNO_3_.sum_lutc_input="datac";
// @35:1224
  cycloneiii_lcell_comb acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_0_ (
	.combout(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5 [0]),
	.dataa(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0 [0]),
	.datab(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3 ),
	.datac(\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1 [0]),
	.datad(VCC)
);
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_0_.lut_mask=16'he2e2;
defparam acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71 (
	.combout(ladder_fpga_nbr_rclk_echellelde_i_i),
	.dataa(un1_ladder_fpga_event_controller_state_2_i_s_0),
	.datab(ladder_fpga_nbr_rclk_echellelde_i_tz),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71.lut_mask=16'h7777;
defparam un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_4_ (
	.combout(ladder_fpga_fifo21_input_11_14_808_a),
	.dataa(data_serial_m_x[0]),
	.datab(ladder_fpga_fifo21_input_11_14_808_2_tz),
	.datac(un1_shiftreg_clr6_0_0_0_1818_a3_1),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_0_1)
);
defparam ladder_fpga_fifo21_input_RNO_3_4_.lut_mask=16'h1f3f;
defparam ladder_fpga_fifo21_input_RNO_3_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_4_ (
	.combout(ladder_fpga_fifo21_input_11_14_808),
	.dataa(ladder_fpga_fifo21_input_11_14_808_a8_5),
	.datab(ladder_fpga_fifo21_input_11_14_808_a8),
	.datac(ladder_fpga_fifo21_input_11_14_808_0),
	.datad(ladder_fpga_fifo21_input_11_14_808_a)
);
defparam ladder_fpga_fifo21_input_RNO_4_.lut_mask=16'hfeff;
defparam ladder_fpga_fifo21_input_RNO_4_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_1_ (
	.combout(ladder_fpga_fifo21_input_11_17_678),
	.dataa(ladder_fpga_fifo21_input_11_17_678_a8_0),
	.datab(ladder_fpga_fifo21_input_11_17_678_a8),
	.datac(ladder_fpga_fifo21_input_11_17_678_a8_5),
	.datad(ladder_fpga_fifo21_input_11_17_678_4)
);
defparam ladder_fpga_fifo21_input_RNO_1_.lut_mask=16'hfffe;
defparam ladder_fpga_fifo21_input_RNO_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_7_ (
	.combout(ladder_fpga_fifo21_input_11_11_964_a),
	.dataa(data_serial_m_x[3]),
	.datab(ladder_fpga_fifo21_input_11_11_964_2_tz),
	.datac(un1_shiftreg_clr6_0_0_0_1818_a3_1),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_0_1)
);
defparam ladder_fpga_fifo21_input_RNO_3_7_.lut_mask=16'h1f3f;
defparam ladder_fpga_fifo21_input_RNO_3_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_7_ (
	.combout(ladder_fpga_fifo21_input_11_11_964),
	.dataa(ladder_fpga_fifo21_input_11_11_964_a8_5),
	.datab(ladder_fpga_fifo21_input_11_11_964_a8),
	.datac(ladder_fpga_fifo21_input_11_11_964_0),
	.datad(ladder_fpga_fifo21_input_11_11_964_a)
);
defparam ladder_fpga_fifo21_input_RNO_7_.lut_mask=16'hfeff;
defparam ladder_fpga_fifo21_input_RNO_7_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_ (
	.combout(ladder_fpga_fifo21_input_11_13_860),
	.dataa(ladder_fpga_fifo21_input_11_13_860_a8_1),
	.datab(ladder_fpga_fifo21_input_11_13_860_a8_0),
	.datac(ladder_fpga_fifo21_input_11_13_860_a8),
	.datad(ladder_fpga_fifo21_input_11_13_860_4)
);
defparam ladder_fpga_fifo21_input_RNO_5_.lut_mask=16'hfffe;
defparam ladder_fpga_fifo21_input_RNO_5_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_ (
	.combout(ladder_fpga_fifo21_input_11_15_764),
	.dataa(ladder_fpga_fifo21_input_11_15_764_a8_0),
	.datab(ladder_fpga_fifo21_input_11_15_764_a8),
	.datac(ladder_fpga_fifo21_input_11_15_764_a8_5),
	.datad(ladder_fpga_fifo21_input_11_15_764_4)
);
defparam ladder_fpga_fifo21_input_RNO_3_.lut_mask=16'hfffe;
defparam ladder_fpga_fifo21_input_RNO_3_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_ (
	.combout(ladder_fpga_fifo21_input_11_18_635),
	.dataa(ladder_fpga_fifo21_input_11_18_635_a8_0),
	.datab(ladder_fpga_fifo21_input_11_18_635_a8),
	.datac(ladder_fpga_fifo21_input_11_18_635_a8_5),
	.datad(ladder_fpga_fifo21_input_11_18_635_4)
);
defparam ladder_fpga_fifo21_input_RNO_0_.lut_mask=16'hfffe;
defparam ladder_fpga_fifo21_input_RNO_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_6_ (
	.combout(ladder_fpga_fifo21_input_11_12_912_a),
	.dataa(data_serial_m_x[2]),
	.datab(ladder_fpga_fifo21_input_11_12_912_2_tz),
	.datac(un1_shiftreg_clr6_0_0_0_1818_a3_1),
	.datad(ladder_fpga_fifo21_input_11_5_1320_a8_0_1)
);
defparam ladder_fpga_fifo21_input_RNO_3_6_.lut_mask=16'h1f3f;
defparam ladder_fpga_fifo21_input_RNO_3_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_ (
	.combout(ladder_fpga_fifo21_input_11_12_912),
	.dataa(ladder_fpga_fifo21_input_11_12_912_a8_5),
	.datab(ladder_fpga_fifo21_input_11_12_912_a8),
	.datac(ladder_fpga_fifo21_input_11_12_912_0),
	.datad(ladder_fpga_fifo21_input_11_12_912_a)
);
defparam ladder_fpga_fifo21_input_RNO_6_.lut_mask=16'hfeff;
defparam ladder_fpga_fifo21_input_RNO_6_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_ (
	.combout(ladder_fpga_fifo21_input_11_16_721),
	.dataa(ladder_fpga_fifo21_input_11_16_721_a8_0_0),
	.datab(ladder_fpga_fifo21_input_11_5_1320_a8_0_1),
	.datac(ladder_fpga_fifo21_input_11_16_721_0),
	.datad(ladder_fpga_fifo21_input_11_16_721_4)
);
defparam ladder_fpga_fifo21_input_RNO_2_.lut_mask=16'hfff8;
defparam ladder_fpga_fifo21_input_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_i_0_RNO_0_15_ (
	.combout(N_1091_i_0_g0_a),
	.dataa(ladder_fpga_fifo8_from_usb_empty),
	.datab(\acquire_adcs.n_fifo [3]),
	.datac(acquire_state_ip[2]),
	.datad(acquire_state_i_0[15])
);
defparam acquire_state_i_0_RNO_0_15_.lut_mask=16'h3f0a;
defparam acquire_state_i_0_RNO_0_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb acquire_state_i_0_RNO_15_ (
	.combout(N_1091_i_0_g0),
	.dataa(acquire_state_ns_i_a3_1_4[0]),
	.datab(acquire_state_i_0[15]),
	.datac(acquire_state_ip[13]),
	.datad(N_1091_i_0_g0_a)
);
defparam acquire_state_i_0_RNO_15_.lut_mask=16'h8f80;
defparam acquire_state_i_0_RNO_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo8_from_usb_rd_RNO_0 (
	.combout(ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4),
	.dataa(acquire_state_ip[10]),
	.datab(acquire_state_ip[12]),
	.datac(acquire_state_ip[11]),
	.datad(ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4_2)
);
defparam ladder_fpga_fifo8_from_usb_rd_RNO_0.lut_mask=16'hfffe;
defparam ladder_fpga_fifo8_from_usb_rd_RNO_0.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_12_ (
	.combout(ladder_fpga_fifo21_input_11_6_1252_3),
	.dataa(ladder_fpga_fifo21_input_11_6_1252_a8_0_0),
	.datab(ladder_fpga_fifo21_input_11_6_1252_a8_1),
	.datac(ladder_fpga_fifo21_input_11_5_1320_a8_0_1),
	.datad(ladder_fpga_fifo21_input_11_6_1252_a8)
);
defparam ladder_fpga_fifo21_input_RNO_2_12_.lut_mask=16'hffec;
defparam ladder_fpga_fifo21_input_RNO_2_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_16_ (
	.combout(ladder_fpga_fifo21_input_11_2_1524_4),
	.dataa(ladder_fpga_fifo21_input_11_2_1524_a8_1),
	.datab(ladder_fpga_fifo21_input_11_6_1252_a8_1_0),
	.datac(ladder_fpga_fifo21_input_11_2_1524_m8),
	.datad(ladder_fpga_fifo21_input_11_2_1524_2)
);
defparam ladder_fpga_fifo21_input_RNO_2_16_.lut_mask=16'hffea;
defparam ladder_fpga_fifo21_input_RNO_2_16_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_19_ (
	.combout(ladder_fpga_fifo21_input_11_1749_3),
	.dataa(ladder_fpga_fifo21_input_11_1749_a8_1),
	.datab(ladder_fpga_fifo21_input_11_6_1252_a8_1_0),
	.datac(ladder_fpga_fifo21_input_11_1749_m8),
	.datad(ladder_fpga_fifo21_input_11_1749_2)
);
defparam ladder_fpga_fifo21_input_RNO_2_19_.lut_mask=16'hffea;
defparam ladder_fpga_fifo21_input_RNO_2_19_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_5_8_ (
	.combout(ladder_fpga_fifo21_input_11_10_1016_4_a),
	.dataa(ladder_fpga_fifo21_input_11_10_1016_a8_4_0),
	.datab(ladder_fpga_fifo21_input_11_6_1252_a8_1_0),
	.datac(ladder_fpga_fifo21_input_11_17_678_a8_4_2),
	.datad(ladder_fpga_fifo21_input_11_10_1016_m8)
);
defparam ladder_fpga_fifo21_input_RNO_5_8_.lut_mask=16'h135f;
defparam ladder_fpga_fifo21_input_RNO_5_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_8_ (
	.combout(ladder_fpga_fifo21_input_11_10_1016_4),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_fifo21_input_11_10_1016_m2_0),
	.datac(ladder_fpga_fifo21_input_11_5_1320_a8_0_1),
	.datad(ladder_fpga_fifo21_input_11_10_1016_4_a)
);
defparam ladder_fpga_fifo21_input_RNO_2_8_.lut_mask=16'h10ff;
defparam ladder_fpga_fifo21_input_RNO_2_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_9_ (
	.combout(ladder_fpga_fifo21_input_11_9_1075_4),
	.dataa(ladder_fpga_fifo21_input_11_9_1075_a8_4_0),
	.datab(ladder_fpga_fifo21_input_11_17_678_a8_4_2),
	.datac(ladder_fpga_fifo21_input_11_9_1075_a8_0),
	.datad(ladder_fpga_fifo21_input_11_9_1075_a8)
);
defparam ladder_fpga_fifo21_input_RNO_3_9_.lut_mask=16'hfff8;
defparam ladder_fpga_fifo21_input_RNO_3_9_.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_illegal_3_cZ (
	.combout(acquire_state_illegal_3),
	.dataa(acquire_state_ip[11]),
	.datab(acquire_state_ip[10]),
	.datac(acquire_state_illegal_1),
	.datad(acquire_state_11)
);
defparam acquire_state_illegal_3_cZ.lut_mask=16'hfef8;
defparam acquire_state_illegal_3_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo8_to_usb_wr_RNO (
	.combout(ladder_fpga_fifo8_to_usb_wr_0_0_g0_i),
	.dataa(ladder_fpga_fifo8_to_usb_wr),
	.datab(acquire_state_ip[3]),
	.datac(ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4),
	.datad(ladder_fpga_fifo8_to_usb_wr_0_0_g2)
);
defparam ladder_fpga_fifo8_to_usb_wr_RNO.lut_mask=16'h3202;
defparam ladder_fpga_fifo8_to_usb_wr_RNO.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_23_cZ (
	.combout(acquire_state_23),
	.dataa(acquire_state_ip[9]),
	.datab(acquire_state_ip[8]),
	.datac(acquire_state_17),
	.datad(VCC)
);
defparam acquire_state_23_cZ.lut_mask=16'hfefe;
defparam acquire_state_23_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_13_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320),
	.dataa(ladder_fpga_fifo21_input_11_5_1320_a8_0_0),
	.datab(ladder_fpga_fifo21_input_11_5_1320_a8_0_1),
	.datac(ladder_fpga_fifo21_input_11_5_1320_0),
	.datad(ladder_fpga_fifo21_input_11_5_1320_4)
);
defparam ladder_fpga_fifo21_input_RNO_13_.lut_mask=16'hfff8;
defparam ladder_fpga_fifo21_input_RNO_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_0_16_ (
	.combout(ladder_fpga_fifo21_input_11_2_1524_a),
	.dataa(ladder_fpga_fifo21_input[16]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(ladder_fpga_fifo21_input_11_2_1524_a8_2_2_x)
);
defparam ladder_fpga_fifo21_input_RNO_0_16_.lut_mask=16'h00fd;
defparam ladder_fpga_fifo21_input_RNO_0_16_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_16_ (
	.combout(ladder_fpga_fifo21_input_11_2_1524),
	.dataa(ladder_fpga_fifo21_input_11_5_1320_a8_5_2),
	.datab(ladder_fpga_fifo21_input_11_2_1524_a),
	.datac(ladder_fpga_fifo21_input_11_2_1524_a8_0),
	.datad(ladder_fpga_fifo21_input_11_2_1524_4)
);
defparam ladder_fpga_fifo21_input_RNO_16_.lut_mask=16'hfff2;
defparam ladder_fpga_fifo21_input_RNO_16_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_12_ (
	.combout(ladder_fpga_fifo21_input_11_6_1252),
	.dataa(ladder_fpga_fifo21_input_11_0_1674_a2),
	.datab(ladder_fpga_fifo21_input_11_6_1252_2_tz),
	.datac(ladder_fpga_fifo21_input_11_6_1252_1),
	.datad(ladder_fpga_fifo21_input_11_6_1252_3)
);
defparam ladder_fpga_fifo21_input_RNO_12_.lut_mask=16'hfff8;
defparam ladder_fpga_fifo21_input_RNO_12_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_RNO_2_ (
	.combout(N_2820_i_0_g0),
	.dataa(holdin_echelle_c),
	.datab(spare_switch_c),
	.datac(ladder_fpga_event_controller_state_ns_0_i_0_a3[3]),
	.datad(N_2820_i_0_g0_1)
);
defparam ladder_fpga_event_controller_state_RNO_2_.lut_mask=16'h0e00;
defparam ladder_fpga_event_controller_state_RNO_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_15_ (
	.combout(ladder_fpga_fifo21_input_11_3_1456),
	.dataa(ladder_fpga_fifo21_input_11_3_1456_a8_0_0),
	.datab(ladder_fpga_fifo21_input_11_5_1320_a8_0_1),
	.datac(ladder_fpga_fifo21_input_11_3_1456_0),
	.datad(ladder_fpga_fifo21_input_11_3_1456_4)
);
defparam ladder_fpga_fifo21_input_RNO_15_.lut_mask=16'hfff8;
defparam ladder_fpga_fifo21_input_RNO_15_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_19_ (
	.combout(ladder_fpga_fifo21_input_11_1749),
	.dataa(ladder_fpga_fifo21_input_11_1749_a8_0_0),
	.datab(ladder_fpga_fifo21_input_11_5_1320_a8_0_1),
	.datac(ladder_fpga_fifo21_input_11_1749_1),
	.datad(ladder_fpga_fifo21_input_11_1749_3)
);
defparam ladder_fpga_fifo21_input_RNO_19_.lut_mask=16'hfff8;
defparam ladder_fpga_fifo21_input_RNO_19_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_10_ (
	.combout(ladder_fpga_fifo21_input_11_8_1134),
	.dataa(ladder_fpga_fifo21_input_11_8_1134_a8_4),
	.datab(ladder_fpga_fifo21_input_11_8_1134_a8_0),
	.datac(ladder_fpga_fifo21_input_11_8_1134_a8),
	.datad(ladder_fpga_fifo21_input_11_8_1134_3)
);
defparam ladder_fpga_fifo21_input_RNO_10_.lut_mask=16'hfffe;
defparam ladder_fpga_fifo21_input_RNO_10_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_18_ (
	.combout(ladder_fpga_fifo21_input_11_0_1674),
	.dataa(ladder_fpga_fifo21_input_11_0_1674_a2),
	.datab(ladder_fpga_fifo21_input_11_0_1674_2_tz),
	.datac(ladder_fpga_fifo21_input_11_0_1674_3),
	.datad(ladder_fpga_fifo21_input_11_0_1674_0)
);
defparam ladder_fpga_fifo21_input_RNO_18_.lut_mask=16'hfff8;
defparam ladder_fpga_fifo21_input_RNO_18_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_14_ (
	.combout(ladder_fpga_fifo21_input_11_4_1388),
	.dataa(ladder_fpga_fifo21_input_11_4_1388_a8_1),
	.datab(ladder_fpga_fifo21_input_11_4_1388_a8_0),
	.datac(ladder_fpga_fifo21_input_11_4_1388_a8),
	.datad(ladder_fpga_fifo21_input_11_4_1388_4)
);
defparam ladder_fpga_fifo21_input_RNO_14_.lut_mask=16'hfffe;
defparam ladder_fpga_fifo21_input_RNO_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_9_ (
	.combout(ladder_fpga_fifo21_input_11_9_1075),
	.dataa(ladder_fpga_fifo21_input_11_9_1075_a8_3),
	.datab(ladder_fpga_fifo21_input_11_9_1075_a8_5),
	.datac(ladder_fpga_fifo21_input_11_9_1075_2),
	.datad(ladder_fpga_fifo21_input_11_9_1075_4)
);
defparam ladder_fpga_fifo21_input_RNO_9_.lut_mask=16'hfffe;
defparam ladder_fpga_fifo21_input_RNO_9_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_17_ (
	.combout(ladder_fpga_fifo21_input_11_1_1599),
	.dataa(ladder_fpga_fifo21_input_11_1_1599_a8_1),
	.datab(ladder_fpga_fifo21_input_11_1_1599_a8),
	.datac(ladder_fpga_fifo21_input_11_1_1599_2),
	.datad(ladder_fpga_fifo21_input_11_1_1599_3)
);
defparam ladder_fpga_fifo21_input_RNO_17_.lut_mask=16'hfffe;
defparam ladder_fpga_fifo21_input_RNO_17_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_8_ (
	.combout(ladder_fpga_fifo21_input_11_10_1016),
	.dataa(ladder_fpga_fifo21_input_11_10_1016_2),
	.datab(ladder_fpga_fifo21_input_11_10_1016_0),
	.datac(ladder_fpga_fifo21_input_11_10_1016_4),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_8_.lut_mask=16'hfefe;
defparam ladder_fpga_fifo21_input_RNO_8_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_2_11_ (
	.combout(ladder_fpga_fifo21_input_11_7_1193_a),
	.dataa(ladder_fpga_fifo21_input_11_7_1193_a8_4_0),
	.datab(ladder_fpga_fifo21_input_11_6_1252_a8_1_0),
	.datac(ladder_fpga_fifo21_input_11_17_678_a8_4_2),
	.datad(ladder_fpga_fifo21_input_11_7_1193_m8)
);
defparam ladder_fpga_fifo21_input_RNO_2_11_.lut_mask=16'h135f;
defparam ladder_fpga_fifo21_input_RNO_2_11_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_11_ (
	.combout(ladder_fpga_fifo21_input_11_7_1193),
	.dataa(ladder_fpga_fifo21_input_11_7_1193_a8_0),
	.datab(ladder_fpga_fifo21_input_11_7_1193_2),
	.datac(ladder_fpga_fifo21_input_11_7_1193_a),
	.datad(ladder_fpga_fifo21_input_11_7_1193_0)
);
defparam ladder_fpga_fifo21_input_RNO_11_.lut_mask=16'hffef;
defparam ladder_fpga_fifo21_input_RNO_11_.sum_lutc_input="datac";
// @35:1579
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_illegal_cZ (
	.combout(N_1238_ip),
	.dataa(ladder_fpga_event_controller_state_ip[1]),
	.datab(ladder_fpga_event_controller_state_ip[0]),
	.datac(ladder_fpga_event_controller_state_illegal_1),
	.datad(ladder_fpga_event_controller_state_286)
);
defparam ladder_fpga_event_controller_state_illegal_cZ.lut_mask=16'hfef9;
defparam ladder_fpga_event_controller_state_illegal_cZ.sum_lutc_input="datac";
// @35:2213
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_illegal_a_cZ (
	.combout(ladder_fpga_level_shifter_dac_state_illegal_a),
	.dataa(ladder_fpga_level_shifter_dac_state_ip[2]),
	.datab(ladder_fpga_level_shifter_dac_state_ip[1]),
	.datac(ladder_fpga_level_shifter_dac_state_ip[0]),
	.datad(ladder_fpga_level_shifter_dac_state_319)
);
defparam ladder_fpga_level_shifter_dac_state_illegal_a_cZ.lut_mask=16'h0116;
defparam ladder_fpga_level_shifter_dac_state_illegal_a_cZ.sum_lutc_input="datac";
// @35:2213
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_illegal_cZ (
	.combout(N_1327_ip),
	.dataa(ladder_fpga_level_shifter_dac_state_illegal_1),
	.datab(ladder_fpga_level_shifter_dac_state_illegal_a),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_illegal_cZ.lut_mask=16'hbbbb;
defparam ladder_fpga_level_shifter_dac_state_illegal_cZ.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_illegal_5_cZ (
	.combout(acquire_state_illegal_5),
	.dataa(acquire_state_ip[9]),
	.datab(acquire_state_ip[8]),
	.datac(acquire_state_17),
	.datad(acquire_state_illegal_3)
);
defparam acquire_state_illegal_5_cZ.lut_mask=16'hffe8;
defparam acquire_state_illegal_5_cZ.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_29_cZ (
	.combout(acquire_state_29),
	.dataa(acquire_state_ip[7]),
	.datab(acquire_state_ip[6]),
	.datac(acquire_state_23),
	.datad(VCC)
);
defparam acquire_state_29_cZ.lut_mask=16'hfefe;
defparam acquire_state_29_cZ.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_illegal_7_cZ (
	.combout(acquire_state_illegal_7),
	.dataa(acquire_state_ip[7]),
	.datab(acquire_state_ip[6]),
	.datac(acquire_state_23),
	.datad(acquire_state_illegal_5)
);
defparam acquire_state_illegal_7_cZ.lut_mask=16'hffe8;
defparam acquire_state_illegal_7_cZ.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_35_cZ (
	.combout(acquire_state_35),
	.dataa(acquire_state_ip[5]),
	.datab(acquire_state_ip[4]),
	.datac(acquire_state_29),
	.datad(VCC)
);
defparam acquire_state_35_cZ.lut_mask=16'hfefe;
defparam acquire_state_35_cZ.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_illegal_9_cZ (
	.combout(acquire_state_illegal_9),
	.dataa(acquire_state_ip[5]),
	.datab(acquire_state_ip[4]),
	.datac(acquire_state_29),
	.datad(acquire_state_illegal_7)
);
defparam acquire_state_illegal_9_cZ.lut_mask=16'hffe8;
defparam acquire_state_illegal_9_cZ.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_41_cZ (
	.combout(acquire_state_41),
	.dataa(acquire_state_ip[3]),
	.datab(acquire_state_ip[2]),
	.datac(acquire_state_35),
	.datad(VCC)
);
defparam acquire_state_41_cZ.lut_mask=16'hfefe;
defparam acquire_state_41_cZ.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_illegal_11_cZ (
	.combout(acquire_state_illegal_11),
	.dataa(acquire_state_ip[3]),
	.datab(acquire_state_ip[2]),
	.datac(acquire_state_35),
	.datad(acquire_state_illegal_9)
);
defparam acquire_state_illegal_11_cZ.lut_mask=16'hffe8;
defparam acquire_state_illegal_11_cZ.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_illegal_cZ (
	.combout(N_933_ip),
	.dataa(acquire_state_ip[1]),
	.datab(acquire_state_ip[0]),
	.datac(acquire_state_41),
	.datad(acquire_state_illegal_11)
);
defparam acquire_state_illegal_cZ.lut_mask=16'hffe9;
defparam acquire_state_illegal_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_3_13_ (
	.combout(ladder_fpga_fifo21_input_11_5_1320_a8_1_0_x),
	.dataa(data_serial_c[9]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_3_13_.lut_mask=16'h0606;
defparam ladder_fpga_fifo21_input_RNO_3_13_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_RNO_0_0_ (
	.combout(ladder_fpga_event_controller_state_ns_0_0_0_5__g0_0_a4_0_x),
	.dataa(spare_switch_c),
	.datab(holdin_echelle_c),
	.datac(ladder_fpga_event_controller_state_ip[3]),
	.datad(VCC)
);
defparam ladder_fpga_event_controller_state_RNO_0_0_.lut_mask=16'h1010;
defparam ladder_fpga_event_controller_state_RNO_0_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_input_RNO_6_14_ (
	.combout(ladder_fpga_fifo21_input_11_4_1388_a8_2_0_x),
	.dataa(data_serial_c[6]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_input_RNO_6_14_.lut_mask=16'h6060;
defparam ladder_fpga_fifo21_input_RNO_6_14_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_serial_in_RNI3R2B1_1_ (
	.combout(ladder_fpga_fifo21_input_11_9_1075_a8_2_1_x),
	.dataa(data_serial_c[1]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(VCC)
);
defparam data_serial_in_RNI3R2B1_1_.lut_mask=16'h6060;
defparam data_serial_in_RNI3R2B1_1_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_serial_in_RNI4R2B1_2_ (
	.combout(ladder_fpga_fifo21_input_11_8_1134_a8_2_1_x),
	.dataa(data_serial_c[2]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(VCC)
);
defparam data_serial_in_RNI4R2B1_2_.lut_mask=16'h6060;
defparam data_serial_in_RNI4R2B1_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_serial_in_RNI5R2B1_3_ (
	.combout(ladder_fpga_fifo21_input_11_1749_a8_2_2_x),
	.dataa(data_serial_c[3]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(VCC)
);
defparam data_serial_in_RNI5R2B1_3_.lut_mask=16'h6060;
defparam data_serial_in_RNI5R2B1_3_.sum_lutc_input="datac";
// @35:1579
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_ns_i_0_o4_x_2_ (
	.combout(ladder_fpga_event_controller_state_ns_i_0_o4_x[2]),
	.dataa(spare_switch_c),
	.datab(tokenin_pulse_ok),
	.datac(ladder_fpga_event_controller_state_ip[3]),
	.datad(VCC)
);
defparam ladder_fpga_event_controller_state_ns_i_0_o4_x_2_.lut_mask=16'hefef;
defparam ladder_fpga_event_controller_state_ns_i_0_o4_x_2_.sum_lutc_input="datac";
  cycloneiii_lcell_comb data_serial_in_RNI2R2B1_0_ (
	.combout(ladder_fpga_fifo21_input_11_2_1524_a8_2_2_x),
	.dataa(data_serial_c[0]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[2]),
	.datad(VCC)
);
defparam data_serial_in_RNI2R2B1_0_.lut_mask=16'h6060;
defparam data_serial_in_RNI2R2B1_0_.sum_lutc_input="datac";
  cycloneiii_lcell_comb usb_read_n_in_i_RNO_0 (
	.combout(\proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0_0_x ),
	.dataa(usb_rx_empty_c),
	.datab(ladder_fpga_fifo8_from_usb_full),
	.datac(VCC),
	.datad(VCC)
);
defparam usb_read_n_in_i_RNO_0.lut_mask=16'h1111;
defparam usb_read_n_in_i_RNO_0.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_2_x_14_ (
	.combout(ladder_fpga_mux_statusin_3_2_x[14]),
	.dataa(card_ser_num_c[2]),
	.datab(ladder_fpga_event_controller_state_ip[3]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_2_x_14_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_2_x_14_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_x_12_ (
	.combout(ladder_fpga_mux_statusin_3_4_x[12]),
	.dataa(card_ser_num_c[3]),
	.datab(crc_error),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_x_12_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_x_12_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_x_14_ (
	.combout(ladder_fpga_mux_statusin_3_4_x[14]),
	.dataa(card_ser_num_c[5]),
	.datab(des_lock_c),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_x_14_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_x_14_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_x_12_ (
	.combout(ladder_fpga_mux_statusin_3_5_x[12]),
	.dataa(ladder_addr_c[0]),
	.datab(debug_present_n_c),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_x_12_.lut_mask=16'ha3a3;
defparam ladder_fpga_mux_statusin_3_5_x_12_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_x_14_ (
	.combout(ladder_fpga_mux_statusin_3_5_x[14]),
	.dataa(ladder_addr_c[2]),
	.datab(usb_present_c),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_x_14_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_x_14_.sum_lutc_input="datac";
// @35:2078
  cycloneiii_lcell_comb test_16hybrides_x_cZ (
	.combout(test_16hybrides_x),
	.dataa(testin_echelle_c),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam test_16hybrides_x_cZ.lut_mask=16'h6666;
defparam test_16hybrides_x_cZ.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_0_ (
	.combout(data_serial_m_x[0]),
	.dataa(data_serial_c[0]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_0_.lut_mask=16'h6666;
defparam data_serial_m_x_0_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_1_ (
	.combout(data_serial_m_x[1]),
	.dataa(data_serial_c[1]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_1_.lut_mask=16'h6666;
defparam data_serial_m_x_1_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_2_ (
	.combout(data_serial_m_x[2]),
	.dataa(data_serial_c[2]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_2_.lut_mask=16'h6666;
defparam data_serial_m_x_2_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_3_ (
	.combout(data_serial_m_x[3]),
	.dataa(data_serial_c[3]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_3_.lut_mask=16'h6666;
defparam data_serial_m_x_3_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_4_ (
	.combout(data_serial_m_x[4]),
	.dataa(data_serial_c[4]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_4_.lut_mask=16'h6666;
defparam data_serial_m_x_4_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_5_ (
	.combout(data_serial_m_x[5]),
	.dataa(data_serial_c[5]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_5_.lut_mask=16'h6666;
defparam data_serial_m_x_5_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_6_ (
	.combout(data_serial_m_x[6]),
	.dataa(data_serial_c[6]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_6_.lut_mask=16'h6666;
defparam data_serial_m_x_6_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_7_ (
	.combout(data_serial_m_x[7]),
	.dataa(data_serial_c[7]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_7_.lut_mask=16'h6666;
defparam data_serial_m_x_7_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_8_ (
	.combout(data_serial_m_x[8]),
	.dataa(data_serial_c[8]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_8_.lut_mask=16'h6666;
defparam data_serial_m_x_8_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_9_ (
	.combout(data_serial_m_x[9]),
	.dataa(data_serial_c[9]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_9_.lut_mask=16'h6666;
defparam data_serial_m_x_9_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_10_ (
	.combout(data_serial_m_x[10]),
	.dataa(data_serial_c[10]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_10_.lut_mask=16'h6666;
defparam data_serial_m_x_10_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_11_ (
	.combout(data_serial_m_x[11]),
	.dataa(data_serial_c[11]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_11_.lut_mask=16'h6666;
defparam data_serial_m_x_11_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_12_ (
	.combout(data_serial_m_x[12]),
	.dataa(data_serial_c[12]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_12_.lut_mask=16'h6666;
defparam data_serial_m_x_12_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_13_ (
	.combout(data_serial_m_x[13]),
	.dataa(data_serial_c[13]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_13_.lut_mask=16'h6666;
defparam data_serial_m_x_13_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_14_ (
	.combout(data_serial_m_x[14]),
	.dataa(data_serial_c[14]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_14_.lut_mask=16'h6666;
defparam data_serial_m_x_14_.sum_lutc_input="datac";
// @35:1892
  cycloneiii_lcell_comb data_serial_m_x_15_ (
	.combout(data_serial_m_x[15]),
	.dataa(data_serial_c[15]),
	.datab(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.datac(VCC),
	.datad(VCC)
);
defparam data_serial_m_x_15_.lut_mask=16'h6666;
defparam data_serial_m_x_15_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_5_x_13_ (
	.combout(ladder_fpga_mux_statusin_3_5_x[13]),
	.dataa(ladder_addr_c[1]),
	.datab(usb_ready_n_c),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_5_x_13_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_5_x_13_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_4_x_13_ (
	.combout(ladder_fpga_mux_statusin_3_4_x[13]),
	.dataa(card_ser_num_c[4]),
	.datab(des_bist_pass_c),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_4_x_13_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_4_x_13_.sum_lutc_input="datac";
// @35:1985
  cycloneiii_lcell_comb ladder_fpga_mux_statusin_3_2_x_13_ (
	.combout(ladder_fpga_mux_statusin_3_2_x[13]),
	.dataa(card_ser_num_c[1]),
	.datab(ladder_fpga_event_controller_state_ip[4]),
	.datac(ladder_fpga_mux_status_count_integer[2]),
	.datad(VCC)
);
defparam ladder_fpga_mux_statusin_3_2_x_13_.lut_mask=16'hacac;
defparam ladder_fpga_mux_statusin_3_2_x_13_.sum_lutc_input="datac";
// @35:1579
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_ns_i_0_m4_x_2_ (
	.combout(ladder_fpga_event_controller_state_ns_i_0_m4_x[2]),
	.dataa(spare_switch_c),
	.datab(holdin_echelle_c),
	.datac(tst_holdin_echelle),
	.datad(VCC)
);
defparam ladder_fpga_event_controller_state_ns_i_0_m4_x_2_.lut_mask=16'he4e4;
defparam ladder_fpga_event_controller_state_ns_i_0_m4_x_2_.sum_lutc_input="datac";
// @35:1579
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_ns_i_0_0_m4_x_1_ (
	.combout(ladder_fpga_event_controller_state_ns_i_0_0_m4_x[1]),
	.dataa(spare_switch_c),
	.datab(tokenin_echelle_c),
	.datac(tst_tokenin_echellegen),
	.datad(VCC)
);
defparam ladder_fpga_event_controller_state_ns_i_0_0_m4_x_1_.lut_mask=16'he4e4;
defparam ladder_fpga_event_controller_state_ns_i_0_0_m4_x_1_.sum_lutc_input="datac";
// @35:1579
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_ns_0_i_0_m4_x_3_ (
	.combout(ladder_fpga_event_controller_state_ns_0_i_0_m4_x[3]),
	.dataa(spare_switch_c),
	.datab(tst_holdin_echelle),
	.datac(ladder_fpga_busy),
	.datad(VCC)
);
defparam ladder_fpga_event_controller_state_ns_0_i_0_m4_x_3_.lut_mask=16'hd8d8;
defparam ladder_fpga_event_controller_state_ns_0_i_0_m4_x_3_.sum_lutc_input="datac";
// @35:2287
  cycloneiii_lcell_comb proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_1_x (
	.combout(\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_1_x ),
	.dataa(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i [2]),
	.datab(\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a [3]),
	.datac(level_shifter_dac_load_indice_i_0[0]),
	.datad(VCC)
);
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_1_x.lut_mask=16'h5c5c;
defparam proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_1_x.sum_lutc_input="datac";
// @35:2213
  cycloneiii_lcell_comb ladder_fpga_level_shifter_dac_state_329_i_a2_i_x (
	.combout(ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i),
	.dataa(reset_n_c),
	.datab(ladder_fpga_level_shifter_dac_state_illegalpipe2),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_level_shifter_dac_state_329_i_a2_i_x.lut_mask=16'h2222;
defparam ladder_fpga_level_shifter_dac_state_329_i_a2_i_x.sum_lutc_input="datac";
// @35:1579
  cycloneiii_lcell_comb ladder_fpga_event_controller_state_294_i_a2_i_x (
	.combout(ladder_fpga_event_controller_state_294_i_a2_i_x_i),
	.dataa(reset_n_c),
	.datab(ladder_fpga_event_controller_state_illegalpipe2),
	.datac(VCC),
	.datad(VCC)
);
defparam ladder_fpga_event_controller_state_294_i_a2_i_x.lut_mask=16'h2222;
defparam ladder_fpga_event_controller_state_294_i_a2_i_x.sum_lutc_input="datac";
// @35:1204
  cycloneiii_lcell_comb acquire_state_48_i_a2_i_x (
	.combout(acquire_state_48_i_a2_i_x_i),
	.dataa(reset_n_c),
	.datab(acquire_state_illegalpipe2),
	.datac(VCC),
	.datad(VCC)
);
defparam acquire_state_48_i_a2_i_x.lut_mask=16'h2222;
defparam acquire_state_48_i_a2_i_x.sum_lutc_input="datac";
// @35:2195
  cycloneiii_lcell_comb level_shifter_dac_sck_x_cZ (
	.combout(level_shifter_dac_sck_x),
	.dataa(level_shifter_dac_sck_en),
	.datab(ladder_fpga_clock4MHz),
	.datac(VCC),
	.datad(VCC)
);
defparam level_shifter_dac_sck_x_cZ.lut_mask=16'h8888;
defparam level_shifter_dac_sck_x_cZ.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_wr_RNO_1 (
	.combout(ladder_fpga_fifo21_wr_0_0_g2_0_615_i_s),
	.dataa(ladder_fpga_adc_bit_count_cs_integer_i[3]),
	.datab(ladder_fpga_adc_bit_count_cs_integer_i[0]),
	.datac(ladder_fpga_adc_bit_count_cs_integer_i[1]),
	.datad(ladder_fpga_adc_bit_count_cs_integer_i[2])
);
defparam ladder_fpga_fifo21_wr_RNO_1.lut_mask=16'h515e;
defparam ladder_fpga_fifo21_wr_RNO_1.sum_lutc_input="datac";
  cycloneiii_lcell_comb ladder_fpga_fifo21_wr_RNO (
	.combout(ladder_fpga_fifo21_wr_0_0_g2_0_615_i_x),
	.dataa(ladder_fpga_event_controller_state_ip[2]),
	.datab(ladder_fpga_fifo21_wr_enable),
	.datac(ladder_fpga_fifo21_wr_0_0_g2_0_615_i_s),
	.datad(VCC)
);
defparam ladder_fpga_fifo21_wr_RNO.lut_mask=16'h8080;
defparam ladder_fpga_fifo21_wr_RNO.sum_lutc_input="datac";
// @35:211
  cycloneiii_io_ibuf spare_switch_in (
	.o(spare_switch_c),
	.i(spare_switch),
	.ibar(GND)
);
// @35:210
  cycloneiii_io_ibuf fpga_serdes_ou_connec_in (
	.o(fpga_serdes_ou_connec_c),
	.i(fpga_serdes_ou_connec),
	.ibar(GND)
);
// @35:209
  cycloneiii_io_ibuf sc_serdes_ou_connec_in (
	.o(sc_serdes_ou_connec_c),
	.i(sc_serdes_ou_connec),
	.ibar(GND)
);
// @35:208
  cycloneiii_io_ibuf xtal_en_in (
	.o(xtal_en_c),
	.i(xtal_en),
	.ibar(GND)
);
// @35:207
  cycloneiii_io_ibuf debug_present_n_in (
	.o(debug_present_n_c),
	.i(debug_present_n),
	.ibar(GND)
);
// @35:205
  cycloneiii_io_ibuf usb_tx_full_in (
	.o(usb_tx_full_c),
	.i(usb_tx_full),
	.ibar(GND)
);
// @35:204
  cycloneiii_io_ibuf usb_rx_empty_in (
	.o(usb_rx_empty_c),
	.i(usb_rx_empty),
	.ibar(GND)
);
// @35:201
  cycloneiii_io_ibuf usb_ready_n_in (
	.o(usb_ready_n_c),
	.i(usb_ready_n),
	.ibar(GND)
);
// @35:200
  cycloneiii_io_ibuf usb_present_in (
	.o(usb_present_c),
	.i(usb_present),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_15_ (
	.o(sc_tdo_hybride_c[15]),
	.i(sc_tdo_hybride[15]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_14_ (
	.o(sc_tdo_hybride_c[14]),
	.i(sc_tdo_hybride[14]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_13_ (
	.o(sc_tdo_hybride_c[13]),
	.i(sc_tdo_hybride[13]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_12_ (
	.o(sc_tdo_hybride_c[12]),
	.i(sc_tdo_hybride[12]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_11_ (
	.o(sc_tdo_hybride_c[11]),
	.i(sc_tdo_hybride[11]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_10_ (
	.o(sc_tdo_hybride_c[10]),
	.i(sc_tdo_hybride[10]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_9_ (
	.o(sc_tdo_hybride_c[9]),
	.i(sc_tdo_hybride[9]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_8_ (
	.o(sc_tdo_hybride_c[8]),
	.i(sc_tdo_hybride[8]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_7_ (
	.o(sc_tdo_hybride_c[7]),
	.i(sc_tdo_hybride[7]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_6_ (
	.o(sc_tdo_hybride_c[6]),
	.i(sc_tdo_hybride[6]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_5_ (
	.o(sc_tdo_hybride_c[5]),
	.i(sc_tdo_hybride[5]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_4_ (
	.o(sc_tdo_hybride_c[4]),
	.i(sc_tdo_hybride[4]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_3_ (
	.o(sc_tdo_hybride_c[3]),
	.i(sc_tdo_hybride[3]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_2_ (
	.o(sc_tdo_hybride_c[2]),
	.i(sc_tdo_hybride[2]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_1_ (
	.o(sc_tdo_hybride_c[1]),
	.i(sc_tdo_hybride[1]),
	.ibar(GND)
);
// @35:197
  cycloneiii_io_ibuf sc_tdo_hybride_in_0_ (
	.o(sc_tdo_hybride_c[0]),
	.i(sc_tdo_hybride[0]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_15_ (
	.o(latchup_hybride_c[15]),
	.i(latchup_hybride[15]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_14_ (
	.o(latchup_hybride_c[14]),
	.i(latchup_hybride[14]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_13_ (
	.o(latchup_hybride_c[13]),
	.i(latchup_hybride[13]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_12_ (
	.o(latchup_hybride_c[12]),
	.i(latchup_hybride[12]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_11_ (
	.o(latchup_hybride_c[11]),
	.i(latchup_hybride[11]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_10_ (
	.o(latchup_hybride_c[10]),
	.i(latchup_hybride[10]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_9_ (
	.o(latchup_hybride_c[9]),
	.i(latchup_hybride[9]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_8_ (
	.o(latchup_hybride_c[8]),
	.i(latchup_hybride[8]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_7_ (
	.o(latchup_hybride_c[7]),
	.i(latchup_hybride[7]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_6_ (
	.o(latchup_hybride_c[6]),
	.i(latchup_hybride[6]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_5_ (
	.o(latchup_hybride_c[5]),
	.i(latchup_hybride[5]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_4_ (
	.o(latchup_hybride_c[4]),
	.i(latchup_hybride[4]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_3_ (
	.o(latchup_hybride_c[3]),
	.i(latchup_hybride[3]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_2_ (
	.o(latchup_hybride_c[2]),
	.i(latchup_hybride[2]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_1_ (
	.o(latchup_hybride_c[1]),
	.i(latchup_hybride[1]),
	.ibar(GND)
);
// @35:181
  cycloneiii_io_ibuf latchup_hybride_in_0_ (
	.o(latchup_hybride_c[0]),
	.i(latchup_hybride[0]),
	.ibar(GND)
);
// @35:169
  cycloneiii_io_ibuf des_bist_pass_in (
	.o(des_bist_pass_c),
	.i(des_bist_pass),
	.ibar(GND)
);
// @35:168
  cycloneiii_io_ibuf ladder_fpga_sc_tdi_in (
	.o(ladder_fpga_sc_tdi_c),
	.i(ladder_fpga_sc_tdi),
	.ibar(GND)
);
// @35:167
  cycloneiii_io_ibuf ladder_fpga_sc_trstb_in (
	.o(G_1840),
	.i(ladder_fpga_sc_trstb),
	.ibar(GND)
);
// @35:166
  cycloneiii_io_ibuf ladder_fpga_sc_tms_in (
	.o(ladder_fpga_sc_tms_c),
	.i(ladder_fpga_sc_tms),
	.ibar(GND)
);
// @35:165
  cycloneiii_io_ibuf ladder_fpga_sc_tck_in (
	.o(ladder_fpga_sc_tck_c),
	.i(ladder_fpga_sc_tck),
	.ibar(GND)
);
// @35:164
  cycloneiii_io_ibuf holdin_echelle_in (
	.o(holdin_echelle_c),
	.i(holdin_echelle),
	.ibar(GND)
);
// @35:163
  cycloneiii_io_ibuf testin_echelle_in (
	.o(testin_echelle_c),
	.i(testin_echelle),
	.ibar(GND)
);
// @35:162
  cycloneiii_io_ibuf tokenin_echelle_in (
	.o(tokenin_echelle_c),
	.i(tokenin_echelle),
	.ibar(GND)
);
// @35:161
  cycloneiii_io_ibuf ladder_addr_in_2_ (
	.o(ladder_addr_c[2]),
	.i(ladder_addr[2]),
	.ibar(GND)
);
// @35:161
  cycloneiii_io_ibuf ladder_addr_in_1_ (
	.o(ladder_addr_c[1]),
	.i(ladder_addr[1]),
	.ibar(GND)
);
// @35:161
  cycloneiii_io_ibuf ladder_addr_in_0_ (
	.o(ladder_addr_c[0]),
	.i(ladder_addr[0]),
	.ibar(GND)
);
// @35:158
  cycloneiii_io_ibuf des_lock_in (
	.o(des_lock_c),
	.i(des_lock),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_15_ (
	.o(data_serial_c[15]),
	.i(data_serial[15]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_14_ (
	.o(data_serial_c[14]),
	.i(data_serial[14]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_13_ (
	.o(data_serial_c[13]),
	.i(data_serial[13]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_12_ (
	.o(data_serial_c[12]),
	.i(data_serial[12]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_11_ (
	.o(data_serial_c[11]),
	.i(data_serial[11]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_10_ (
	.o(data_serial_c[10]),
	.i(data_serial[10]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_9_ (
	.o(data_serial_c[9]),
	.i(data_serial[9]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_8_ (
	.o(data_serial_c[8]),
	.i(data_serial[8]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_7_ (
	.o(data_serial_c[7]),
	.i(data_serial[7]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_6_ (
	.o(data_serial_c[6]),
	.i(data_serial[6]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_5_ (
	.o(data_serial_c[5]),
	.i(data_serial[5]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_4_ (
	.o(data_serial_c[4]),
	.i(data_serial[4]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_3_ (
	.o(data_serial_c[3]),
	.i(data_serial[3]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_2_ (
	.o(data_serial_c[2]),
	.i(data_serial[2]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_1_ (
	.o(data_serial_c[1]),
	.i(data_serial[1]),
	.ibar(GND)
);
// @35:150
  cycloneiii_io_ibuf data_serial_in_0_ (
	.o(data_serial_c[0]),
	.i(data_serial[0]),
	.ibar(GND)
);
// @35:139
  cycloneiii_io_ibuf card_ser_num_in_5_ (
	.o(card_ser_num_c[5]),
	.i(card_ser_num[5]),
	.ibar(GND)
);
// @35:139
  cycloneiii_io_ibuf card_ser_num_in_4_ (
	.o(card_ser_num_c[4]),
	.i(card_ser_num[4]),
	.ibar(GND)
);
// @35:139
  cycloneiii_io_ibuf card_ser_num_in_3_ (
	.o(card_ser_num_c[3]),
	.i(card_ser_num[3]),
	.ibar(GND)
);
// @35:139
  cycloneiii_io_ibuf card_ser_num_in_2_ (
	.o(card_ser_num_c[2]),
	.i(card_ser_num[2]),
	.ibar(GND)
);
// @35:139
  cycloneiii_io_ibuf card_ser_num_in_1_ (
	.o(card_ser_num_c[1]),
	.i(card_ser_num[1]),
	.ibar(GND)
);
// @35:139
  cycloneiii_io_ibuf card_ser_num_in_0_ (
	.o(card_ser_num_c[0]),
	.i(card_ser_num[0]),
	.ibar(GND)
);
// @35:138
  cycloneiii_io_ibuf reset_n_in (
	.o(reset_n_c),
	.i(reset_n),
	.ibar(GND)
);
// @35:214
  cycloneiii_io_obuf dbg_ladder_fpga_sc_bypass_out (
	.o(dbg_ladder_fpga_sc_bypass),
	.i(GND),
	.oe(VCC)
);
// @35:213
  cycloneiii_io_obuf dbg_ladder_fpga_adc_bit_count_cs_integer_out_3_ (
	.o(dbg_ladder_fpga_adc_bit_count_cs_integer[3]),
	.i(ladder_fpga_adc_bit_count_cs_integer_i_i[3]),
	.oe(VCC)
);
// @35:213
  cycloneiii_io_obuf dbg_ladder_fpga_adc_bit_count_cs_integer_out_2_ (
	.o(dbg_ladder_fpga_adc_bit_count_cs_integer[2]),
	.i(ladder_fpga_adc_bit_count_cs_integer_i_i[2]),
	.oe(VCC)
);
// @35:213
  cycloneiii_io_obuf dbg_ladder_fpga_adc_bit_count_cs_integer_out_1_ (
	.o(dbg_ladder_fpga_adc_bit_count_cs_integer[1]),
	.i(ladder_fpga_adc_bit_count_cs_integer_i_i[1]),
	.oe(VCC)
);
// @35:213
  cycloneiii_io_obuf dbg_ladder_fpga_adc_bit_count_cs_integer_out_0_ (
	.o(dbg_ladder_fpga_adc_bit_count_cs_integer[0]),
	.i(ladder_fpga_adc_bit_count_cs_integer_i_i[0]),
	.oe(VCC)
);
// @35:206
  cycloneiii_io_obuf usb_write_out (
	.o(usb_write),
	.i(usb_write_n_in_i),
	.oe(VCC)
);
// @35:202
  cycloneiii_io_obuf usb_read_n_out (
	.o(usb_read_n),
	.i(usb_read_n_in_i_i),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_15_ (
	.o(sc_tdi_hybride[15]),
	.i(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_14_ (
	.o(sc_tdi_hybride[14]),
	.i(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_13_ (
	.o(sc_tdi_hybride[13]),
	.i(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_12_ (
	.o(sc_tdi_hybride[12]),
	.i(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_11_ (
	.o(sc_tdi_hybride[11]),
	.i(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_10_ (
	.o(sc_tdi_hybride[10]),
	.i(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_9_ (
	.o(sc_tdi_hybride[9]),
	.i(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_8_ (
	.o(sc_tdi_hybride[8]),
	.i(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_7_ (
	.o(sc_tdi_hybride[7]),
	.i(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_6_ (
	.o(sc_tdi_hybride[6]),
	.i(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_5_ (
	.o(sc_tdi_hybride[5]),
	.i(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_4_ (
	.o(sc_tdi_hybride[4]),
	.i(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_3_ (
	.o(sc_tdi_hybride[3]),
	.i(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_2_ (
	.o(sc_tdi_hybride[2]),
	.i(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_1_ (
	.o(sc_tdi_hybride[1]),
	.i(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:196
  cycloneiii_io_obuf sc_tdi_hybride_out_0_ (
	.o(sc_tdi_hybride[0]),
	.i(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tdi_hyb),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_15_ (
	.o(sc_trstb_hybride[15]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_14_ (
	.o(sc_trstb_hybride[14]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_13_ (
	.o(sc_trstb_hybride[13]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_12_ (
	.o(sc_trstb_hybride[12]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_11_ (
	.o(sc_trstb_hybride[11]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_10_ (
	.o(sc_trstb_hybride[10]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_9_ (
	.o(sc_trstb_hybride[9]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_8_ (
	.o(sc_trstb_hybride[8]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_7_ (
	.o(sc_trstb_hybride[7]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_6_ (
	.o(sc_trstb_hybride[6]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_5_ (
	.o(sc_trstb_hybride[5]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_4_ (
	.o(sc_trstb_hybride[4]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_3_ (
	.o(sc_trstb_hybride[3]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_2_ (
	.o(sc_trstb_hybride[2]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_1_ (
	.o(sc_trstb_hybride[1]),
	.i(G_1840),
	.oe(VCC)
);
// @35:195
  cycloneiii_io_obuf sc_trstb_hybride_out_0_ (
	.o(sc_trstb_hybride[0]),
	.i(G_1840),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_15_ (
	.o(sc_tms_hybride[15]),
	.i(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_14_ (
	.o(sc_tms_hybride[14]),
	.i(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_13_ (
	.o(sc_tms_hybride[13]),
	.i(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tms_hyb),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_12_ (
	.o(sc_tms_hybride[12]),
	.i(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_11_ (
	.o(sc_tms_hybride[11]),
	.i(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_10_ (
	.o(sc_tms_hybride[10]),
	.i(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tms_hyb),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_9_ (
	.o(sc_tms_hybride[9]),
	.i(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tms_hyb),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_8_ (
	.o(sc_tms_hybride[8]),
	.i(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_7_ (
	.o(sc_tms_hybride[7]),
	.i(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_6_ (
	.o(sc_tms_hybride[6]),
	.i(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_5_ (
	.o(sc_tms_hybride[5]),
	.i(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_4_ (
	.o(sc_tms_hybride[4]),
	.i(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_3_ (
	.o(sc_tms_hybride[3]),
	.i(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_2_ (
	.o(sc_tms_hybride[2]),
	.i(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_1_ (
	.o(sc_tms_hybride[1]),
	.i(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @35:194
  cycloneiii_io_obuf sc_tms_hybride_out_0_ (
	.o(sc_tms_hybride[0]),
	.i(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tms_hyb_x),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_15_ (
	.o(sc_tck_hybride[15]),
	.i(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_14_ (
	.o(sc_tck_hybride[14]),
	.i(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_13_ (
	.o(sc_tck_hybride[13]),
	.i(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tck_hyb),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_12_ (
	.o(sc_tck_hybride[12]),
	.i(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_11_ (
	.o(sc_tck_hybride[11]),
	.i(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_10_ (
	.o(sc_tck_hybride[10]),
	.i(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tck_hyb),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_9_ (
	.o(sc_tck_hybride[9]),
	.i(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tck_hyb),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_8_ (
	.o(sc_tck_hybride[8]),
	.i(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_7_ (
	.o(sc_tck_hybride[7]),
	.i(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_6_ (
	.o(sc_tck_hybride[6]),
	.i(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_5_ (
	.o(sc_tck_hybride[5]),
	.i(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_4_ (
	.o(sc_tck_hybride[4]),
	.i(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_3_ (
	.o(sc_tck_hybride[3]),
	.i(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_2_ (
	.o(sc_tck_hybride[2]),
	.i(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_1_ (
	.o(sc_tck_hybride[1]),
	.i(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @35:193
  cycloneiii_io_obuf sc_tck_hybride_out_0_ (
	.o(sc_tck_hybride[0]),
	.i(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tck_hyb_x),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_15_ (
	.o(tokenin_hybride[15]),
	.i(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_14_ (
	.o(tokenin_hybride[14]),
	.i(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_13_ (
	.o(tokenin_hybride[13]),
	.i(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_12_ (
	.o(tokenin_hybride[12]),
	.i(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_11_ (
	.o(tokenin_hybride[11]),
	.i(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_10_ (
	.o(tokenin_hybride[10]),
	.i(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_9_ (
	.o(tokenin_hybride[9]),
	.i(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_8_ (
	.o(tokenin_hybride[8]),
	.i(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_7_ (
	.o(tokenin_hybride[7]),
	.i(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_6_ (
	.o(tokenin_hybride[6]),
	.i(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_5_ (
	.o(tokenin_hybride[5]),
	.i(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_4_ (
	.o(tokenin_hybride[4]),
	.i(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_3_ (
	.o(tokenin_hybride[3]),
	.i(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_2_ (
	.o(tokenin_hybride[2]),
	.i(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_1_ (
	.o(tokenin_hybride[1]),
	.i(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:189
  cycloneiii_io_obuf tokenin_hybride_out_0_ (
	.o(tokenin_hybride[0]),
	.i(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_tokenin_hyb),
	.oe(VCC)
);
// @35:188
  cycloneiii_io_obuf ladder_fpga_rclk_16hybrides_out (
	.o(ladder_fpga_rclk_16hybrides),
	.i(ladder_fpga_rclk_echelle_i),
	.oe(VCC)
);
// @35:185
  cycloneiii_io_obuf hold_16hybrides_out (
	.o(hold_16hybrides),
	.i(holdin_echelle_c_i),
	.oe(VCC)
);
// @35:184
  cycloneiii_io_obuf test_16hybrides_out (
	.o(test_16hybrides),
	.i(test_16hybrides_x_i),
	.oe(VCC)
);
// @35:182
  cycloneiii_io_obuf mux_ref_latchup_out_1_ (
	.o(mux_ref_latchup[1]),
	.i(COMP_ladder_fpga_SC_REF_LATCHUP_a_1_b_c_data_out),
	.oe(VCC)
);
// @35:182
  cycloneiii_io_obuf mux_ref_latchup_out_0_ (
	.o(mux_ref_latchup[0]),
	.i(COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_data_out),
	.oe(VCC)
);
// @35:178
  cycloneiii_io_obuf fibre_tx_disable_out (
	.o(fibre_tx_disable),
	.i(GND),
	.oe(VCC)
);
// @35:172
  cycloneiii_io_obuf ladder_fpga_sc_tdo_out (
	.o(ladder_fpga_sc_tdo),
	.i(comp_gestion_hybrides_v4_tdo_echelle_15),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_21_ (
	.o(ladder_to_rdo[21]),
	.i(ladder_fpga_mux_dataout[21]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_20_ (
	.o(ladder_to_rdo[20]),
	.i(ladder_fpga_mux_dataout[20]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_19_ (
	.o(ladder_to_rdo[19]),
	.i(ladder_fpga_mux_dataout[19]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_18_ (
	.o(ladder_to_rdo[18]),
	.i(ladder_fpga_mux_dataout[18]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_17_ (
	.o(ladder_to_rdo[17]),
	.i(ladder_fpga_mux_dataout[17]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_16_ (
	.o(ladder_to_rdo[16]),
	.i(ladder_fpga_mux_dataout[16]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_15_ (
	.o(ladder_to_rdo[15]),
	.i(ladder_fpga_mux_dataout[15]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_14_ (
	.o(ladder_to_rdo[14]),
	.i(ladder_fpga_mux_dataout[14]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_13_ (
	.o(ladder_to_rdo[13]),
	.i(ladder_fpga_mux_dataout[13]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_12_ (
	.o(ladder_to_rdo[12]),
	.i(ladder_fpga_mux_dataout[12]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_11_ (
	.o(ladder_to_rdo[11]),
	.i(ladder_fpga_mux_dataout[11]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_10_ (
	.o(ladder_to_rdo[10]),
	.i(ladder_fpga_mux_dataout[10]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_9_ (
	.o(ladder_to_rdo[9]),
	.i(ladder_fpga_mux_dataout[9]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_8_ (
	.o(ladder_to_rdo[8]),
	.i(ladder_fpga_mux_dataout[8]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_7_ (
	.o(ladder_to_rdo[7]),
	.i(ladder_fpga_mux_dataout[7]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_6_ (
	.o(ladder_to_rdo[6]),
	.i(ladder_fpga_mux_dataout[6]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_5_ (
	.o(ladder_to_rdo[5]),
	.i(ladder_fpga_mux_dataout[5]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_4_ (
	.o(ladder_to_rdo[4]),
	.i(ladder_fpga_mux_dataout[4]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_3_ (
	.o(ladder_to_rdo[3]),
	.i(ladder_fpga_mux_dataout[3]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_2_ (
	.o(ladder_to_rdo[2]),
	.i(ladder_fpga_mux_dataout[2]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_1_ (
	.o(ladder_to_rdo[1]),
	.i(ladder_fpga_mux_dataout[1]),
	.oe(VCC)
);
// @35:171
  cycloneiii_io_obuf ladder_to_rdo_out_0_ (
	.o(ladder_to_rdo[0]),
	.i(ladder_fpga_mux_dataout[0]),
	.oe(VCC)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_15_ (
	.o(pilotage_mvdd_hybride[15]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_15_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_14_ (
	.o(pilotage_mvdd_hybride[14]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_14_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_13_ (
	.o(pilotage_mvdd_hybride[13]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_13_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_12_ (
	.o(pilotage_mvdd_hybride[12]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_12_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_11_ (
	.o(pilotage_mvdd_hybride[11]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_11_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_10_ (
	.o(pilotage_mvdd_hybride[10]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_10_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_9_ (
	.o(pilotage_mvdd_hybride[9]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_9_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_8_ (
	.o(pilotage_mvdd_hybride[8]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_8_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_7_ (
	.o(pilotage_mvdd_hybride[7]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_7_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_6_ (
	.o(pilotage_mvdd_hybride[6]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_6_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_5_ (
	.o(pilotage_mvdd_hybride[5]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_5_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_4_ (
	.o(pilotage_mvdd_hybride[4]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_4_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_3_ (
	.o(pilotage_mvdd_hybride[3]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_3_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_2_ (
	.o(pilotage_mvdd_hybride[2]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_2_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_1_ (
	.o(pilotage_mvdd_hybride[1]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_1_latch_n_pilotage_n)
);
// @35:156
  cycloneiii_io_obuf pilotage_mvdd_hybride_out_0_ (
	.o(pilotage_mvdd_hybride[0]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_0_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_15_ (
	.o(pilotage_magnd_hybride[15]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_15_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_14_ (
	.o(pilotage_magnd_hybride[14]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_14_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_13_ (
	.o(pilotage_magnd_hybride[13]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_13_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_12_ (
	.o(pilotage_magnd_hybride[12]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_12_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_11_ (
	.o(pilotage_magnd_hybride[11]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_11_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_10_ (
	.o(pilotage_magnd_hybride[10]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_10_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_9_ (
	.o(pilotage_magnd_hybride[9]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_9_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_8_ (
	.o(pilotage_magnd_hybride[8]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_8_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_7_ (
	.o(pilotage_magnd_hybride[7]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_7_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_6_ (
	.o(pilotage_magnd_hybride[6]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_6_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_5_ (
	.o(pilotage_magnd_hybride[5]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_5_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_4_ (
	.o(pilotage_magnd_hybride[4]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_4_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_3_ (
	.o(pilotage_magnd_hybride[3]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_3_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_2_ (
	.o(pilotage_magnd_hybride[2]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_2_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_1_ (
	.o(pilotage_magnd_hybride[1]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_1_latch_n_pilotage_n)
);
// @35:155
  cycloneiii_io_obuf pilotage_magnd_hybride_out_0_ (
	.o(pilotage_magnd_hybride[0]),
	.i(GND),
	.oe(comp_gestion_hybrides_v4_control_alim_gen_0_latch_n_pilotage_n)
);
// @35:154
  cycloneiii_io_obuf level_shifter_dac_sck_out (
	.o(level_shifter_dac_sck),
	.i(level_shifter_dac_sck_x),
	.oe(VCC)
);
// @35:153
  cycloneiii_io_obuf level_shifter_dac_sdi_out (
	.o(level_shifter_dac_sdi),
	.i(level_shifter_dac_sdiz),
	.oe(VCC)
);
// @35:152
  cycloneiii_io_obuf level_shifter_dac_ld_cs_n_out (
	.o(level_shifter_dac_ld_cs_n),
	.i(level_shifter_dac_ld_cs_n_i_i),
	.oe(VCC)
);
// @35:149
  cycloneiii_io_obuf adc_cs_n_out_7_ (
	.o(adc_cs_n[7]),
	.i(ladder_fpga_adc_select_n_i_i),
	.oe(VCC)
);
// @35:149
  cycloneiii_io_obuf adc_cs_n_out_6_ (
	.o(adc_cs_n[6]),
	.i(ladder_fpga_adc_select_n_i_i),
	.oe(VCC)
);
// @35:149
  cycloneiii_io_obuf adc_cs_n_out_5_ (
	.o(adc_cs_n[5]),
	.i(ladder_fpga_adc_select_n_i_i),
	.oe(VCC)
);
// @35:149
  cycloneiii_io_obuf adc_cs_n_out_4_ (
	.o(adc_cs_n[4]),
	.i(ladder_fpga_adc_select_n_i_i),
	.oe(VCC)
);
// @35:149
  cycloneiii_io_obuf adc_cs_n_out_3_ (
	.o(adc_cs_n[3]),
	.i(ladder_fpga_adc_select_n_i_i),
	.oe(VCC)
);
// @35:149
  cycloneiii_io_obuf adc_cs_n_out_2_ (
	.o(adc_cs_n[2]),
	.i(ladder_fpga_adc_select_n_i_i),
	.oe(VCC)
);
// @35:149
  cycloneiii_io_obuf adc_cs_n_out_1_ (
	.o(adc_cs_n[1]),
	.i(ladder_fpga_adc_select_n_i_i),
	.oe(VCC)
);
// @35:149
  cycloneiii_io_obuf adc_cs_n_out_0_ (
	.o(adc_cs_n[0]),
	.i(ladder_fpga_adc_select_n_i_i),
	.oe(VCC)
);
// @35:147
  cycloneiii_io_obuf roboclock_adc_phase_out_7_ (
	.o(roboclock_adc_phase[7]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_14_d_e_data_out),
	.oe(un6_roboclock_adc_phase_in)
);
// @35:147
  cycloneiii_io_obuf roboclock_adc_phase_out_6_ (
	.o(roboclock_adc_phase[6]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_12_d_e_data_out),
	.oe(un17_roboclock_adc_phase_in)
);
// @35:147
  cycloneiii_io_obuf roboclock_adc_phase_out_5_ (
	.o(roboclock_adc_phase[5]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_10_d_e_data_out),
	.oe(un28_roboclock_adc_phase_in)
);
// @35:147
  cycloneiii_io_obuf roboclock_adc_phase_out_4_ (
	.o(roboclock_adc_phase[4]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_8_d_e_data_out),
	.oe(un39_roboclock_adc_phase_in)
);
// @35:147
  cycloneiii_io_obuf roboclock_adc_phase_out_3_ (
	.o(roboclock_adc_phase[3]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_6_d_e_data_out),
	.oe(un50_roboclock_adc_phase_in)
);
// @35:147
  cycloneiii_io_obuf roboclock_adc_phase_out_2_ (
	.o(roboclock_adc_phase[2]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_4_d_e_data_out),
	.oe(un61_roboclock_adc_phase_in)
);
// @35:147
  cycloneiii_io_obuf roboclock_adc_phase_out_1_ (
	.o(roboclock_adc_phase[1]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_2_d_e_data_out),
	.oe(un72_roboclock_adc_phase_in)
);
// @35:147
  cycloneiii_io_obuf roboclock_adc_phase_out_0_ (
	.o(roboclock_adc_phase[0]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_data_out),
	.oe(un83_roboclock_adc_phase_in)
);
// @35:146
  cycloneiii_io_obuf roboclock_horloge40_phase_out_3_ (
	.o(roboclock_horloge40_phase[3]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_22_d_e_data_out),
	.oe(un8_roboclock_horloge40_phase_in)
);
// @35:146
  cycloneiii_io_obuf roboclock_horloge40_phase_out_2_ (
	.o(roboclock_horloge40_phase[2]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_20_d_e_data_out),
	.oe(un19_roboclock_horloge40_phase_in)
);
// @35:146
  cycloneiii_io_obuf roboclock_horloge40_phase_out_1_ (
	.o(roboclock_horloge40_phase[1]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_18_d_e_data_out),
	.oe(un30_roboclock_horloge40_phase_in)
);
// @35:146
  cycloneiii_io_obuf roboclock_horloge40_phase_out_0_ (
	.o(roboclock_horloge40_phase[0]),
	.i(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_16_d_e_data_out),
	.oe(un41_roboclock_horloge40_phase_in)
);
// @35:203
  cycloneiii_io_obuf o_0 (
	.o(usb_reset_n),
	.i(GND),
	.oe(reset_n_in_RNIGR9)
);
// @35:203
  cycloneiii_io_ibuf i_0 (
	.o(usb_reset_n_c),
	.i(usb_reset_n),
	.ibar(GND)
);
//@35:167
//@35:167
//@35:167
//@35:167
//@35:167
//@35:167
//@35:167
//@35:167
//@35:167
//@35:167
//@35:167
//@35:167
//@35:167
//@35:167
//@35:167
//@35:167
// @35:192
  cycloneiii_io_obuf o (
	.o(temperature),
	.i(GND),
	.oe(comp_mesure_temperature_temperature_out_e)
);
// @35:192
  cycloneiii_io_ibuf i (
	.o(temperature_c),
	.i(temperature),
	.ibar(GND)
);
//@35:2213
//@35:2213
//@35:2213
//@35:2213
//@35:2213
//@35:2213
//@35:2213
//@35:2213
//@35:1579
//@35:1579
//@35:1579
//@35:1579
//@35:1579
//@35:1579
//@35:1579
//@35:1204
//@35:1204
//@35:1204
//@35:1204
//@35:1204
//@35:1204
//@35:1204
//@35:1204
//@35:1204
//@35:1204
//@35:1204
//@35:1204
//@35:1204
//@35:1204
//@35:1204
//@35:1204
//@35:1204
// @35:670
  cycloneiii_crcblock comp_cycloneiii_crcblock (
	.clk(ladder_fpga_clock40MHz),
	.shiftnld(GND),
	.ldsrc(VCC),
	.crcerror(crc_error)
);
defparam comp_cycloneiii_crcblock.oscillator_divider =  1;
defparam comp_cycloneiii_crcblock.lpm_type =  "cycloneiii_crcblock";
// @35:651
  mega_func_pll_40MHz_switchover_cycloneIII comp_mega_func_pll_40MHz_switchover_cycloneIII (
	.clock40mhz_xtal(clock40mhz_xtal),
	.clock40mhz_fpga(clock40mhz_fpga),
	.pll_40MHz_switchover_locked(pll_40MHz_switchover_locked),
	.data_out(COMP_LADDER_FPGA_SC_CONFIG_a_5_d_e_data_out),
	.reset_n_in_RNIGR9(reset_n_in_RNIGR9),
	.ladder_fpga_activeclock(ladder_fpga_activeclock),
	.clock40mhz_fpga_bad(clock40mhz_fpga_bad),
	.clock40mhz_xtal_bad(clock40mhz_xtal_bad),
	.ladder_fpga_clock40MHz_i(ladder_fpga_clock40MHz_i),
	.clock80mhz_adc_i(clock80mhz_adc_i),
	.ladder_fpga_clock1MHz(ladder_fpga_clock1MHz),
	.ladder_fpga_clock1MHz_i(ladder_fpga_clock1MHz_i),
	.ladder_fpga_clock4MHz(ladder_fpga_clock4MHz),
	.ladder_fpga_clock4MHz_i(ladder_fpga_clock4MHz_i),
	.ladder_fpga_clock40MHz(ladder_fpga_clock40MHz),
	.c0_derived_clock_RNI2IJE_0(tst_tokenin_echelle),
	.clock80mhz_adc(clock80mhz_adc),
	.c1_derived_clock_RNIDAU2_0(ladder_fpga_abort)
);
// @35:720
  tap_control COMP_ladder_fpga_SC_TAP_CONTROL (
	.sc_trstb_hybride_c_0(G_1840),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.G_1857(G_1857),
	.G_1864(G_1864),
	.G_1876(G_1876),
	.G_1907(G_1907),
	.G_1873(G_1873),
	.G_1870(G_1870),
	.G_1867(G_1867),
	.G_1861(G_1861),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.data_out_3(COM_LADDER_SC_INSTRUC_REG_a_1_d_e_data_out),
	.data_out_1_0(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out_1),
	.data_out_2(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out),
	.data_out_1(COM_LADDER_SC_INSTRUC_REG_a_3_d_e_data_out),
	.data_out_0(COM_LADDER_SC_INSTRUC_REG_a_2_d_e_data_out),
	.data_out(COM_LADDER_SC_INSTRUC_REG_a_4_b_c_data_out),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.etat_present_ret(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret),
	.reset_bar(COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.shiftIR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftIR),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c)
);
// @35:770
  ir_5_bits COM_LADDER_SC_INSTRUC_REG (
	.data_out_3(COM_LADDER_SC_INSTRUC_REG_a_2_d_e_data_out),
	.data_out_2(COM_LADDER_SC_INSTRUC_REG_a_3_d_e_data_out),
	.data_out_1_0(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out_1),
	.reset_bar(COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar),
	.data_out_1(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out),
	.scan_out_2(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_scan_out),
	.data_out_0(COM_LADDER_SC_INSTRUC_REG_a_1_d_e_data_out),
	.data_out(COM_LADDER_SC_INSTRUC_REG_a_4_b_c_data_out),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.G_1857(G_1857),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.shiftIR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftIR)
);
// @35:785
  dr_cell_4 COMP_ladder_fpga_SC_BYPASS_REG (
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.scan_out(COMP_ladder_fpga_SC_BYPASS_REG_scan_out),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c)
);
// @35:808
  dr_x_bits_8 COMP_ladder_fpga_SC_IDENT_REG (
	.ladder_addr_c_0(ladder_addr_c[0]),
	.ladder_addr_c_2(ladder_addr_c[2]),
	.ladder_addr_c_1(ladder_addr_c[1]),
	.scan_out_6(COMP_ladder_fpga_SC_IDENT_REG_a_0_d_e_scan_out),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i)
);
// @35:826
  dr_x_bits_32 COMP_ladder_fpga_SC_VERSION_REG (
	.scan_out_28(COMP_ladder_fpga_SC_DEBUG_REG_a_19_d_e_scan_out),
	.scan_out_21(COMP_ladder_fpga_SC_VERSION_REG_a_0_d_e_scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i)
);
// @35:861
  dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG COMP_ladder_fpga_SC_ETAT_REG (
	.card_ser_num_c_3(card_ser_num_c[3]),
	.card_ser_num_c_1(card_ser_num_c[1]),
	.card_ser_num_c_0(card_ser_num_c[0]),
	.card_ser_num_c_5(card_ser_num_c[5]),
	.card_ser_num_c_2(card_ser_num_c[2]),
	.card_ser_num_c_4(card_ser_num_c[4]),
	.latchup_hybride_c_7(latchup_hybride_c[7]),
	.latchup_hybride_c_6(latchup_hybride_c[6]),
	.latchup_hybride_c_5(latchup_hybride_c[5]),
	.latchup_hybride_c_4(latchup_hybride_c[4]),
	.latchup_hybride_c_3(latchup_hybride_c[3]),
	.latchup_hybride_c_2(latchup_hybride_c[2]),
	.latchup_hybride_c_1(latchup_hybride_c[1]),
	.latchup_hybride_c_0(latchup_hybride_c[0]),
	.latchup_hybride_c_15(latchup_hybride_c[15]),
	.latchup_hybride_c_14(latchup_hybride_c[14]),
	.latchup_hybride_c_13(latchup_hybride_c[13]),
	.latchup_hybride_c_12(latchup_hybride_c[12]),
	.latchup_hybride_c_11(latchup_hybride_c[11]),
	.latchup_hybride_c_10(latchup_hybride_c[10]),
	.latchup_hybride_c_9(latchup_hybride_c[9]),
	.latchup_hybride_c_8(latchup_hybride_c[8]),
	.enable_latchup_n_7(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[7]),
	.enable_latchup_n_6(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[6]),
	.enable_latchup_n_5(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[5]),
	.enable_latchup_n_4(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[4]),
	.enable_latchup_n_3(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[3]),
	.enable_latchup_n_2(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[2]),
	.enable_latchup_n_1(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[1]),
	.enable_latchup_n_0(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[0]),
	.enable_latchup_n_15(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[15]),
	.enable_latchup_n_14(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[14]),
	.enable_latchup_n_13(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[13]),
	.enable_latchup_n_12(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[12]),
	.enable_latchup_n_11(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[11]),
	.enable_latchup_n_10(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[10]),
	.enable_latchup_n_9(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[9]),
	.enable_latchup_n_8(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[8]),
	.testin_echelle_c(testin_echelle_c),
	.data_out_0(COMP_LADDER_FPGA_SC_CONFIG_a_5_d_e_data_out),
	.scan_out_17(COMP_ladder_fpga_SC_ETAT_REG_a_0_d_e_scan_out),
	.sc_serdes_ou_connec_c(sc_serdes_ou_connec_c),
	.clock40mhz_fpga_bad(clock40mhz_fpga_bad),
	.fpga_serdes_ou_connec_c(fpga_serdes_ou_connec_c),
	.clock40mhz_xtal_bad(clock40mhz_xtal_bad),
	.ladder_fpga_activeclock(ladder_fpga_activeclock),
	.data_out(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.pll_40MHz_switchover_locked(pll_40MHz_switchover_locked),
	.debug_present_n_c(debug_present_n_c),
	.crc_error(crc_error),
	.xtal_en_c(xtal_en_c),
	.holdin_echelle_c(holdin_echelle_c),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.spare_switch_c(spare_switch_c),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i)
);
// @35:878
  dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG COMP_ladder_fpga_SC_DEBUG_REG (
	.scan_out_19(COMP_ladder_fpga_SC_DEBUG_REG_a_0_d_e_scan_out),
	.scan_out_17(COMP_ladder_fpga_SC_BYPASS_REG_scan_out),
	.scan_out_2(COMP_ladder_fpga_SC_DEBUG_REG_a_19_d_e_scan_out),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i)
);
// @35:896
  dr_x_bits_init_24 COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE (
	.data_out_23(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_13_d_e_data_out),
	.data_out_22(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_1_d_e_data_out),
	.data_out_21(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_10_d_e_data_out),
	.data_out_20(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_14_d_e_data_out),
	.data_out_19(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_18_d_e_data_out),
	.data_out_18(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_15_d_e_data_out),
	.data_out_17(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_2_d_e_data_out),
	.data_out_16(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_22_d_e_data_out),
	.data_out_15(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_12_d_e_data_out),
	.data_out_14(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_9_d_e_data_out),
	.data_out_13(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_data_out),
	.scan_out_16(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_scan_out),
	.data_out_12(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_3_d_e_data_out),
	.data_out_11(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_4_d_e_data_out),
	.data_out_10(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_16_d_e_data_out),
	.data_out_9(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_20_d_e_data_out),
	.data_out_8(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_7_d_e_data_out),
	.data_out_7(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_19_d_e_data_out),
	.data_out_6(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_6_d_e_data_out),
	.data_out_5(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_17_d_e_data_out),
	.data_out_4(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_5_d_e_data_out),
	.data_out_3(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out),
	.data_out_2(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_21_d_e_data_out),
	.data_out_0(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_8_d_e_data_out),
	.reset_bar(COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar),
	.data_out(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_data_out),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.G_1861(G_1861),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.data_out_1(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_11_d_e_data_out_1)
);
// @35:923
  dr_x_bits_init_16 COMP_LADDER_FPGA_SC_CONFIG (
	.level_shifter_dac_load(level_shifter_dac_load),
	.data_out_5(COMP_LADDER_FPGA_SC_CONFIG_a_3_d_e_data_out),
	.data_out_4(COMP_LADDER_FPGA_SC_CONFIG_a_2_d_e_data_out),
	.data_out_3(COMP_LADDER_FPGA_SC_CONFIG_a_4_d_e_data_out),
	.data_out_2(COMP_LADDER_FPGA_SC_CONFIG_a_1_d_e_data_out),
	.data_out_1(COMP_LADDER_FPGA_SC_CONFIG_a_5_d_e_data_out),
	.data_out_0(COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_data_out),
	.scan_out_4(COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_scan_out),
	.data_out(COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.reset_bar(COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar),
	.G_1864(G_1864),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i)
);
// @35:940
  dr_x_bits_init_20 COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC (
	.data_out_20(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_16_d_e_data_out),
	.data_out_19(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_11_d_e_data_out),
	.data_out_4_8(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_11_d_e_data_out_4),
	.data_out_18(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_2_d_e_data_out),
	.data_out_4_7(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_2_d_e_data_out_4),
	.data_out_17(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out),
	.scan_out_18(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_scan_out),
	.data_out_4_6(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_4),
	.data_out_16(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_3_d_e_data_out),
	.data_out_15(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_9_d_e_data_out),
	.data_out_14(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_18_d_e_data_out),
	.data_out_13(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_6_d_e_data_out),
	.data_out_4_5(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_6_d_e_data_out_4),
	.data_out_12(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_13_d_e_data_out),
	.data_out_4_4(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_13_d_e_data_out_4),
	.data_out_11(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_4_d_e_data_out),
	.data_out_4_3(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_4_d_e_data_out_4),
	.data_out_10(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_8_d_e_data_out),
	.data_out_4_2(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_8_d_e_data_out_4),
	.data_out_9(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_14_d_e_data_out),
	.data_out_8(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_10_d_e_data_out),
	.data_out_7(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_15_d_e_data_out),
	.data_out_4_1(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_15_d_e_data_out_4),
	.data_out_6(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_1_d_e_data_out),
	.data_out_5(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_5_d_e_data_out),
	.data_out_3(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_7_d_e_data_out),
	.data_out_2(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_17_d_e_data_out),
	.data_out_4_0(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_17_d_e_data_out_4),
	.data_out_0(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_12_d_e_data_out),
	.reset_bar(COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar),
	.data_out(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_19_b_c_data_out),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.G_1867(G_1867),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.data_out_4(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_19_b_c_data_out_4),
	.data_out_1(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_1)
);
// @35:957
  mux_tdo COMP_ladder_fpga_SC_MUX_TDO (
	.scan_out_11(COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_scan_out),
	.scan_out_10(COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_scan_out),
	.scan_out_9(COMP_ladder_fpga_SC_DEBUG_REG_a_0_d_e_scan_out),
	.scan_out_8(COMP_ladder_fpga_SC_ETAT_ALIMS_a_0_d_e_scan_out),
	.scan_out_7(COMP_ladder_fpga_SC_VERSION_REG_a_0_d_e_scan_out),
	.scan_out_6(COMP_ladder_fpga_SC_TEMPERATURE_a_0_d_e_scan_out),
	.data_out_3(COM_LADDER_SC_INSTRUC_REG_a_3_d_e_data_out),
	.dr_scan_out_31(COMP_ladder_fpga_SC_MUX_TDO_dr_scan_out_31),
	.data_out_2(COM_LADDER_SC_INSTRUC_REG_a_2_d_e_data_out),
	.data_out_1_0(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out_1),
	.data_out_1(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out),
	.scan_out_5(allumage_hybride_a_0_d_e_scan_out),
	.scan_out_4(COMP_ladder_fpga_SC_IDENT_REG_a_0_d_e_scan_out),
	.scan_out_3(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_scan_out),
	.scan_out_2(COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_scan_out),
	.scan_out_1(COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_scan_out),
	.scan_out_0(COMP_ladder_fpga_SC_BYPASS_REG_scan_out),
	.data_out_0(COM_LADDER_SC_INSTRUC_REG_a_4_b_c_data_out),
	.data_out(COM_LADDER_SC_INSTRUC_REG_a_1_d_e_data_out),
	.scan_out(COMP_ladder_fpga_SC_ETAT_REG_a_0_d_e_scan_out)
);
// @35:999
  mux_2_1 COMP_ladder_fpga_SC_MUX_OUT (
	.dr_scan_out_31(COMP_ladder_fpga_SC_MUX_TDO_dr_scan_out_31),
	.shiftIR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftIR),
	.scan_out(COM_LADDER_SC_INSTRUC_REG_a_0_d_e_scan_out),
	.z_x(COMP_ladder_fpga_SC_MUX_OUT_z_x)
);
// @35:1014
  dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 allumage_hybride (
	.ff2_14(allumage_hybride_a_13_d_e_ff2),
	.ff2_13(allumage_hybride_a_3_d_e_ff2),
	.ff2_12(allumage_hybride_a_6_d_e_ff2),
	.ff2_11(allumage_hybride_a_9_d_e_ff2),
	.ff2_10(allumage_hybride_a_12_d_e_ff2),
	.ff2_9(allumage_hybride_a_10_d_e_ff2),
	.ff2_8(allumage_hybride_a_0_d_e_ff2),
	.scan_out_12(allumage_hybride_a_0_d_e_scan_out),
	.ff2_7(allumage_hybride_a_5_d_e_ff2),
	.ff2_6(allumage_hybride_a_8_d_e_ff2),
	.ff2_5(allumage_hybride_a_11_d_e_ff2),
	.ff2_4(allumage_hybride_a_1_d_e_ff2),
	.ff2_3(allumage_hybride_a_4_d_e_ff2),
	.ff2_2(allumage_hybride_a_7_d_e_ff2),
	.ff2_1(allumage_hybride_a_2_d_e_ff2),
	.ff2_0(allumage_hybride_a_14_d_e_ff2),
	.ff2(allumage_hybride_a_15_b_c_ff2),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.G_1870(G_1870),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i)
);
// @35:1032
  dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE COMP_ladder_fpga_SC_BYPASS_HYBRIDE (
	.data_out_14(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_6_d_e_data_out),
	.data_out_13(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_8_d_e_data_out),
	.data_out_12(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_14_d_e_data_out),
	.data_out_11(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_3_d_e_data_out),
	.data_out_10(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_2_d_e_data_out),
	.data_out_9(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_4_d_e_data_out),
	.data_out_8(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_9_d_e_data_out),
	.data_out_7(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_13_d_e_data_out),
	.data_out_6(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_11_d_e_data_out),
	.data_out_5(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_10_d_e_data_out),
	.data_out_4(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_1_d_e_data_out),
	.data_out_3(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_5_d_e_data_out),
	.data_out_2(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_data_out),
	.scan_out_4(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_scan_out),
	.data_out_1(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_12_d_e_data_out),
	.data_out_0(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_7_d_e_data_out),
	.data_out(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_15_b_c_data_out),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.reset_bar(COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar),
	.G_1873(G_1873),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i)
);
// @35:1049
  dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS COMP_ladder_fpga_SC_ETAT_ALIMS (
	.pilotage_n_14(comp_gestion_hybrides_v4_control_alim_gen_6_latch_n_pilotage_n),
	.pilotage_n_13(comp_gestion_hybrides_v4_control_alim_gen_8_latch_n_pilotage_n),
	.pilotage_n_12(comp_gestion_hybrides_v4_control_alim_gen_14_latch_n_pilotage_n),
	.pilotage_n_11(comp_gestion_hybrides_v4_control_alim_gen_3_latch_n_pilotage_n),
	.pilotage_n_10(comp_gestion_hybrides_v4_control_alim_gen_2_latch_n_pilotage_n),
	.pilotage_n_9(comp_gestion_hybrides_v4_control_alim_gen_4_latch_n_pilotage_n),
	.pilotage_n_8(comp_gestion_hybrides_v4_control_alim_gen_9_latch_n_pilotage_n),
	.pilotage_n_7(comp_gestion_hybrides_v4_control_alim_gen_13_latch_n_pilotage_n),
	.pilotage_n_6(comp_gestion_hybrides_v4_control_alim_gen_11_latch_n_pilotage_n),
	.pilotage_n_5(comp_gestion_hybrides_v4_control_alim_gen_10_latch_n_pilotage_n),
	.pilotage_n_4(comp_gestion_hybrides_v4_control_alim_gen_1_latch_n_pilotage_n),
	.pilotage_n_3(comp_gestion_hybrides_v4_control_alim_gen_5_latch_n_pilotage_n),
	.pilotage_n_2(comp_gestion_hybrides_v4_control_alim_gen_0_latch_n_pilotage_n),
	.scan_out_4(COMP_ladder_fpga_SC_ETAT_ALIMS_a_0_d_e_scan_out),
	.pilotage_n_1(comp_gestion_hybrides_v4_control_alim_gen_12_latch_n_pilotage_n),
	.pilotage_n_0(comp_gestion_hybrides_v4_control_alim_gen_7_latch_n_pilotage_n),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.pilotage_n(comp_gestion_hybrides_v4_control_alim_gen_15_latch_n_pilotage_n),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i)
);
// @35:1066
  dr_x_bits_2 COMP_ladder_fpga_SC_REF_LATCHUP (
	.data_out_0(COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_data_out),
	.scan_out_0(COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_scan_out),
	.data_out(COMP_ladder_fpga_SC_REF_LATCHUP_a_1_b_c_data_out),
	.ladder_fpga_sc_updateDR_configgen(ladder_fpga_sc_updateDR_configgen),
	.G_1876(G_1876),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i)
);
// @35:1083
  dr_x_bits_48 COMP_ladder_fpga_SC_TEMPERATURE (
	.temperature0_4(comp_mesure_temperature_temperature0[4]),
	.temperature0_7(comp_mesure_temperature_temperature0[7]),
	.temperature0_11(comp_mesure_temperature_temperature0[11]),
	.temperature0_3(comp_mesure_temperature_temperature0[3]),
	.temperature0_10(comp_mesure_temperature_temperature0[10]),
	.temperature0_9(comp_mesure_temperature_temperature0[9]),
	.temperature0_8(comp_mesure_temperature_temperature0[8]),
	.temperature0_0(comp_mesure_temperature_temperature0[0]),
	.temperature0_1(comp_mesure_temperature_temperature0[1]),
	.temperature0_5(comp_mesure_temperature_temperature0[5]),
	.temperature0_6(comp_mesure_temperature_temperature0[6]),
	.temperature0_2(comp_mesure_temperature_temperature0[2]),
	.temperature1_3(comp_mesure_temperature_temperature1[3]),
	.temperature1_5(comp_mesure_temperature_temperature1[5]),
	.temperature1_4(comp_mesure_temperature_temperature1[4]),
	.temperature1_8(comp_mesure_temperature_temperature1[8]),
	.temperature1_11(comp_mesure_temperature_temperature1[11]),
	.temperature1_10(comp_mesure_temperature_temperature1[10]),
	.temperature1_2(comp_mesure_temperature_temperature1[2]),
	.temperature1_0(comp_mesure_temperature_temperature1[0]),
	.temperature1_6(comp_mesure_temperature_temperature1[6]),
	.temperature1_7(comp_mesure_temperature_temperature1[7]),
	.temperature1_9(comp_mesure_temperature_temperature1[9]),
	.temperature1_1(comp_mesure_temperature_temperature1[1]),
	.temperature2_4(comp_mesure_temperature_temperature2[4]),
	.temperature2_5(comp_mesure_temperature_temperature2[5]),
	.temperature2_6(comp_mesure_temperature_temperature2[6]),
	.temperature2_7(comp_mesure_temperature_temperature2[7]),
	.temperature2_0(comp_mesure_temperature_temperature2[0]),
	.temperature2_11(comp_mesure_temperature_temperature2[11]),
	.temperature2_1(comp_mesure_temperature_temperature2[1]),
	.temperature2_9(comp_mesure_temperature_temperature2[9]),
	.temperature2_3(comp_mesure_temperature_temperature2[3]),
	.temperature2_8(comp_mesure_temperature_temperature2[8]),
	.temperature2_10(comp_mesure_temperature_temperature2[10]),
	.temperature2_2(comp_mesure_temperature_temperature2[2]),
	.temperature3_9(comp_mesure_temperature_temperature3[9]),
	.temperature3_10(comp_mesure_temperature_temperature3[10]),
	.temperature3_7(comp_mesure_temperature_temperature3[7]),
	.temperature3_5(comp_mesure_temperature_temperature3[5]),
	.temperature3_6(comp_mesure_temperature_temperature3[6]),
	.temperature3_1(comp_mesure_temperature_temperature3[1]),
	.temperature3_0(comp_mesure_temperature_temperature3[0]),
	.temperature3_2(comp_mesure_temperature_temperature3[2]),
	.temperature3_8(comp_mesure_temperature_temperature3[8]),
	.temperature3_3(comp_mesure_temperature_temperature3[3]),
	.temperature3_4(comp_mesure_temperature_temperature3[4]),
	.temperature3_11(comp_mesure_temperature_temperature3[11]),
	.scan_out_24(COMP_ladder_fpga_SC_TEMPERATURE_a_0_d_e_scan_out),
	.ladder_fpga_sc_tdi_c(ladder_fpga_sc_tdi_c),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.etat_present_ret_0(COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0),
	.shiftDR(COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i)
);
// @35:1118
  gestion_hybrides_v4 comp_gestion_hybrides_v4 (
	.ladder_fpga_event_controller_state_0(ladder_fpga_event_controller_state_ip[3]),
	.latchup_hybride_c_0(latchup_hybride_c[0]),
	.latchup_hybride_c_1(latchup_hybride_c[1]),
	.latchup_hybride_c_2(latchup_hybride_c[2]),
	.latchup_hybride_c_3(latchup_hybride_c[3]),
	.latchup_hybride_c_4(latchup_hybride_c[4]),
	.latchup_hybride_c_5(latchup_hybride_c[5]),
	.latchup_hybride_c_6(latchup_hybride_c[6]),
	.latchup_hybride_c_7(latchup_hybride_c[7]),
	.latchup_hybride_c_8(latchup_hybride_c[8]),
	.latchup_hybride_c_9(latchup_hybride_c[9]),
	.latchup_hybride_c_10(latchup_hybride_c[10]),
	.latchup_hybride_c_11(latchup_hybride_c[11]),
	.latchup_hybride_c_12(latchup_hybride_c[12]),
	.latchup_hybride_c_13(latchup_hybride_c[13]),
	.latchup_hybride_c_14(latchup_hybride_c[14]),
	.latchup_hybride_c_15(latchup_hybride_c[15]),
	.enable_latchup_n_15(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[15]),
	.enable_latchup_n_14(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[14]),
	.enable_latchup_n_13(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[13]),
	.enable_latchup_n_12(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[12]),
	.enable_latchup_n_11(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[11]),
	.enable_latchup_n_10(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[10]),
	.enable_latchup_n_9(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[9]),
	.enable_latchup_n_8(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[8]),
	.enable_latchup_n_7(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[7]),
	.enable_latchup_n_6(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[6]),
	.enable_latchup_n_5(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[5]),
	.enable_latchup_n_4(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[4]),
	.enable_latchup_n_3(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[3]),
	.enable_latchup_n_2(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[2]),
	.enable_latchup_n_1(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[1]),
	.enable_latchup_n_0(comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[0]),
	.sc_tdo_hybride_c_6(sc_tdo_hybride_c[6]),
	.sc_tdo_hybride_c_2(sc_tdo_hybride_c[2]),
	.sc_tdo_hybride_c_14(sc_tdo_hybride_c[14]),
	.sc_tdo_hybride_c_12(sc_tdo_hybride_c[12]),
	.sc_tdo_hybride_c_5(sc_tdo_hybride_c[5]),
	.sc_tdo_hybride_c_7(sc_tdo_hybride_c[7]),
	.sc_tdo_hybride_c_3(sc_tdo_hybride_c[3]),
	.sc_tdo_hybride_c_1(sc_tdo_hybride_c[1]),
	.sc_tdo_hybride_c_4(sc_tdo_hybride_c[4]),
	.sc_tdo_hybride_c_0(sc_tdo_hybride_c[0]),
	.sc_tdo_hybride_c_15(sc_tdo_hybride_c[15]),
	.sc_tdo_hybride_c_11(sc_tdo_hybride_c[11]),
	.sc_tdo_hybride_c_10(sc_tdo_hybride_c[10]),
	.sc_tdo_hybride_c_8(sc_tdo_hybride_c[8]),
	.sc_tdo_hybride_c_9(sc_tdo_hybride_c[9]),
	.sc_tdo_hybride_c_13(sc_tdo_hybride_c[13]),
	.tokenin_hyb_14(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_tokenin_hyb),
	.sc_tdi_hyb_14(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tdi_hyb),
	.data_out_19(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_6_d_e_data_out),
	.sc_tms_hyb_x_11(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tms_hyb_x),
	.sc_tck_hyb_x_11(comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tck_hyb_x),
	.tokenin_hyb_13(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_tokenin_hyb),
	.data_out_18(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_2_d_e_data_out),
	.sc_tdi_hyb_13(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tdi_hyb),
	.sc_tck_hyb_x_10(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tck_hyb_x),
	.sc_tms_hyb_x_10(comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tms_hyb_x),
	.tokenin_hyb_12(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_tokenin_hyb),
	.sc_tdi_hyb_12(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tdi_hyb),
	.data_out_17(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_14_d_e_data_out),
	.sc_tms_hyb_x_9(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tms_hyb_x),
	.sc_tck_hyb_x_9(comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tck_hyb_x),
	.tokenin_hyb_11(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_tokenin_hyb),
	.data_out_16(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_12_d_e_data_out),
	.sc_tdi_hyb_11(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tdi_hyb),
	.sc_tck_hyb_x_8(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tck_hyb_x),
	.sc_tms_hyb_x_8(comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tms_hyb_x),
	.tokenin_hyb_10(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_tokenin_hyb),
	.sc_tms_hyb_1(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tms_hyb),
	.sc_tck_hyb_1(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tck_hyb),
	.data_out_15(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_9_d_e_data_out),
	.sc_tdi_hyb_10(comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tdi_hyb),
	.tokenin_hyb_9(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_tokenin_hyb),
	.data_out_14(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_5_d_e_data_out),
	.sc_tdi_hyb_9(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tdi_hyb),
	.sc_tck_hyb_x_7(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tck_hyb_x),
	.sc_tms_hyb_x_7(comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tms_hyb_x),
	.tokenin_hyb_8(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_tokenin_hyb),
	.data_out_13(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_7_d_e_data_out),
	.sc_tdi_hyb_8(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tdi_hyb),
	.sc_tms_hyb_x_6(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tms_hyb_x),
	.sc_tck_hyb_x_6(comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tck_hyb_x),
	.tokenin_hyb_7(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_tokenin_hyb),
	.sc_tdi_hyb_7(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tdi_hyb),
	.data_out_12(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_3_d_e_data_out),
	.sc_tms_hyb_x_5(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tms_hyb_x),
	.sc_tck_hyb_x_5(comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tck_hyb_x),
	.tokenin_hyb_6(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_tokenin_hyb),
	.data_out_11(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_1_d_e_data_out),
	.sc_tdi_hyb_6(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tdi_hyb),
	.sc_tck_hyb_x_4(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tck_hyb_x),
	.sc_tms_hyb_x_4(comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tms_hyb_x),
	.tokenin_hyb_5(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_tokenin_hyb),
	.data_out_10(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_13_d_e_data_out),
	.sc_tms_hyb_0(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tms_hyb),
	.sc_tck_hyb_0(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tck_hyb),
	.sc_tdi_hyb_5(comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tdi_hyb),
	.tokenin_hyb_4(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_tokenin_hyb),
	.sc_tdi_hyb_4(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tdi_hyb),
	.data_out_9(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_4_d_e_data_out),
	.sc_tms_hyb_x_3(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tms_hyb_x),
	.sc_tck_hyb_x_3(comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tck_hyb_x),
	.tokenin_hyb_3(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_tokenin_hyb),
	.sc_tdi_hyb_3(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tdi_hyb),
	.data_out_8(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_data_out),
	.sc_tck_hyb_x_2(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tck_hyb_x),
	.sc_tms_hyb_x_2(comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tms_hyb_x),
	.tokenin_hyb_2(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_tokenin_hyb),
	.sc_tdi_hyb_2(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tdi_hyb),
	.data_out_7(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_15_b_c_data_out),
	.sc_tms_hyb_x_1(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tms_hyb_x),
	.sc_tck_hyb_x_1(comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tck_hyb_x),
	.tokenin_hyb_1(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_tokenin_hyb),
	.data_out_6(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_11_d_e_data_out),
	.sc_tdi_hyb_1(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tdi_hyb),
	.sc_tck_hyb_x_0(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tck_hyb_x),
	.sc_tms_hyb_x_0(comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tms_hyb_x),
	.tokenin_hyb_0(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_tokenin_hyb),
	.data_out_5(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_10_d_e_data_out),
	.sc_tms_hyb(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tms_hyb),
	.sc_tck_hyb(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tck_hyb),
	.sc_tdi_hyb_0(comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tdi_hyb),
	.tokenin_hyb(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_tokenin_hyb),
	.data_out_4(COMP_LADDER_FPGA_SC_CONFIG_a_4_d_e_data_out),
	.sc_tdi_hyb(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tdi_hyb),
	.data_out_3(COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_8_d_e_data_out),
	.sc_tms_hyb_x(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tms_hyb_x),
	.ladder_fpga_sc_tms_c(ladder_fpga_sc_tms_c),
	.sc_tck_hyb_x(comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tck_hyb_x),
	.G_1907(G_1907),
	.ff2_14(allumage_hybride_a_0_d_e_ff2),
	.ladder_fpga_sc_tck_c_i(ladder_fpga_sc_tck_c_i),
	.ff2_13(allumage_hybride_a_1_d_e_ff2),
	.ff2_12(allumage_hybride_a_2_d_e_ff2),
	.ff2_11(allumage_hybride_a_3_d_e_ff2),
	.ff2_10(allumage_hybride_a_4_d_e_ff2),
	.ff2_9(allumage_hybride_a_5_d_e_ff2),
	.ff2_8(allumage_hybride_a_6_d_e_ff2),
	.ff2_7(allumage_hybride_a_7_d_e_ff2),
	.ff2_6(allumage_hybride_a_8_d_e_ff2),
	.ff2_5(allumage_hybride_a_9_d_e_ff2),
	.ff2_4(allumage_hybride_a_10_d_e_ff2),
	.ff2_3(allumage_hybride_a_11_d_e_ff2),
	.ff2_2(allumage_hybride_a_12_d_e_ff2),
	.ff2_1(allumage_hybride_a_13_d_e_ff2),
	.ff2_0(allumage_hybride_a_14_d_e_ff2),
	.ff2(allumage_hybride_a_15_b_c_ff2),
	.pilotage_n_14(comp_gestion_hybrides_v4_control_alim_gen_15_latch_n_pilotage_n),
	.ladder_fpga_sc_tck_c(ladder_fpga_sc_tck_c),
	.pilotage_n_13(comp_gestion_hybrides_v4_control_alim_gen_14_latch_n_pilotage_n),
	.pilotage_n_12(comp_gestion_hybrides_v4_control_alim_gen_13_latch_n_pilotage_n),
	.pilotage_n_11(comp_gestion_hybrides_v4_control_alim_gen_12_latch_n_pilotage_n),
	.pilotage_n_10(comp_gestion_hybrides_v4_control_alim_gen_11_latch_n_pilotage_n),
	.pilotage_n_9(comp_gestion_hybrides_v4_control_alim_gen_10_latch_n_pilotage_n),
	.pilotage_n_8(comp_gestion_hybrides_v4_control_alim_gen_9_latch_n_pilotage_n),
	.pilotage_n_7(comp_gestion_hybrides_v4_control_alim_gen_8_latch_n_pilotage_n),
	.pilotage_n_6(comp_gestion_hybrides_v4_control_alim_gen_7_latch_n_pilotage_n),
	.pilotage_n_5(comp_gestion_hybrides_v4_control_alim_gen_6_latch_n_pilotage_n),
	.pilotage_n_4(comp_gestion_hybrides_v4_control_alim_gen_5_latch_n_pilotage_n),
	.pilotage_n_3(comp_gestion_hybrides_v4_control_alim_gen_4_latch_n_pilotage_n),
	.pilotage_n_2(comp_gestion_hybrides_v4_control_alim_gen_3_latch_n_pilotage_n),
	.pilotage_n_1(comp_gestion_hybrides_v4_control_alim_gen_2_latch_n_pilotage_n),
	.pilotage_n_0(comp_gestion_hybrides_v4_control_alim_gen_1_latch_n_pilotage_n),
	.pilotage_n(comp_gestion_hybrides_v4_control_alim_gen_0_latch_n_pilotage_n),
	.data_out_2(COMP_LADDER_FPGA_SC_CONFIG_a_1_d_e_data_out),
	.tdo_echelle_15(comp_gestion_hybrides_v4_tdo_echelle_15),
	.data_out_1(COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_data_out),
	.data_out_0(COMP_LADDER_FPGA_SC_CONFIG_a_3_d_e_data_out),
	.z_x(COMP_ladder_fpga_SC_MUX_OUT_z_x),
	.data_out(COMP_LADDER_FPGA_SC_CONFIG_a_2_d_e_data_out)
);
// @35:1150
  shiftreg GEN_ADC_RESULTS_9_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[9]),
	.adc_results_9_9(adc_results_9[9]),
	.adc_results_9_8(adc_results_9[8]),
	.adc_results_9_7(adc_results_9[7]),
	.adc_results_9_6(adc_results_9[6]),
	.adc_results_9_5(adc_results_9[5]),
	.adc_results_9_4(adc_results_9[4]),
	.adc_results_9_3(adc_results_9[3]),
	.adc_results_9_2(adc_results_9[2]),
	.adc_results_9_1(adc_results_9[1]),
	.adc_results_9_0(adc_results_9[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_1 GEN_ADC_RESULTS_2_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[2]),
	.adc_results_2_9(adc_results_2[9]),
	.adc_results_2_8(adc_results_2[8]),
	.adc_results_2_7(adc_results_2[7]),
	.adc_results_2_6(adc_results_2[6]),
	.adc_results_2_5(adc_results_2[5]),
	.adc_results_2_4(adc_results_2[4]),
	.adc_results_2_3(adc_results_2[3]),
	.adc_results_2_2(adc_results_2[2]),
	.adc_results_2_1(adc_results_2[1]),
	.adc_results_2_0(adc_results_2[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_2 GEN_ADC_RESULTS_10_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[10]),
	.adc_results_10_9(adc_results_10[9]),
	.adc_results_10_8(adc_results_10[8]),
	.adc_results_10_7(adc_results_10[7]),
	.adc_results_10_6(adc_results_10[6]),
	.adc_results_10_5(adc_results_10[5]),
	.adc_results_10_4(adc_results_10[4]),
	.adc_results_10_3(adc_results_10[3]),
	.adc_results_10_2(adc_results_10[2]),
	.adc_results_10_1(adc_results_10[1]),
	.adc_results_10_0(adc_results_10[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_3 GEN_ADC_RESULTS_3_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[3]),
	.adc_results_3_9(adc_results_3[9]),
	.adc_results_3_8(adc_results_3[8]),
	.adc_results_3_7(adc_results_3[7]),
	.adc_results_3_6(adc_results_3[6]),
	.adc_results_3_5(adc_results_3[5]),
	.adc_results_3_4(adc_results_3[4]),
	.adc_results_3_3(adc_results_3[3]),
	.adc_results_3_2(adc_results_3[2]),
	.adc_results_3_1(adc_results_3[1]),
	.adc_results_3_0(adc_results_3[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_4 GEN_ADC_RESULTS_7_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[7]),
	.adc_results_7_9(adc_results_7[9]),
	.adc_results_7_8(adc_results_7[8]),
	.adc_results_7_7(adc_results_7[7]),
	.adc_results_7_6(adc_results_7[6]),
	.adc_results_7_5(adc_results_7[5]),
	.adc_results_7_4(adc_results_7[4]),
	.adc_results_7_3(adc_results_7[3]),
	.adc_results_7_2(adc_results_7[2]),
	.adc_results_7_1(adc_results_7[1]),
	.adc_results_7_0(adc_results_7[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_5 GEN_ADC_RESULTS_0_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[0]),
	.adc_results_0_9(adc_results_0[9]),
	.adc_results_0_8(adc_results_0[8]),
	.adc_results_0_7(adc_results_0[7]),
	.adc_results_0_6(adc_results_0[6]),
	.adc_results_0_5(adc_results_0[5]),
	.adc_results_0_4(adc_results_0[4]),
	.adc_results_0_3(adc_results_0[3]),
	.adc_results_0_2(adc_results_0[2]),
	.adc_results_0_1(adc_results_0[1]),
	.adc_results_0_0(adc_results_0[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_6 GEN_ADC_RESULTS_8_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[8]),
	.adc_results_8_9(adc_results_8[9]),
	.adc_results_8_8(adc_results_8[8]),
	.adc_results_8_7(adc_results_8[7]),
	.adc_results_8_6(adc_results_8[6]),
	.adc_results_8_5(adc_results_8[5]),
	.adc_results_8_4(adc_results_8[4]),
	.adc_results_8_3(adc_results_8[3]),
	.adc_results_8_2(adc_results_8[2]),
	.adc_results_8_1(adc_results_8[1]),
	.adc_results_8_0(adc_results_8[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_7 GEN_ADC_RESULTS_1_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[1]),
	.adc_results_1_9(adc_results_1[9]),
	.adc_results_1_8(adc_results_1[8]),
	.adc_results_1_7(adc_results_1[7]),
	.adc_results_1_6(adc_results_1[6]),
	.adc_results_1_5(adc_results_1[5]),
	.adc_results_1_4(adc_results_1[4]),
	.adc_results_1_3(adc_results_1[3]),
	.adc_results_1_2(adc_results_1[2]),
	.adc_results_1_1(adc_results_1[1]),
	.adc_results_1_0(adc_results_1[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_8 GEN_ADC_RESULTS_12_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[12]),
	.adc_results_12_9(adc_results_12[9]),
	.adc_results_12_8(adc_results_12[8]),
	.adc_results_12_7(adc_results_12[7]),
	.adc_results_12_6(adc_results_12[6]),
	.adc_results_12_5(adc_results_12[5]),
	.adc_results_12_4(adc_results_12[4]),
	.adc_results_12_3(adc_results_12[3]),
	.adc_results_12_2(adc_results_12[2]),
	.adc_results_12_1(adc_results_12[1]),
	.adc_results_12_0(adc_results_12[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_9 GEN_ADC_RESULTS_5_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[5]),
	.adc_results_5_9(adc_results_5[9]),
	.adc_results_5_8(adc_results_5[8]),
	.adc_results_5_7(adc_results_5[7]),
	.adc_results_5_6(adc_results_5[6]),
	.adc_results_5_5(adc_results_5[5]),
	.adc_results_5_4(adc_results_5[4]),
	.adc_results_5_3(adc_results_5[3]),
	.adc_results_5_2(adc_results_5[2]),
	.adc_results_5_1(adc_results_5[1]),
	.adc_results_5_0(adc_results_5[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_10 GEN_ADC_RESULTS_11_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[11]),
	.adc_results_11_9(adc_results_11[9]),
	.adc_results_11_8(adc_results_11[8]),
	.adc_results_11_7(adc_results_11[7]),
	.adc_results_11_6(adc_results_11[6]),
	.adc_results_11_5(adc_results_11[5]),
	.adc_results_11_4(adc_results_11[4]),
	.adc_results_11_3(adc_results_11[3]),
	.adc_results_11_2(adc_results_11[2]),
	.adc_results_11_1(adc_results_11[1]),
	.adc_results_11_0(adc_results_11[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_11 GEN_ADC_RESULTS_4_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[4]),
	.adc_results_4_9(adc_results_4[9]),
	.adc_results_4_8(adc_results_4[8]),
	.adc_results_4_7(adc_results_4[7]),
	.adc_results_4_6(adc_results_4[6]),
	.adc_results_4_5(adc_results_4[5]),
	.adc_results_4_4(adc_results_4[4]),
	.adc_results_4_3(adc_results_4[3]),
	.adc_results_4_2(adc_results_4[2]),
	.adc_results_4_1(adc_results_4[1]),
	.adc_results_4_0(adc_results_4[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_12 GEN_ADC_RESULTS_13_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[13]),
	.adc_results_13_9(adc_results_13[9]),
	.adc_results_13_8(adc_results_13[8]),
	.adc_results_13_7(adc_results_13[7]),
	.adc_results_13_6(adc_results_13[6]),
	.adc_results_13_5(adc_results_13[5]),
	.adc_results_13_4(adc_results_13[4]),
	.adc_results_13_3(adc_results_13[3]),
	.adc_results_13_2(adc_results_13[2]),
	.adc_results_13_1(adc_results_13[1]),
	.adc_results_13_0(adc_results_13[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_13 GEN_ADC_RESULTS_6_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[6]),
	.adc_results_6_9(adc_results_6[9]),
	.adc_results_6_8(adc_results_6[8]),
	.adc_results_6_7(adc_results_6[7]),
	.adc_results_6_6(adc_results_6[6]),
	.adc_results_6_5(adc_results_6[5]),
	.adc_results_6_4(adc_results_6[4]),
	.adc_results_6_3(adc_results_6[3]),
	.adc_results_6_2(adc_results_6[2]),
	.adc_results_6_1(adc_results_6[1]),
	.adc_results_6_0(adc_results_6[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_14 GEN_ADC_RESULTS_15_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[15]),
	.adc_results_15_9(adc_results_15[9]),
	.adc_results_15_8(adc_results_15[8]),
	.adc_results_15_7(adc_results_15[7]),
	.adc_results_15_6(adc_results_15[6]),
	.adc_results_15_5(adc_results_15[5]),
	.adc_results_15_4(adc_results_15[4]),
	.adc_results_15_3(adc_results_15[3]),
	.adc_results_15_2(adc_results_15[2]),
	.adc_results_15_1(adc_results_15[1]),
	.adc_results_15_0(adc_results_15[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1150
  shiftreg_15 GEN_ADC_RESULTS_14_shift_adc_i (
	.data_serial_m_x_0(data_serial_m_x[14]),
	.adc_results_14_9(adc_results_14[9]),
	.adc_results_14_8(adc_results_14[8]),
	.adc_results_14_7(adc_results_14[7]),
	.adc_results_14_6(adc_results_14[6]),
	.adc_results_14_5(adc_results_14[5]),
	.adc_results_14_4(adc_results_14[4]),
	.adc_results_14_3(adc_results_14[3]),
	.adc_results_14_2(adc_results_14[2]),
	.adc_results_14_1(adc_results_14[1]),
	.adc_results_14_0(adc_results_14[0]),
	.ladder_fpga_usb_wr(ladder_fpga_usb_wr),
	.shiftreg_clr_i_RNI0NH1(shiftreg_clr_i_RNI0NH1),
	.clock80mhz_adc(clock80mhz_adc)
);
// @35:1420
  mega_func_fifo21x32_cycloneIII comp_mega_func_fifo21x32_cycloneIII (
	.ladder_fpga_fifo21_input_20(ladder_fpga_fifo21_input[20]),
	.ladder_fpga_fifo21_input_19(ladder_fpga_fifo21_input[19]),
	.ladder_fpga_fifo21_input_18(ladder_fpga_fifo21_input[18]),
	.ladder_fpga_fifo21_input_17(ladder_fpga_fifo21_input[17]),
	.ladder_fpga_fifo21_input_16(ladder_fpga_fifo21_input[16]),
	.ladder_fpga_fifo21_input_15(ladder_fpga_fifo21_input[15]),
	.ladder_fpga_fifo21_input_14(ladder_fpga_fifo21_input[14]),
	.ladder_fpga_fifo21_input_13(ladder_fpga_fifo21_input[13]),
	.ladder_fpga_fifo21_input_12(ladder_fpga_fifo21_input[12]),
	.ladder_fpga_fifo21_input_11(ladder_fpga_fifo21_input[11]),
	.ladder_fpga_fifo21_input_10(ladder_fpga_fifo21_input[10]),
	.ladder_fpga_fifo21_input_9(ladder_fpga_fifo21_input[9]),
	.ladder_fpga_fifo21_input_8(ladder_fpga_fifo21_input[8]),
	.ladder_fpga_fifo21_input_7(ladder_fpga_fifo21_input[7]),
	.ladder_fpga_fifo21_input_6(ladder_fpga_fifo21_input[6]),
	.ladder_fpga_fifo21_input_5(ladder_fpga_fifo21_input[5]),
	.ladder_fpga_fifo21_input_4(ladder_fpga_fifo21_input[4]),
	.ladder_fpga_fifo21_input_3(ladder_fpga_fifo21_input[3]),
	.ladder_fpga_fifo21_input_2(ladder_fpga_fifo21_input[2]),
	.ladder_fpga_fifo21_input_1(ladder_fpga_fifo21_input[1]),
	.ladder_fpga_fifo21_input_0(ladder_fpga_fifo21_input[0]),
	.ladder_fpga_packer_dataout_20(ladder_fpga_packer_dataout[20]),
	.ladder_fpga_packer_dataout_19(ladder_fpga_packer_dataout[19]),
	.ladder_fpga_packer_dataout_18(ladder_fpga_packer_dataout[18]),
	.ladder_fpga_packer_dataout_17(ladder_fpga_packer_dataout[17]),
	.ladder_fpga_packer_dataout_16(ladder_fpga_packer_dataout[16]),
	.ladder_fpga_packer_dataout_15(ladder_fpga_packer_dataout[15]),
	.ladder_fpga_packer_dataout_14(ladder_fpga_packer_dataout[14]),
	.ladder_fpga_packer_dataout_13(ladder_fpga_packer_dataout[13]),
	.ladder_fpga_packer_dataout_12(ladder_fpga_packer_dataout[12]),
	.ladder_fpga_packer_dataout_11(ladder_fpga_packer_dataout[11]),
	.ladder_fpga_packer_dataout_10(ladder_fpga_packer_dataout[10]),
	.ladder_fpga_packer_dataout_9(ladder_fpga_packer_dataout[9]),
	.ladder_fpga_packer_dataout_8(ladder_fpga_packer_dataout[8]),
	.ladder_fpga_packer_dataout_7(ladder_fpga_packer_dataout[7]),
	.ladder_fpga_packer_dataout_6(ladder_fpga_packer_dataout[6]),
	.ladder_fpga_packer_dataout_5(ladder_fpga_packer_dataout[5]),
	.ladder_fpga_packer_dataout_4(ladder_fpga_packer_dataout[4]),
	.ladder_fpga_packer_dataout_3(ladder_fpga_packer_dataout[3]),
	.ladder_fpga_packer_dataout_2(ladder_fpga_packer_dataout[2]),
	.ladder_fpga_packer_dataout_1(ladder_fpga_packer_dataout[1]),
	.ladder_fpga_packer_dataout_0(ladder_fpga_packer_dataout[0]),
	.ladder_fpga_fifo21_wr(ladder_fpga_fifo21_wr),
	.ladder_fpga_clock40MHz(ladder_fpga_clock40MHz),
	.reset_n_in_RNIGR9(reset_n_in_RNIGR9),
	.ladder_fpga_fifo21_rd_iv_i_m4(ladder_fpga_fifo21_rd_iv_i_m4),
	.clock80mhz_adc(clock80mhz_adc),
	.ladder_fpga_fifo21_empty(ladder_fpga_fifo21_empty),
	.dcfifo_component_RNI4RFA(dcfifo_component_RNI4RFA)
);
// @35:1464
  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb comp_mega_func_fifo8_to_usb (
	.ladder_fpga_fifo8_to_usb_input_7(ladder_fpga_fifo8_to_usb_input[7]),
	.ladder_fpga_fifo8_to_usb_input_6(ladder_fpga_fifo8_to_usb_input[6]),
	.ladder_fpga_fifo8_to_usb_input_5(ladder_fpga_fifo8_to_usb_input[5]),
	.ladder_fpga_fifo8_to_usb_input_4(ladder_fpga_fifo8_to_usb_input[4]),
	.ladder_fpga_fifo8_to_usb_input_3(ladder_fpga_fifo8_to_usb_input[3]),
	.ladder_fpga_fifo8_to_usb_input_2(ladder_fpga_fifo8_to_usb_input[2]),
	.ladder_fpga_fifo8_to_usb_input_1(ladder_fpga_fifo8_to_usb_input[1]),
	.ladder_fpga_fifo8_to_usb_input_0(ladder_fpga_fifo8_to_usb_input[0]),
	.usb_tx_data_7(usb_tx_data[7]),
	.usb_tx_data_6(usb_tx_data[6]),
	.usb_tx_data_5(usb_tx_data[5]),
	.usb_tx_data_4(usb_tx_data[4]),
	.usb_tx_data_3(usb_tx_data[3]),
	.usb_tx_data_2(usb_tx_data[2]),
	.usb_tx_data_1(usb_tx_data[1]),
	.usb_tx_data_0(usb_tx_data[0]),
	.ladder_fpga_fifo8_to_usb_wr(ladder_fpga_fifo8_to_usb_wr),
	.ladder_fpga_clock1MHz(ladder_fpga_clock1MHz),
	.reset_n_in_RNIGR9(reset_n_in_RNIGR9),
	.usb_write_n_in_i(usb_write_n_in_i),
	.ladder_fpga_fifo8_to_usb_empty(ladder_fpga_fifo8_to_usb_empty),
	.ladder_fpga_clock40MHz(ladder_fpga_clock40MHz)
);
// @35:1484
  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb comp_mega_func_fifo8_from_usb (
	.usb_data_7(usb_data[7]),
	.usb_data_6(usb_data[6]),
	.usb_data_5(usb_data[5]),
	.usb_data_4(usb_data[4]),
	.usb_data_3(usb_data[3]),
	.usb_data_2(usb_data[2]),
	.usb_data_1(usb_data[1]),
	.usb_data_0(usb_data[0]),
	.ladder_fpga_fifo8_from_usb_output_7(ladder_fpga_fifo8_from_usb_output[7]),
	.ladder_fpga_fifo8_from_usb_output_6(ladder_fpga_fifo8_from_usb_output[6]),
	.ladder_fpga_fifo8_from_usb_output_4(ladder_fpga_fifo8_from_usb_output[4]),
	.ladder_fpga_fifo8_from_usb_output_3(ladder_fpga_fifo8_from_usb_output[3]),
	.ladder_fpga_fifo8_from_usb_output_2(ladder_fpga_fifo8_from_usb_output[2]),
	.ladder_fpga_fifo8_from_usb_output_1(ladder_fpga_fifo8_from_usb_output[1]),
	.ladder_fpga_fifo8_from_usb_output_0(ladder_fpga_fifo8_from_usb_output[0]),
	.usb_read_n_in_i(usb_read_n_in_i),
	.ladder_fpga_clock40MHz(ladder_fpga_clock40MHz),
	.ladder_fpga_fifo8_from_usb_full(ladder_fpga_fifo8_from_usb_full),
	.reset_n_in_RNIGR9(reset_n_in_RNIGR9),
	.ladder_fpga_fifo8_from_usb_rd(ladder_fpga_fifo8_from_usb_rd),
	.ladder_fpga_fifo8_from_usb_empty(ladder_fpga_fifo8_from_usb_empty),
	.ladder_fpga_clock1MHz(ladder_fpga_clock1MHz)
);
  mesure_temperature comp_mesure_temperature (
	.temperature0_0(comp_mesure_temperature_temperature0[0]),
	.temperature0_1(comp_mesure_temperature_temperature0[1]),
	.temperature0_2(comp_mesure_temperature_temperature0[2]),
	.temperature0_3(comp_mesure_temperature_temperature0[3]),
	.temperature0_4(comp_mesure_temperature_temperature0[4]),
	.temperature0_5(comp_mesure_temperature_temperature0[5]),
	.temperature0_6(comp_mesure_temperature_temperature0[6]),
	.temperature0_7(comp_mesure_temperature_temperature0[7]),
	.temperature0_8(comp_mesure_temperature_temperature0[8]),
	.temperature0_9(comp_mesure_temperature_temperature0[9]),
	.temperature0_10(comp_mesure_temperature_temperature0[10]),
	.temperature0_11(comp_mesure_temperature_temperature0[11]),
	.temperature1_0(comp_mesure_temperature_temperature1[0]),
	.temperature1_1(comp_mesure_temperature_temperature1[1]),
	.temperature1_2(comp_mesure_temperature_temperature1[2]),
	.temperature1_3(comp_mesure_temperature_temperature1[3]),
	.temperature1_4(comp_mesure_temperature_temperature1[4]),
	.temperature1_5(comp_mesure_temperature_temperature1[5]),
	.temperature1_6(comp_mesure_temperature_temperature1[6]),
	.temperature1_7(comp_mesure_temperature_temperature1[7]),
	.temperature1_8(comp_mesure_temperature_temperature1[8]),
	.temperature1_9(comp_mesure_temperature_temperature1[9]),
	.temperature1_10(comp_mesure_temperature_temperature1[10]),
	.temperature1_11(comp_mesure_temperature_temperature1[11]),
	.temperature2_0(comp_mesure_temperature_temperature2[0]),
	.temperature2_1(comp_mesure_temperature_temperature2[1]),
	.temperature2_2(comp_mesure_temperature_temperature2[2]),
	.temperature2_3(comp_mesure_temperature_temperature2[3]),
	.temperature2_4(comp_mesure_temperature_temperature2[4]),
	.temperature2_5(comp_mesure_temperature_temperature2[5]),
	.temperature2_6(comp_mesure_temperature_temperature2[6]),
	.temperature2_7(comp_mesure_temperature_temperature2[7]),
	.temperature2_8(comp_mesure_temperature_temperature2[8]),
	.temperature2_9(comp_mesure_temperature_temperature2[9]),
	.temperature2_10(comp_mesure_temperature_temperature2[10]),
	.temperature2_11(comp_mesure_temperature_temperature2[11]),
	.temperature3_0(comp_mesure_temperature_temperature3[0]),
	.temperature3_1(comp_mesure_temperature_temperature3[1]),
	.temperature3_2(comp_mesure_temperature_temperature3[2]),
	.temperature3_3(comp_mesure_temperature_temperature3[3]),
	.temperature3_4(comp_mesure_temperature_temperature3[4]),
	.temperature3_5(comp_mesure_temperature_temperature3[5]),
	.temperature3_6(comp_mesure_temperature_temperature3[6]),
	.temperature3_7(comp_mesure_temperature_temperature3[7]),
	.temperature3_8(comp_mesure_temperature_temperature3[8]),
	.temperature3_9(comp_mesure_temperature_temperature3[9]),
	.temperature3_10(comp_mesure_temperature_temperature3[10]),
	.temperature3_11(comp_mesure_temperature_temperature3[11]),
	.sc_trstb_hybride_c_0(G_1840),
	.temperature_out_e(comp_mesure_temperature_temperature_out_e),
	.temperature_c(temperature_c),
	.ladder_fpga_clock4MHz(ladder_fpga_clock4MHz)
);
  assign  n_adc_i[3] = ~ n_adc[3];
  assign  \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_i  = ~ \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i ;
  assign  ladder_fpga_fifo21_empty_i = ~ ladder_fpga_fifo21_empty;
  assign  un1_ladder_fpga_event_controller_state_2_i_s_0_i = ~ un1_ladder_fpga_event_controller_state_2_i_s_0;
  assign #(0)  ladder_fpga_adc_bit_count_cs_integer_i_i[3] = ~ ladder_fpga_adc_bit_count_cs_integer_i[3];
  assign #(0)  ladder_fpga_adc_bit_count_cs_integer_i_i[2] = ~ ladder_fpga_adc_bit_count_cs_integer_i[2];
  assign #(0)  ladder_fpga_adc_bit_count_cs_integer_i_i[1] = ~ ladder_fpga_adc_bit_count_cs_integer_i[1];
  assign #(0)  ladder_fpga_adc_bit_count_cs_integer_i_i[0] = ~ ladder_fpga_adc_bit_count_cs_integer_i[0];
  assign #(0)  usb_read_n_in_i_i = ~ usb_read_n_in_i;
  assign #(0)  ladder_fpga_rclk_echelle_i = ~ ladder_fpga_rclk_echelle;
  assign #(0)  holdin_echelle_c_i = ~ holdin_echelle_c;
  assign #(0)  test_16hybrides_x_i = ~ test_16hybrides_x;
  assign #(0)  level_shifter_dac_ld_cs_n_i_i = ~ level_shifter_dac_ld_cs_n_i;
  assign #(0)  ladder_fpga_adc_select_n_i_i = ~ ladder_fpga_adc_select_n_i;
endmodule /* ladder_fpga */

