static inline unsigned char F_1 ( struct V_1 * V_2 )\r\n{\r\nreturn ( F_2 ( V_2 -> V_3 . V_4 , 0x3cc ) ) ;\r\n}\r\nstatic Bool\r\nF_3 ( struct V_1 * V_2 , Bool V_5 )\r\n{\r\nvolatile T_1 T_2 * V_6 = V_2 -> V_3 . V_7 ;\r\nT_1 V_8 , V_9 ;\r\nBool V_10 ;\r\nif( V_5 ) V_6 += 0x800 ;\r\nV_8 = F_4 ( V_6 , 0x052C ) ;\r\nV_9 = F_4 ( V_6 , 0x0608 ) ;\r\nF_5 ( V_6 , 0x0608 , V_9 & ~ 0x00010000 ) ;\r\nF_5 ( V_6 , 0x052C , V_8 & 0x0000FEEE ) ;\r\nF_6 ( 1 ) ;\r\nF_5 ( V_6 , 0x052C , F_4 ( V_6 , 0x052C ) | 1 ) ;\r\nF_5 ( V_2 -> V_3 . V_7 , 0x0610 , 0x94050140 ) ;\r\nF_5 ( V_2 -> V_3 . V_7 , 0x0608 , 0x00001000 ) ;\r\nF_6 ( 1 ) ;\r\nV_10 = ( F_4 ( V_6 , 0x0608 ) & ( 1 << 28 ) ) ? TRUE : FALSE ;\r\nF_5 ( V_2 -> V_3 . V_7 , 0x0608 ,\r\nF_4 ( V_2 -> V_3 . V_7 , 0x0608 ) & 0x0000EFFF ) ;\r\nF_5 ( V_6 , 0x052C , V_8 ) ;\r\nF_5 ( V_6 , 0x0608 , V_9 ) ;\r\nreturn V_10 ;\r\n}\r\nstatic void\r\nF_7 ( struct V_1 * V_2 )\r\n{\r\nF_8 (KERN_INFO PFX\r\nL_1 ,\r\npar->SecondCRTC ? 1 : 0 ) ;\r\nif( V_2 -> V_11 != - 1 ) {\r\nF_8 (KERN_INFO PFX\r\nL_2 , par->forceCRTC) ;\r\nV_2 -> V_12 = V_2 -> V_11 ;\r\n}\r\n}\r\nstatic void\r\nF_9 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_13 == 1 ) {\r\nswitch( V_2 -> V_14 & 0xffff ) {\r\ncase 0x0174 :\r\ncase 0x0175 :\r\ncase 0x0176 :\r\ncase 0x0177 :\r\ncase 0x0179 :\r\ncase 0x017C :\r\ncase 0x017D :\r\ncase 0x0186 :\r\ncase 0x0187 :\r\ncase 0x0286 :\r\ncase 0x028C :\r\ncase 0x0316 :\r\ncase 0x0317 :\r\ncase 0x031A :\r\ncase 0x031B :\r\ncase 0x031C :\r\ncase 0x031D :\r\ncase 0x031E :\r\ncase 0x031F :\r\ncase 0x0324 :\r\ncase 0x0325 :\r\ncase 0x0328 :\r\ncase 0x0329 :\r\ncase 0x032C :\r\ncase 0x032D :\r\nV_2 -> V_12 = TRUE ;\r\nbreak;\r\ndefault:\r\nV_2 -> V_12 = FALSE ;\r\nbreak;\r\n}\r\n} else {\r\nif( F_3 ( V_2 , 0 ) ) {\r\nif ( F_4 ( V_2 -> V_3 . V_7 , 0x0000052C ) & 0x100 )\r\nV_2 -> V_12 = TRUE ;\r\nelse\r\nV_2 -> V_12 = FALSE ;\r\n} else\r\nif ( F_3 ( V_2 , 1 ) ) {\r\nif( F_4 ( V_2 -> V_3 . V_7 , 0x0000252C ) & 0x100 )\r\nV_2 -> V_12 = TRUE ;\r\nelse\r\nV_2 -> V_12 = FALSE ;\r\n} else\r\nV_2 -> V_12 = FALSE ;\r\n}\r\nF_7 ( V_2 ) ;\r\n}\r\nunsigned long F_10 ( struct V_1 * V_2 )\r\n{\r\nT_3 * V_15 = & V_2 -> V_3 ;\r\nunsigned long V_16 = 0 ;\r\nunsigned int V_17 = V_2 -> V_14 ;\r\nstruct V_18 * V_19 ;\r\nT_4 V_20 ;\r\nswitch ( V_15 -> V_21 ) {\r\ncase V_22 :\r\nif ( F_4 ( V_15 -> V_23 , 0x00000000 ) & 0x00000020 ) {\r\nif ( ( ( F_4 ( V_15 -> V_24 , 0x00000000 ) & 0xF0 ) == 0x20 )\r\n&& ( ( F_4 ( V_15 -> V_24 , 0x00000000 ) & 0x0F ) >= 0x02 ) ) {\r\nswitch ( F_4 ( V_15 -> V_23 , 0x00000000 ) & 0x03 ) {\r\ncase 2 :\r\nV_16 = 1024 * 4 ;\r\nbreak;\r\ncase 1 :\r\nV_16 = 1024 * 2 ;\r\nbreak;\r\ndefault:\r\nV_16 = 1024 * 8 ;\r\nbreak;\r\n}\r\n} else {\r\nV_16 = 1024 * 8 ;\r\n}\r\n} else {\r\nswitch ( F_4 ( V_15 -> V_23 , 0x00000000 ) & 0x00000003 ) {\r\ncase 0 :\r\nV_16 = 1024 * 8 ;\r\nbreak;\r\ncase 2 :\r\nV_16 = 1024 * 4 ;\r\nbreak;\r\ndefault:\r\nV_16 = 1024 * 2 ;\r\nbreak;\r\n}\r\n}\r\nbreak;\r\ncase V_25 :\r\nif ( F_4 ( V_15 -> V_23 , 0x00000000 ) & 0x00000100 ) {\r\nV_16 = ( ( F_4 ( V_15 -> V_23 , 0x00000000 ) >> 12 ) & 0x0F ) *\r\n1024 * 2 + 1024 * 2 ;\r\n} else {\r\nswitch ( F_4 ( V_15 -> V_23 , 0x00000000 ) & 0x00000003 ) {\r\ncase 0 :\r\nV_16 = 1024 * 32 ;\r\nbreak;\r\ncase 1 :\r\nV_16 = 1024 * 4 ;\r\nbreak;\r\ncase 2 :\r\nV_16 = 1024 * 8 ;\r\nbreak;\r\ncase 3 :\r\ndefault:\r\nV_16 = 1024 * 16 ;\r\nbreak;\r\n}\r\n}\r\nbreak;\r\ncase V_26 :\r\ncase V_27 :\r\ncase V_28 :\r\nif( V_17 == V_29 ) {\r\nV_19 = F_11 ( 0 , 1 ) ;\r\nF_12 ( V_19 , 0x7C , & V_20 ) ;\r\nF_13 ( V_19 ) ;\r\nV_16 = ( ( ( V_20 >> 6 ) & 31 ) + 1 ) * 1024 ;\r\n} else if ( V_17 == V_30 ) {\r\nV_19 = F_11 ( 0 , 1 ) ;\r\nF_12 ( V_19 , 0x84 , & V_20 ) ;\r\nF_13 ( V_19 ) ;\r\nV_16 = ( ( ( V_20 >> 4 ) & 127 ) + 1 ) * 1024 ;\r\n} else {\r\nswitch ( ( F_4 ( V_15 -> V_23 , 0x0000020C ) >> 20 ) &\r\n0x000000FF ) {\r\ncase 0x02 :\r\nV_16 = 1024 * 2 ;\r\nbreak;\r\ncase 0x04 :\r\nV_16 = 1024 * 4 ;\r\nbreak;\r\ncase 0x08 :\r\nV_16 = 1024 * 8 ;\r\nbreak;\r\ncase 0x10 :\r\nV_16 = 1024 * 16 ;\r\nbreak;\r\ncase 0x20 :\r\nV_16 = 1024 * 32 ;\r\nbreak;\r\ncase 0x40 :\r\nV_16 = 1024 * 64 ;\r\nbreak;\r\ncase 0x80 :\r\nV_16 = 1024 * 128 ;\r\nbreak;\r\ndefault:\r\nV_16 = 1024 * 16 ;\r\nbreak;\r\n}\r\n}\r\nbreak;\r\n}\r\nreturn V_16 ;\r\n}\r\nunsigned long F_14 ( struct V_1 * V_2 )\r\n{\r\nT_3 * V_15 = & V_2 -> V_3 ;\r\nunsigned long V_31 = 0 ;\r\nswitch ( V_15 -> V_21 ) {\r\ncase V_22 :\r\nif ( F_4 ( V_15 -> V_23 , 0x00000000 ) & 0x00000020 ) {\r\nif ( ( ( F_4 ( V_15 -> V_24 , 0x00000000 ) & 0xF0 ) == 0x20 )\r\n&& ( ( F_4 ( V_15 -> V_24 , 0x00000000 ) & 0x0F ) >= 0x02 ) ) {\r\nV_31 = 800000 ;\r\n} else {\r\nV_31 = 1000000 ;\r\n}\r\n} else {\r\nV_31 = 1000000 ;\r\n}\r\nbreak;\r\ncase V_25 :\r\ncase V_26 :\r\ncase V_27 :\r\ncase V_28 :\r\nswitch ( ( F_4 ( V_15 -> V_23 , 0x00000000 ) >> 3 ) & 0x00000003 ) {\r\ncase 3 :\r\nV_31 = 800000 ;\r\nbreak;\r\ndefault:\r\nV_31 = 1000000 ;\r\nbreak;\r\n}\r\nbreak;\r\n}\r\nreturn V_31 ;\r\n}\r\nvoid\r\nF_15 ( struct V_1 * V_2 )\r\n{\r\nV_2 -> V_3 . V_32 = 0 ;\r\nV_2 -> V_3 . V_7 =\r\n( volatile T_1 T_2 * ) ( V_2 -> V_33 + 0x00680000 ) ;\r\nV_2 -> V_3 . V_23 =\r\n( volatile T_1 T_2 * ) ( V_2 -> V_33 + 0x00100000 ) ;\r\nV_2 -> V_3 . V_34 =\r\n( volatile T_1 T_2 * ) ( V_2 -> V_33 + 0x00002000 ) ;\r\nV_2 -> V_3 . V_35 =\r\n( volatile T_1 T_2 * ) ( V_2 -> V_33 + 0x00400000 ) ;\r\nV_2 -> V_3 . V_36 =\r\n( volatile T_1 T_2 * ) ( V_2 -> V_33 + 0x00101000 ) ;\r\nV_2 -> V_3 . V_37 =\r\n( volatile T_1 T_2 * ) ( V_2 -> V_33 + 0x00009000 ) ;\r\nV_2 -> V_3 . V_24 =\r\n( volatile T_1 T_2 * ) ( V_2 -> V_33 + 0x00000000 ) ;\r\nV_2 -> V_3 . V_38 =\r\n( volatile T_1 T_2 * ) ( V_2 -> V_33 + 0x00800000 ) ;\r\nV_2 -> V_3 . V_39 = V_2 -> V_33 + 0x00601000 ;\r\nV_2 -> V_3 . V_40 = V_2 -> V_33 + 0x00681000 ;\r\nV_2 -> V_3 . V_4 = V_2 -> V_33 + 0x000C0000 ;\r\nV_2 -> V_3 . V_41 = ( F_1 ( V_2 ) & 0x01 ) ? 0x3D0 : 0x3B0 ;\r\nif ( V_2 -> V_13 == - 1 ) {\r\nswitch ( V_2 -> V_14 & 0xffff ) {\r\ncase 0x0112 :\r\ncase 0x0174 :\r\ncase 0x0175 :\r\ncase 0x0176 :\r\ncase 0x0177 :\r\ncase 0x0179 :\r\ncase 0x017C :\r\ncase 0x017D :\r\ncase 0x0186 :\r\ncase 0x0187 :\r\ncase 0x0286 :\r\ncase 0x028C :\r\ncase 0x0316 :\r\ncase 0x0317 :\r\ncase 0x031A :\r\ncase 0x031B :\r\ncase 0x031C :\r\ncase 0x031D :\r\ncase 0x031E :\r\ncase 0x031F :\r\ncase 0x0324 :\r\ncase 0x0325 :\r\ncase 0x0328 :\r\ncase 0x0329 :\r\ncase 0x032C :\r\ncase 0x032D :\r\nF_8 (KERN_INFO PFX\r\nL_3 ) ;\r\nV_2 -> V_13 = 1 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nswitch ( V_2 -> V_14 & 0x0ff0 ) {\r\ncase 0x0110 :\r\nif ( V_2 -> V_14 == V_42 )\r\nV_2 -> V_12 = TRUE ;\r\n#if F_16 ( V_43 )\r\nif ( V_2 -> V_13 == 1 )\r\nV_2 -> V_12 = TRUE ;\r\n#endif\r\nF_7 ( V_2 ) ;\r\nbreak;\r\ncase 0x0170 :\r\ncase 0x0180 :\r\ncase 0x01F0 :\r\ncase 0x0250 :\r\ncase 0x0280 :\r\ncase 0x0300 :\r\ncase 0x0310 :\r\ncase 0x0320 :\r\ncase 0x0330 :\r\ncase 0x0340 :\r\nF_9 ( V_2 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_2 -> V_12 ) {\r\nV_2 -> V_3 . V_44 = V_2 -> V_3 . V_39 + 0x2000 ;\r\nV_2 -> V_3 . V_45 = V_2 -> V_3 . V_46 + 0x800 ;\r\nV_2 -> V_3 . V_6 = V_2 -> V_3 . V_7 + 0x800 ;\r\nV_2 -> V_3 . V_47 = V_2 -> V_3 . V_40 + 0x2000 ;\r\n} else {\r\nV_2 -> V_3 . V_44 = V_2 -> V_3 . V_39 ;\r\nV_2 -> V_3 . V_45 = V_2 -> V_3 . V_46 ;\r\nV_2 -> V_3 . V_6 = V_2 -> V_3 . V_7 ;\r\nV_2 -> V_3 . V_47 = V_2 -> V_3 . V_40 ;\r\n}\r\nif ( V_2 -> V_13 == - 1 ) {\r\nV_2 -> V_13 = 0 ;\r\n}\r\nV_2 -> V_3 . V_48 = ( V_2 -> V_13 > 0 ) ? TRUE : FALSE ;\r\nF_17 ( & V_2 -> V_3 , V_2 -> V_14 ) ;\r\n}
