# SPI-Slave-with-Single-Port-RAM
Project Overview
The project consists of the following:-

Codes folder: which contain the following
ram.dat: which represents the memory for the testbench
run.do: do file to run simulation in QuestaSim or ModelSim
RTL folder:
SPI.v: design of SPI block
RAM.v: design of RAM block
instantiation.v: top module
run.tcl: tcl file to run design on Vivado and extract elaboration_shcematic.pdf, synthesized_shcematic.pdf, utilization report and report timing in addition to run elaboration, synthesis, implementation and generates bitstream file
