// Seed: 3976110056
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout tri0 id_2;
  input wire id_1;
  assign id_2 = 1'd0;
  wire id_6, id_7;
  integer [-1 : -1 'b0] id_8 = id_1;
  wire id_9;
  assign id_7 = ~id_4;
  logic id_10;
  ;
endmodule
module module_0 (
    output tri id_0,
    input  tri module_1,
    output wor id_2
);
  assign id_0 = id_1;
  tri0 id_4 = -1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
