// Seed: 1501785837
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_18;
  assign id_18[""] = id_9;
  assign id_14 = 1;
  wire id_19, id_20;
  wire id_21;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wand id_4,
    input uwire id_5,
    output wand id_6,
    output tri1 id_7,
    output tri id_8,
    input tri1 id_9,
    input wor id_10,
    input wor id_11,
    output wire id_12,
    output tri0 id_13,
    output tri id_14,
    input wand id_15,
    input wand id_16,
    output uwire id_17,
    input tri1 id_18,
    input tri0 id_19,
    input supply1 id_20
    , id_27,
    input tri id_21,
    output uwire id_22,
    input tri0 id_23,
    input supply0 id_24,
    input wand id_25
);
  wire id_28;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_27,
      id_27,
      id_27,
      id_28,
      id_28,
      id_28,
      id_28,
      id_27,
      id_27,
      id_27,
      id_28,
      id_27,
      id_28,
      id_27,
      id_28
  );
  always $display;
  wire id_29;
endmodule
