{"vcs1":{"timestamp_begin":1740047022.210302589, "rt":4.33, "ut":4.08, "st":0.19}}
{"vcselab":{"timestamp_begin":1740047026.623204215, "rt":0.26, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1740047026.945789968, "rt":0.24, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740047021.911636609}
{"VCS_COMP_START_TIME": 1740047021.911636609}
{"VCS_COMP_END_TIME": 1740047027.255719791}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287956}}
{"vcselab": {"peak_mem": 150356}}
