Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 10 15:15:47 2023
| Host         : ECE-PHO115-119 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (6)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: spaceRace1/pix_stb_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.652        0.000                      0                 2170        0.096        0.000                      0                 2170        4.500        0.000                       0                   342  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.652        0.000                      0                 2170        0.096        0.000                      0                 2170        4.500        0.000                       0                   342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 nolabel_line64/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/vram/memory_array_reg_7_4/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.849ns  (logic 0.434ns (4.904%)  route 8.415ns (95.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.711     5.313    nolabel_line64/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  nolabel_line64/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.747 r  nolabel_line64/address_reg/P[15]
                         net (fo=72, routed)          8.415    14.162    nolabel_line64/vram/P[15]
    RAMB36_X2Y38         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_7_4/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.763    15.185    nolabel_line64/vram/CLK_IBUF_BUFG
    RAMB36_X2Y38         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_7_4/CLKARDCLK
                         clock pessimism              0.180    15.365    
                         clock uncertainty           -0.035    15.330    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.815    nolabel_line64/vram/memory_array_reg_7_4
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 nolabel_line64/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/vram/memory_array_reg_3_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 0.434ns (4.922%)  route 8.384ns (95.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.711     5.313    nolabel_line64/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  nolabel_line64/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.747 r  nolabel_line64/address_reg/P[15]
                         net (fo=72, routed)          8.384    14.131    nolabel_line64/vram/P[15]
    RAMB36_X2Y36         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_3_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.756    15.178    nolabel_line64/vram/CLK_IBUF_BUFG
    RAMB36_X2Y36         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_3_5/CLKARDCLK
                         clock pessimism              0.180    15.358    
                         clock uncertainty           -0.035    15.323    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.808    nolabel_line64/vram/memory_array_reg_3_5
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -14.131    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 nolabel_line64/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/vram/memory_array_reg_2_4/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 0.434ns (5.127%)  route 8.030ns (94.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.711     5.313    nolabel_line64/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  nolabel_line64/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.747 r  nolabel_line64/address_reg/P[0]
                         net (fo=48, routed)          8.030    13.778    nolabel_line64/vram/P[0]
    RAMB36_X0Y24         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_2_4/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.535    14.957    nolabel_line64/vram/CLK_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_2_4/CLKARDCLK
                         clock pessimism              0.180    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.536    nolabel_line64/vram/memory_array_reg_2_4
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 nolabel_line64/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/vram/memory_array_reg_1_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.629ns  (logic 0.434ns (5.029%)  route 8.195ns (94.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.711     5.313    nolabel_line64/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  nolabel_line64/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434     5.747 r  nolabel_line64/address_reg/P[13]
                         net (fo=48, routed)          8.195    13.943    nolabel_line64/vram/P[13]
    RAMB36_X1Y39         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_1_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.713    15.135    nolabel_line64/vram/CLK_IBUF_BUFG
    RAMB36_X1Y39         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_1_0/CLKARDCLK
                         clock pessimism              0.180    15.315    
                         clock uncertainty           -0.035    15.280    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.714    nolabel_line64/vram/memory_array_reg_1_0
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 nolabel_line64/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/vram/memory_array_reg_3_4/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 0.434ns (5.150%)  route 7.994ns (94.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.711     5.313    nolabel_line64/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  nolabel_line64/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.747 r  nolabel_line64/address_reg/P[0]
                         net (fo=48, routed)          7.994    13.741    nolabel_line64/vram/P[0]
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_3_4/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.538    14.960    nolabel_line64/vram/CLK_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_3_4/CLKARDCLK
                         clock pessimism              0.180    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.539    nolabel_line64/vram/memory_array_reg_3_4
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 nolabel_line64/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/vram/memory_array_reg_6_4/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 0.434ns (5.020%)  route 8.211ns (94.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.711     5.313    nolabel_line64/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  nolabel_line64/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.747 r  nolabel_line64/address_reg/P[15]
                         net (fo=72, routed)          8.211    13.959    nolabel_line64/vram/P[15]
    RAMB36_X2Y37         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_6_4/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.760    15.182    nolabel_line64/vram/CLK_IBUF_BUFG
    RAMB36_X2Y37         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_6_4/CLKARDCLK
                         clock pessimism              0.180    15.362    
                         clock uncertainty           -0.035    15.327    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.812    nolabel_line64/vram/memory_array_reg_6_4
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 nolabel_line64/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/vram/memory_array_reg_1_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 0.434ns (5.057%)  route 8.148ns (94.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.711     5.313    nolabel_line64/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  nolabel_line64/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.747 r  nolabel_line64/address_reg/P[15]
                         net (fo=72, routed)          8.148    13.895    nolabel_line64/vram/P[15]
    RAMB36_X1Y39         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_1_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.713    15.135    nolabel_line64/vram/CLK_IBUF_BUFG
    RAMB36_X1Y39         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_1_0/CLKARDCLK
                         clock pessimism              0.180    15.315    
                         clock uncertainty           -0.035    15.280    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.765    nolabel_line64/vram/memory_array_reg_1_0
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -13.895    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 nolabel_line64/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/vram/memory_array_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 0.434ns (5.068%)  route 8.130ns (94.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.711     5.313    nolabel_line64/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  nolabel_line64/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.747 r  nolabel_line64/address_reg/P[15]
                         net (fo=72, routed)          8.130    13.877    nolabel_line64/vram/P[15]
    RAMB36_X1Y38         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.712    15.134    nolabel_line64/vram/CLK_IBUF_BUFG
    RAMB36_X1Y38         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_0_0/CLKARDCLK
                         clock pessimism              0.180    15.314    
                         clock uncertainty           -0.035    15.279    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.764    nolabel_line64/vram/memory_array_reg_0_0
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -13.877    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 nolabel_line64/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/vram/memory_array_reg_1_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 0.434ns (5.102%)  route 8.073ns (94.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.711     5.313    nolabel_line64/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  nolabel_line64/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.747 r  nolabel_line64/address_reg/P[15]
                         net (fo=72, routed)          8.073    13.820    nolabel_line64/vram/P[15]
    RAMB36_X1Y37         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_1_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.709    15.131    nolabel_line64/vram/CLK_IBUF_BUFG
    RAMB36_X1Y37         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_1_2/CLKARDCLK
                         clock pessimism              0.180    15.311    
                         clock uncertainty           -0.035    15.276    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.761    nolabel_line64/vram/memory_array_reg_1_2
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 nolabel_line64/vram/memory_array_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 3.669ns (42.311%)  route 5.003ns (57.689%))
  Logic Levels:           4  (LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.842     5.444    nolabel_line64/vram/CLK_IBUF_BUFG
    RAMB36_X1Y38         RAMB36E1                                     r  nolabel_line64/vram/memory_array_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.316 r  nolabel_line64/vram/memory_array_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.381    nolabel_line64/vram/memory_array_reg_0_0_n_0
    RAMB36_X1Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.806 f  nolabel_line64/vram/memory_array_reg_1_0/DOADO[0]
                         net (fo=1, routed)           2.288    11.095    nolabel_line64/vram/memory_array_reg_1_0_n_35
    SLICE_X64Y135        LUT6 (Prop_lut6_I5_O)        0.124    11.219 f  nolabel_line64/vram/color[11]_i_7/O
                         net (fo=1, routed)           1.399    12.617    nolabel_line64/vram/dataout[0]
    SLICE_X64Y123        LUT6 (Prop_lut6_I2_O)        0.124    12.741 r  nolabel_line64/vram/color[11]_i_2/O
                         net (fo=1, routed)           1.250    13.992    nolabel_line64/display/color_reg[11]
    SLICE_X59Y100        LUT4 (Prop_lut4_I0_O)        0.124    14.116 r  nolabel_line64/display/color[11]_i_1/O
                         net (fo=1, routed)           0.000    14.116    nolabel_line64/display_n_0
    SLICE_X59Y100        FDRE                                         r  nolabel_line64/color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.494    14.916    nolabel_line64/CLK_IBUF_BUFG
    SLICE_X59Y100        FDRE                                         r  nolabel_line64/color_reg[11]/C
                         clock pessimism              0.188    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y100        FDRE (Setup_fdre_C_D)        0.029    15.098    nolabel_line64/color_reg[11]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -14.116    
  -------------------------------------------------------------------
                         slack                                  0.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 spaceRace1/b0/ctr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spaceRace1/b0/ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.569     1.488    spaceRace1/b0/CLK_IBUF_BUFG
    SLICE_X67Y99         FDRE                                         r  spaceRace1/b0/ctr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  spaceRace1/b0/ctr_reg[24]/Q
                         net (fo=1, routed)           0.108     1.738    spaceRace1/b0/ctr_reg_n_0_[24]
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  spaceRace1/b0/ctr2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.898    spaceRace1/b0/ctr2_carry__4_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.952 r  spaceRace1/b0/ctr2_carry__5/O[0]
                         net (fo=3, routed)           0.000     1.952    spaceRace1/b0/ctr2[25]
    SLICE_X67Y100        FDRE                                         r  spaceRace1/b0/ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.835     2.000    spaceRace1/b0/CLK_IBUF_BUFG
    SLICE_X67Y100        FDRE                                         r  spaceRace1/b0/ctr_reg[25]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.102     1.856    spaceRace1/b0/ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 change_mode/d_btn0/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_mode/d_btn0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.569     1.488    change_mode/d_btn0/CLK_IBUF_BUFG
    SLICE_X66Y99         FDRE                                         r  change_mode/d_btn0/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  change_mode/d_btn0/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.779    change_mode/d_btn0/counter_reg[14]
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  change_mode/d_btn0/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    change_mode/d_btn0/counter_reg[12]_i_1__1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.989 r  change_mode/d_btn0/counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.989    change_mode/d_btn0/counter_reg[16]_i_1__1_n_7
    SLICE_X66Y100        FDRE                                         r  change_mode/d_btn0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.835     2.000    change_mode/d_btn0/CLK_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  change_mode/d_btn0/counter_reg[16]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    change_mode/d_btn0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 spaceRace1/b0/ctr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spaceRace1/b0/ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.569     1.488    spaceRace1/b0/CLK_IBUF_BUFG
    SLICE_X67Y99         FDRE                                         r  spaceRace1/b0/ctr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  spaceRace1/b0/ctr_reg[24]/Q
                         net (fo=1, routed)           0.108     1.738    spaceRace1/b0/ctr_reg_n_0_[24]
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  spaceRace1/b0/ctr2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.898    spaceRace1/b0/ctr2_carry__4_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.963 r  spaceRace1/b0/ctr2_carry__5/O[2]
                         net (fo=2, routed)           0.000     1.963    spaceRace1/b0/ctr2[27]
    SLICE_X67Y100        FDRE                                         r  spaceRace1/b0/ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.835     2.000    spaceRace1/b0/CLK_IBUF_BUFG
    SLICE_X67Y100        FDRE                                         r  spaceRace1/b0/ctr_reg[27]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.102     1.856    spaceRace1/b0/ctr_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 change_mode/d_btn0/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_mode/d_btn0/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.569     1.488    change_mode/d_btn0/CLK_IBUF_BUFG
    SLICE_X66Y99         FDRE                                         r  change_mode/d_btn0/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  change_mode/d_btn0/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.779    change_mode/d_btn0/counter_reg[14]
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  change_mode/d_btn0/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    change_mode/d_btn0/counter_reg[12]_i_1__1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.002 r  change_mode/d_btn0/counter_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.002    change_mode/d_btn0/counter_reg[16]_i_1__1_n_5
    SLICE_X66Y100        FDRE                                         r  change_mode/d_btn0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.835     2.000    change_mode/d_btn0/CLK_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  change_mode/d_btn0/counter_reg[18]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    change_mode/d_btn0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 spaceRace1/b0/ctr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spaceRace1/b0/ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.569     1.488    spaceRace1/b0/CLK_IBUF_BUFG
    SLICE_X67Y99         FDRE                                         r  spaceRace1/b0/ctr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  spaceRace1/b0/ctr_reg[24]/Q
                         net (fo=1, routed)           0.108     1.738    spaceRace1/b0/ctr_reg_n_0_[24]
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  spaceRace1/b0/ctr2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.898    spaceRace1/b0/ctr2_carry__4_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.988 r  spaceRace1/b0/ctr2_carry__5/O[1]
                         net (fo=2, routed)           0.000     1.988    spaceRace1/b0/ctr2[26]
    SLICE_X67Y100        FDRE                                         r  spaceRace1/b0/ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.835     2.000    spaceRace1/b0/CLK_IBUF_BUFG
    SLICE_X67Y100        FDRE                                         r  spaceRace1/b0/ctr_reg[26]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.102     1.856    spaceRace1/b0/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 spaceRace1/b0/ctr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spaceRace1/b0/ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.569     1.488    spaceRace1/b0/CLK_IBUF_BUFG
    SLICE_X67Y99         FDRE                                         r  spaceRace1/b0/ctr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  spaceRace1/b0/ctr_reg[24]/Q
                         net (fo=1, routed)           0.108     1.738    spaceRace1/b0/ctr_reg_n_0_[24]
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  spaceRace1/b0/ctr2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.898    spaceRace1/b0/ctr2_carry__4_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.988 r  spaceRace1/b0/ctr2_carry__5/O[3]
                         net (fo=2, routed)           0.000     1.988    spaceRace1/b0/ctr2[28]
    SLICE_X67Y100        FDRE                                         r  spaceRace1/b0/ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.835     2.000    spaceRace1/b0/CLK_IBUF_BUFG
    SLICE_X67Y100        FDRE                                         r  spaceRace1/b0/ctr_reg[28]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.102     1.856    spaceRace1/b0/ctr_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 change_mode/d_btn0/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_mode/d_btn0/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.569     1.488    change_mode/d_btn0/CLK_IBUF_BUFG
    SLICE_X66Y99         FDRE                                         r  change_mode/d_btn0/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  change_mode/d_btn0/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.779    change_mode/d_btn0/counter_reg[14]
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  change_mode/d_btn0/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    change_mode/d_btn0/counter_reg[12]_i_1__1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.025 r  change_mode/d_btn0/counter_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.025    change_mode/d_btn0/counter_reg[16]_i_1__1_n_6
    SLICE_X66Y100        FDRE                                         r  change_mode/d_btn0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.835     2.000    change_mode/d_btn0/CLK_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  change_mode/d_btn0/counter_reg[17]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    change_mode/d_btn0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line64/display/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/display/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (57.898%)  route 0.137ns (42.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.560     1.479    nolabel_line64/display/CLK_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  nolabel_line64/display/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line64/display/v_count_reg[5]/Q
                         net (fo=14, routed)          0.137     1.758    nolabel_line64/display/v_count[5]
    SLICE_X54Y85         LUT5 (Prop_lut5_I2_O)        0.048     1.806 r  nolabel_line64/display/v_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.806    nolabel_line64/display/p_1_in__0[7]
    SLICE_X54Y85         FDRE                                         r  nolabel_line64/display/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.829     1.994    nolabel_line64/display/CLK_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  nolabel_line64/display/v_count_reg[7]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.131     1.623    nolabel_line64/display/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line64/display/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/display/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.507%)  route 0.137ns (42.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.560     1.479    nolabel_line64/display/CLK_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  nolabel_line64/display/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line64/display/v_count_reg[5]/Q
                         net (fo=14, routed)          0.137     1.758    nolabel_line64/display/v_count[5]
    SLICE_X54Y85         LUT4 (Prop_lut4_I1_O)        0.045     1.803 r  nolabel_line64/display/v_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    nolabel_line64/display/p_1_in__0[6]
    SLICE_X54Y85         FDRE                                         r  nolabel_line64/display/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.829     1.994    nolabel_line64/display/CLK_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  nolabel_line64/display/v_count_reg[6]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.121     1.613    nolabel_line64/display/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 end_screen/display/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end_screen/display/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.459%)  route 0.138ns (42.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.555     1.474    end_screen/display/CLK_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  end_screen/display/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  end_screen/display/v_count_reg[2]/Q
                         net (fo=8, routed)           0.138     1.753    end_screen/display/v_count[2]
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  end_screen/display/v_count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.798    end_screen/display/p_1_in[4]
    SLICE_X56Y71         FDRE                                         r  end_screen/display/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.823     1.988    end_screen/display/CLK_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  end_screen/display/v_count_reg[4]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X56Y71         FDRE (Hold_fdre_C_D)         0.121     1.608    end_screen/display/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   end_screen/vram/memory_array_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  end_screen/vram/memory_array_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   end_screen/vram/memory_array_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  end_screen/vram/memory_array_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  end_screen/vram/memory_array_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y14  end_screen/vram/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   end_screen/vram/memory_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  end_screen/vram/memory_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   end_screen/vram/memory_array_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  end_screen/vram/memory_array_reg_1_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y91  change_mode/n_clicks_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y91  change_mode/n_clicks_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y91  change_mode/n_clicks_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y91  change_mode/n_clicks_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y96  change_mode/d_btn0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y96  change_mode/d_btn0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y98  change_mode/d_btn0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y98  change_mode/d_btn0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y98  change_mode/d_btn0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y98  change_mode/d_btn0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y91  change_mode/n_clicks_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y91  change_mode/n_clicks_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y91  change_mode/n_clicks_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y91  change_mode/n_clicks_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y96  change_mode/d_btn0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y96  change_mode/d_btn0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y98  change_mode/d_btn0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y98  change_mode/d_btn0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y98  change_mode/d_btn0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y98  change_mode/d_btn0/counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spaceRace1/VGA_B_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.629ns  (logic 4.363ns (45.312%)  route 5.266ns (54.688%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  spaceRace1/VGA_B_reg[3]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  spaceRace1/VGA_B_reg[3]/Q
                         net (fo=1, routed)           0.498     0.954    change_mode/vga_b[0]
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.152     1.106 r  change_mode/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.768     5.874    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.755     9.629 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.629    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.597ns  (logic 4.118ns (42.912%)  route 5.479ns (57.088%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE                         0.000     0.000 r  spaceRace1/VGA_G_reg[3]/C
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  spaceRace1/VGA_G_reg[3]/Q
                         net (fo=1, routed)           0.887     1.343    change_mode/vga_g[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.467 r  change_mode/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.592     6.059    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     9.597 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.597    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.356ns  (logic 4.115ns (43.986%)  route 5.240ns (56.014%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  spaceRace1/VGA_R_reg[3]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  spaceRace1/VGA_R_reg[3]/Q
                         net (fo=1, routed)           0.817     1.273    change_mode/vga_r[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.397 r  change_mode/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.423     5.820    VGA_R_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535     9.356 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.356    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_B_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.350ns  (logic 4.368ns (46.712%)  route 4.982ns (53.288%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  spaceRace1/VGA_B_reg[3]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  spaceRace1/VGA_B_reg[3]/Q
                         net (fo=1, routed)           0.498     0.954    change_mode/vga_b[0]
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.152     1.106 r  change_mode/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.484     5.590    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.760     9.350 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.350    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_B_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.339ns  (logic 4.367ns (46.762%)  route 4.972ns (53.238%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  spaceRace1/VGA_B_reg[3]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  spaceRace1/VGA_B_reg[3]/Q
                         net (fo=1, routed)           0.498     0.954    change_mode/vga_b[0]
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.152     1.106 r  change_mode/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.474     5.580    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.759     9.339 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.339    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.322ns  (logic 4.126ns (44.265%)  route 5.195ns (55.735%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE                         0.000     0.000 r  spaceRace1/VGA_G_reg[3]/C
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  spaceRace1/VGA_G_reg[3]/Q
                         net (fo=1, routed)           0.887     1.343    change_mode/vga_g[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.467 r  change_mode/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.308     5.775    VGA_G_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546     9.322 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.322    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.302ns  (logic 4.126ns (44.362%)  route 5.175ns (55.638%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE                         0.000     0.000 r  spaceRace1/VGA_G_reg[3]/C
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  spaceRace1/VGA_G_reg[3]/Q
                         net (fo=1, routed)           0.887     1.343    change_mode/vga_g[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.467 r  change_mode/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.288     5.755    VGA_G_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546     9.302 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.302    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.169ns  (logic 4.125ns (44.986%)  route 5.044ns (55.014%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE                         0.000     0.000 r  spaceRace1/VGA_G_reg[3]/C
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  spaceRace1/VGA_G_reg[3]/Q
                         net (fo=1, routed)           0.887     1.343    change_mode/vga_g[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.467 r  change_mode/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.157     5.624    VGA_G_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545     9.169 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.169    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 4.128ns (45.975%)  route 4.851ns (54.025%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  spaceRace1/VGA_R_reg[3]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  spaceRace1/VGA_R_reg[3]/Q
                         net (fo=1, routed)           0.817     1.273    change_mode/vga_r[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.397 r  change_mode/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.034     5.431    VGA_R_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548     8.979 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.979    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_B_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.877ns  (logic 4.339ns (48.886%)  route 4.537ns (51.114%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  spaceRace1/VGA_B_reg[3]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  spaceRace1/VGA_B_reg[3]/Q
                         net (fo=1, routed)           0.498     0.954    change_mode/vga_b[0]
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.152     1.106 r  change_mode/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.039     5.145    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.731     8.877 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.877    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spaceRace1/VGA_B_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.090ns  (logic 1.475ns (47.753%)  route 1.614ns (52.247%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  spaceRace1/VGA_B_reg[3]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spaceRace1/VGA_B_reg[3]/Q
                         net (fo=1, routed)           0.158     0.299    change_mode/vga_b[0]
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.043     0.342 r  change_mode/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.456     1.798    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.291     3.090 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.090    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.112ns  (logic 1.440ns (46.285%)  route 1.672ns (53.715%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  spaceRace1/VGA_R_reg[3]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spaceRace1/VGA_R_reg[3]/Q
                         net (fo=1, routed)           0.277     0.418    change_mode/vga_r[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.045     0.463 r  change_mode/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.395     1.858    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.112 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.112    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.143ns  (logic 1.438ns (45.755%)  route 1.705ns (54.245%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  spaceRace1/VGA_R_reg[3]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spaceRace1/VGA_R_reg[3]/Q
                         net (fo=1, routed)           0.277     0.418    change_mode/vga_r[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.045     0.463 r  change_mode/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.428     1.891    VGA_R_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.252     3.143 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.143    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.195ns  (logic 1.435ns (44.913%)  route 1.760ns (55.087%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  spaceRace1/VGA_R_reg[3]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spaceRace1/VGA_R_reg[3]/Q
                         net (fo=1, routed)           0.277     0.418    change_mode/vga_r[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.045     0.463 r  change_mode/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.483     1.946    VGA_R_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.249     3.195 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.195    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_B_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.297ns  (logic 1.503ns (45.585%)  route 1.794ns (54.415%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  spaceRace1/VGA_B_reg[3]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spaceRace1/VGA_B_reg[3]/Q
                         net (fo=1, routed)           0.158     0.299    change_mode/vga_b[0]
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.043     0.342 r  change_mode/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.636     1.978    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.319     3.297 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.297    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_B_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.311ns  (logic 1.503ns (45.405%)  route 1.807ns (54.595%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  spaceRace1/VGA_B_reg[3]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spaceRace1/VGA_B_reg[3]/Q
                         net (fo=1, routed)           0.158     0.299    change_mode/vga_b[0]
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.043     0.342 r  change_mode/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.649     1.991    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.319     3.311 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.311    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.345ns  (logic 1.422ns (42.505%)  route 1.923ns (57.495%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  spaceRace1/VGA_R_reg[3]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spaceRace1/VGA_R_reg[3]/Q
                         net (fo=1, routed)           0.277     0.418    change_mode/vga_r[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.045     0.463 r  change_mode/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.646     2.109    VGA_R_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         1.236     3.345 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.345    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.351ns  (logic 1.431ns (42.708%)  route 1.920ns (57.292%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE                         0.000     0.000 r  spaceRace1/VGA_G_reg[3]/C
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spaceRace1/VGA_G_reg[3]/Q
                         net (fo=1, routed)           0.372     0.513    change_mode/vga_g[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I0_O)        0.045     0.558 r  change_mode/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.548     2.106    VGA_G_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         1.245     3.351 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.351    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.399ns  (logic 1.433ns (42.170%)  route 1.965ns (57.830%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE                         0.000     0.000 r  spaceRace1/VGA_G_reg[3]/C
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spaceRace1/VGA_G_reg[3]/Q
                         net (fo=1, routed)           0.372     0.513    change_mode/vga_g[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I0_O)        0.045     0.558 r  change_mode/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.593     2.151    VGA_G_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.247     3.399 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.399    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spaceRace1/VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.423ns  (logic 1.433ns (41.871%)  route 1.989ns (58.129%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE                         0.000     0.000 r  spaceRace1/VGA_G_reg[3]/C
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spaceRace1/VGA_G_reg[3]/Q
                         net (fo=1, routed)           0.372     0.513    change_mode/vga_g[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I0_O)        0.045     0.558 r  change_mode/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.617     2.175    VGA_G_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.247     3.423 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.423    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 change_mode/n_clicks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.453ns  (logic 4.761ns (35.391%)  route 8.692ns (64.609%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.632     5.235    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.419     5.654 r  change_mode/n_clicks_reg[1]/Q
                         net (fo=23, routed)          1.183     6.837    change_mode/mode[1]
    SLICE_X64Y87         LUT2 (Prop_lut2_I1_O)        0.327     7.164 r  change_mode/AN_OBUF[7]_inst_i_1/O
                         net (fo=9, routed)           1.918     9.082    end_screen/display/AN_OBUF[0]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.326     9.408 r  end_screen/display/VGA_VS_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.221    10.630    nolabel_line64/display/VGA_VS_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.754 r  nolabel_line64/display/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.369    15.123    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    18.688 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    18.688    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_mode/n_clicks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.330ns  (logic 4.655ns (37.750%)  route 7.675ns (62.250%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.632     5.235    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.419     5.654 r  change_mode/n_clicks_reg[1]/Q
                         net (fo=23, routed)          1.342     6.996    end_screen/display/mode[1]
    SLICE_X58Y85         LUT5 (Prop_lut5_I3_O)        0.299     7.295 r  end_screen/display/VGA_HS_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.689     7.984    nolabel_line64/display/VGA_HS_OBUF_inst_i_2_0
    SLICE_X58Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.108 r  nolabel_line64/display/VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.670     8.778    nolabel_line64/display/VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.902 r  nolabel_line64/display/VGA_HS_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.428     9.330    nolabel_line64/display/VGA_HS_OBUF_inst_i_2_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.454 r  nolabel_line64/display/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.546    14.000    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    17.565 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    17.565    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_mode/n_clicks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.525ns  (logic 4.500ns (39.047%)  route 7.025ns (60.953%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.632     5.235    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.419     5.654 r  change_mode/n_clicks_reg[1]/Q
                         net (fo=23, routed)          1.183     6.837    change_mode/mode[1]
    SLICE_X64Y87         LUT2 (Prop_lut2_I1_O)        0.327     7.164 r  change_mode/AN_OBUF[7]_inst_i_1/O
                         net (fo=9, routed)           5.841    13.005    AN_OBUF[0]
    J14                  OBUF (Prop_obuf_I_O)         3.754    16.759 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.759    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_mode/n_clicks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.171ns  (logic 4.484ns (40.136%)  route 6.687ns (59.864%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.632     5.235    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.419     5.654 r  change_mode/n_clicks_reg[1]/Q
                         net (fo=23, routed)          1.183     6.837    change_mode/mode[1]
    SLICE_X64Y87         LUT2 (Prop_lut2_I1_O)        0.327     7.164 r  change_mode/AN_OBUF[7]_inst_i_1/O
                         net (fo=9, routed)           5.504    12.668    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    16.405 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.405    AN[1]
    J17                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_mode/n_clicks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.030ns  (logic 4.484ns (40.650%)  route 6.546ns (59.350%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.632     5.235    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.419     5.654 r  change_mode/n_clicks_reg[1]/Q
                         net (fo=23, routed)          1.183     6.837    change_mode/mode[1]
    SLICE_X64Y87         LUT2 (Prop_lut2_I1_O)        0.327     7.164 r  change_mode/AN_OBUF[7]_inst_i_1/O
                         net (fo=9, routed)           5.363    12.527    AN_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.738    16.264 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.264    AN[0]
    J18                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_mode/n_clicks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.807ns  (logic 4.522ns (41.846%)  route 6.285ns (58.154%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.632     5.235    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.419     5.654 r  change_mode/n_clicks_reg[1]/Q
                         net (fo=23, routed)          1.183     6.837    change_mode/mode[1]
    SLICE_X64Y87         LUT2 (Prop_lut2_I1_O)        0.327     7.164 r  change_mode/AN_OBUF[7]_inst_i_1/O
                         net (fo=9, routed)           5.102    12.265    AN_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         3.776    16.042 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.042    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_mode/n_clicks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.646ns  (logic 4.501ns (42.282%)  route 6.145ns (57.718%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.632     5.235    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.419     5.654 r  change_mode/n_clicks_reg[1]/Q
                         net (fo=23, routed)          1.183     6.837    change_mode/mode[1]
    SLICE_X64Y87         LUT2 (Prop_lut2_I1_O)        0.327     7.164 r  change_mode/AN_OBUF[7]_inst_i_1/O
                         net (fo=9, routed)           4.962    12.125    AN_OBUF[0]
    U13                  OBUF (Prop_obuf_I_O)         3.755    15.881 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.881    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_mode/n_clicks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.146ns  (logic 4.501ns (44.364%)  route 5.645ns (55.636%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.632     5.235    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.419     5.654 r  change_mode/n_clicks_reg[1]/Q
                         net (fo=23, routed)          0.877     6.531    change_mode/mode[1]
    SLICE_X65Y89         LUT5 (Prop_lut5_I2_O)        0.327     6.858 r  change_mode/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.768    11.625    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.755    15.380 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.380    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_mode/n_clicks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.142ns  (logic 4.498ns (44.352%)  route 5.644ns (55.648%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.632     5.235    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.419     5.654 r  change_mode/n_clicks_reg[1]/Q
                         net (fo=23, routed)          1.183     6.837    change_mode/mode[1]
    SLICE_X64Y87         LUT2 (Prop_lut2_I1_O)        0.327     7.164 r  change_mode/AN_OBUF[7]_inst_i_1/O
                         net (fo=9, routed)           4.460    11.624    AN_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         3.752    15.376 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.376    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_mode/n_clicks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.031ns  (logic 4.256ns (42.431%)  route 5.775ns (57.569%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.632     5.235    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.419     5.654 r  change_mode/n_clicks_reg[1]/Q
                         net (fo=23, routed)          1.183     6.837    change_mode/mode[1]
    SLICE_X64Y87         LUT5 (Prop_lut5_I2_O)        0.299     7.136 r  change_mode/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.592    11.727    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    15.266 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.266    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 change_mode/n_clicks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spaceRace1/VGA_R_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.227ns (30.454%)  route 0.518ns (69.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.567     1.486    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.128     1.614 f  change_mode/n_clicks_reg[1]/Q
                         net (fo=23, routed)          0.349     1.963    change_mode/mode[1]
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.099     2.062 r  change_mode/VGA_R[3]_i_1/O
                         net (fo=1, routed)           0.169     2.232    spaceRace1/VGA_R0
    SLICE_X65Y89         FDRE                                         r  spaceRace1/VGA_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_mode/n_clicks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spaceRace1/VGA_B_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.806ns  (logic 0.184ns (22.835%)  route 0.622ns (77.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.567     1.486    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.141     1.627 f  change_mode/n_clicks_reg[0]/Q
                         net (fo=26, routed)          0.393     2.021    change_mode/mode[0]
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.043     2.064 r  change_mode/VGA_B[3]_i_1/O
                         net (fo=1, routed)           0.228     2.292    spaceRace1/VGA_B0
    SLICE_X65Y89         FDRE                                         r  spaceRace1/VGA_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_mode/n_clicks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spaceRace1/VGA_G_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.004ns  (logic 0.189ns (18.823%)  route 0.815ns (81.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.567     1.486    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  change_mode/n_clicks_reg[0]/Q
                         net (fo=26, routed)          0.622     2.250    change_mode/mode[0]
    SLICE_X59Y86         LUT3 (Prop_lut3_I1_O)        0.048     2.298 r  change_mode/VGA_G[3]_i_1/O
                         net (fo=1, routed)           0.193     2.490    spaceRace1/VGA_G0
    SLICE_X59Y87         FDRE                                         r  spaceRace1/VGA_G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_mode/n_clicks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.468ns (50.849%)  route 1.418ns (49.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.567     1.486    change_mode/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  change_mode/n_clicks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  change_mode/n_clicks_reg[0]/Q
                         net (fo=26, routed)          0.418     2.045    change_mode/mode[0]
    SLICE_X64Y87         LUT2 (Prop_lut2_I0_O)        0.046     2.091 r  change_mode/AN_OBUF[7]_inst_i_1/O
                         net (fo=9, routed)           1.000     3.092    AN_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         1.281     4.372 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.372    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.047ns  (logic 1.440ns (47.275%)  route 1.606ns (52.725%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.566     1.485    nolabel_line64/CLK_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line64/VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line64/VGA_R_reg[3]/Q
                         net (fo=3, routed)           0.212     1.838    change_mode/vga_r_start[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I1_O)        0.045     1.883 r  change_mode/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.395     3.278    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     4.532 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.532    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.078ns  (logic 1.438ns (46.724%)  route 1.640ns (53.276%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.566     1.485    nolabel_line64/CLK_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line64/VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line64/VGA_R_reg[3]/Q
                         net (fo=3, routed)           0.212     1.838    change_mode/vga_r_start[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I1_O)        0.045     1.883 r  change_mode/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.428     3.311    VGA_R_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.563 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.563    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.083ns  (logic 1.477ns (47.927%)  route 1.605ns (52.073%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.566     1.485    nolabel_line64/CLK_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line64/VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line64/VGA_R_reg[3]/Q
                         net (fo=3, routed)           0.149     1.775    change_mode/vga_r_start[0]
    SLICE_X65Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.820 r  change_mode/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.456     3.277    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.291     4.568 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.568    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.130ns  (logic 1.435ns (45.848%)  route 1.695ns (54.152%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.566     1.485    nolabel_line64/CLK_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line64/VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line64/VGA_R_reg[3]/Q
                         net (fo=3, routed)           0.212     1.838    change_mode/vga_r_start[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I1_O)        0.045     1.883 r  change_mode/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.483     3.366    VGA_R_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.249     4.615 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.615    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.280ns  (logic 1.422ns (43.350%)  route 1.858ns (56.650%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.566     1.485    nolabel_line64/CLK_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line64/VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line64/VGA_R_reg[3]/Q
                         net (fo=3, routed)           0.212     1.838    change_mode/vga_r_start[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I1_O)        0.045     1.883 r  change_mode/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.646     3.530    VGA_R_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         1.236     4.766 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.766    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.290ns  (logic 1.505ns (45.743%)  route 1.785ns (54.257%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.566     1.485    nolabel_line64/CLK_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line64/VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line64/VGA_R_reg[3]/Q
                         net (fo=3, routed)           0.149     1.775    change_mode/vga_r_start[0]
    SLICE_X65Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.820 r  change_mode/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.636     3.456    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.319     4.775 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.775    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_LU[0]
                            (input port)
  Destination:            spaceRace1/R1/y_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.310ns  (logic 1.984ns (27.139%)  route 5.326ns (72.861%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTN_LU[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTN_LU_IBUF[0]_inst/O
                         net (fo=5, routed)           2.902     4.390    spaceRace1/R1/BTN_LU_IBUF[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.514 f  spaceRace1/R1/y[11]_i_10/O
                         net (fo=2, routed)           0.998     5.511    spaceRace1/R1/y[11]_i_10_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.635 r  spaceRace1/R1/y[11]_i_9/O
                         net (fo=1, routed)           0.403     6.038    spaceRace1/R1/y[11]_i_9_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.162 r  spaceRace1/R1/y[11]_i_5/O
                         net (fo=13, routed)          0.421     6.583    spaceRace1/R1/y12_out
    SLICE_X58Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.707 r  spaceRace1/R1/y[11]_i_1__0/O
                         net (fo=12, routed)          0.603     7.310    spaceRace1/R1/y[11]_i_1__0_n_0
    SLICE_X58Y98         FDRE                                         r  spaceRace1/R1/y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.510     4.933    spaceRace1/R1/CLK_IBUF_BUFG
    SLICE_X58Y98         FDRE                                         r  spaceRace1/R1/y_reg[9]/C

Slack:                    inf
  Source:                 BTN_LU[0]
                            (input port)
  Destination:            spaceRace1/R1/y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.270ns  (logic 1.984ns (27.291%)  route 5.286ns (72.709%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTN_LU[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTN_LU_IBUF[0]_inst/O
                         net (fo=5, routed)           2.902     4.390    spaceRace1/R1/BTN_LU_IBUF[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.514 f  spaceRace1/R1/y[11]_i_10/O
                         net (fo=2, routed)           0.998     5.511    spaceRace1/R1/y[11]_i_10_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.635 r  spaceRace1/R1/y[11]_i_9/O
                         net (fo=1, routed)           0.403     6.038    spaceRace1/R1/y[11]_i_9_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.162 r  spaceRace1/R1/y[11]_i_5/O
                         net (fo=13, routed)          0.421     6.583    spaceRace1/R1/y12_out
    SLICE_X58Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.707 r  spaceRace1/R1/y[11]_i_1__0/O
                         net (fo=12, routed)          0.562     7.270    spaceRace1/R1/y[11]_i_1__0_n_0
    SLICE_X58Y97         FDRE                                         r  spaceRace1/R1/y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.510     4.933    spaceRace1/R1/CLK_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  spaceRace1/R1/y_reg[0]/C

Slack:                    inf
  Source:                 BTN_LU[0]
                            (input port)
  Destination:            spaceRace1/R1/y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.270ns  (logic 1.984ns (27.291%)  route 5.286ns (72.709%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTN_LU[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTN_LU_IBUF[0]_inst/O
                         net (fo=5, routed)           2.902     4.390    spaceRace1/R1/BTN_LU_IBUF[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.514 f  spaceRace1/R1/y[11]_i_10/O
                         net (fo=2, routed)           0.998     5.511    spaceRace1/R1/y[11]_i_10_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.635 r  spaceRace1/R1/y[11]_i_9/O
                         net (fo=1, routed)           0.403     6.038    spaceRace1/R1/y[11]_i_9_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.162 r  spaceRace1/R1/y[11]_i_5/O
                         net (fo=13, routed)          0.421     6.583    spaceRace1/R1/y12_out
    SLICE_X58Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.707 r  spaceRace1/R1/y[11]_i_1__0/O
                         net (fo=12, routed)          0.562     7.270    spaceRace1/R1/y[11]_i_1__0_n_0
    SLICE_X58Y97         FDRE                                         r  spaceRace1/R1/y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.510     4.933    spaceRace1/R1/CLK_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  spaceRace1/R1/y_reg[7]/C

Slack:                    inf
  Source:                 BTN_LU[0]
                            (input port)
  Destination:            spaceRace1/R1/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.176ns  (logic 1.984ns (27.645%)  route 5.192ns (72.355%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTN_LU[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTN_LU_IBUF[0]_inst/O
                         net (fo=5, routed)           2.902     4.390    spaceRace1/R1/BTN_LU_IBUF[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.514 f  spaceRace1/R1/y[11]_i_10/O
                         net (fo=2, routed)           0.998     5.511    spaceRace1/R1/y[11]_i_10_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.635 r  spaceRace1/R1/y[11]_i_9/O
                         net (fo=1, routed)           0.403     6.038    spaceRace1/R1/y[11]_i_9_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.162 r  spaceRace1/R1/y[11]_i_5/O
                         net (fo=13, routed)          0.890     7.052    spaceRace1/R1/y12_out
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.176 r  spaceRace1/R1/y[6]_i_1/O
                         net (fo=1, routed)           0.000     7.176    spaceRace1/R1/y[6]_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  spaceRace1/R1/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.509     4.932    spaceRace1/R1/CLK_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  spaceRace1/R1/y_reg[6]/C

Slack:                    inf
  Source:                 BTN_LU[0]
                            (input port)
  Destination:            spaceRace1/b0/incx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.085ns  (logic 1.736ns (24.501%)  route 5.349ns (75.499%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN_LU[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTN_LU_IBUF[0]_inst/O
                         net (fo=5, routed)           4.254     5.741    spaceRace1/b0/detecty/BTN_LU_IBUF[0]
    SLICE_X68Y89         LUT5 (Prop_lut5_I1_O)        0.124     5.865 r  spaceRace1/b0/detecty/incx[3]_i_4/O
                         net (fo=4, routed)           0.570     6.435    spaceRace1/display/incx_reg[3]
    SLICE_X70Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.559 r  spaceRace1/display/incx[3]_i_2/O
                         net (fo=4, routed)           0.526     7.085    spaceRace1/b0/E[0]
    SLICE_X68Y88         FDRE                                         r  spaceRace1/b0/incx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.509     4.932    spaceRace1/b0/CLK_IBUF_BUFG
    SLICE_X68Y88         FDRE                                         r  spaceRace1/b0/incx_reg[1]/C

Slack:                    inf
  Source:                 BTN_LU[0]
                            (input port)
  Destination:            spaceRace1/b0/incx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.085ns  (logic 1.736ns (24.501%)  route 5.349ns (75.499%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN_LU[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTN_LU_IBUF[0]_inst/O
                         net (fo=5, routed)           4.254     5.741    spaceRace1/b0/detecty/BTN_LU_IBUF[0]
    SLICE_X68Y89         LUT5 (Prop_lut5_I1_O)        0.124     5.865 r  spaceRace1/b0/detecty/incx[3]_i_4/O
                         net (fo=4, routed)           0.570     6.435    spaceRace1/display/incx_reg[3]
    SLICE_X70Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.559 r  spaceRace1/display/incx[3]_i_2/O
                         net (fo=4, routed)           0.526     7.085    spaceRace1/b0/E[0]
    SLICE_X68Y88         FDRE                                         r  spaceRace1/b0/incx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.509     4.932    spaceRace1/b0/CLK_IBUF_BUFG
    SLICE_X68Y88         FDRE                                         r  spaceRace1/b0/incx_reg[2]/C

Slack:                    inf
  Source:                 BTN_LU[0]
                            (input port)
  Destination:            spaceRace1/b0/incx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.085ns  (logic 1.736ns (24.501%)  route 5.349ns (75.499%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN_LU[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTN_LU_IBUF[0]_inst/O
                         net (fo=5, routed)           4.254     5.741    spaceRace1/b0/detecty/BTN_LU_IBUF[0]
    SLICE_X68Y89         LUT5 (Prop_lut5_I1_O)        0.124     5.865 r  spaceRace1/b0/detecty/incx[3]_i_4/O
                         net (fo=4, routed)           0.570     6.435    spaceRace1/display/incx_reg[3]
    SLICE_X70Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.559 r  spaceRace1/display/incx[3]_i_2/O
                         net (fo=4, routed)           0.526     7.085    spaceRace1/b0/E[0]
    SLICE_X68Y88         FDRE                                         r  spaceRace1/b0/incx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.509     4.932    spaceRace1/b0/CLK_IBUF_BUFG
    SLICE_X68Y88         FDRE                                         r  spaceRace1/b0/incx_reg[3]/C

Slack:                    inf
  Source:                 BTN_LU[0]
                            (input port)
  Destination:            spaceRace1/R1/y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.084ns  (logic 1.984ns (28.007%)  route 5.100ns (71.993%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTN_LU[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTN_LU_IBUF[0]_inst/O
                         net (fo=5, routed)           2.902     4.390    spaceRace1/R1/BTN_LU_IBUF[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.514 f  spaceRace1/R1/y[11]_i_10/O
                         net (fo=2, routed)           0.998     5.511    spaceRace1/R1/y[11]_i_10_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.635 r  spaceRace1/R1/y[11]_i_9/O
                         net (fo=1, routed)           0.403     6.038    spaceRace1/R1/y[11]_i_9_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.162 r  spaceRace1/R1/y[11]_i_5/O
                         net (fo=13, routed)          0.421     6.583    spaceRace1/R1/y12_out
    SLICE_X58Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.707 r  spaceRace1/R1/y[11]_i_1__0/O
                         net (fo=12, routed)          0.377     7.084    spaceRace1/R1/y[11]_i_1__0_n_0
    SLICE_X58Y96         FDRE                                         r  spaceRace1/R1/y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.509     4.932    spaceRace1/R1/CLK_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  spaceRace1/R1/y_reg[1]/C

Slack:                    inf
  Source:                 BTN_LU[0]
                            (input port)
  Destination:            spaceRace1/R1/y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.084ns  (logic 1.984ns (28.007%)  route 5.100ns (71.993%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTN_LU[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTN_LU_IBUF[0]_inst/O
                         net (fo=5, routed)           2.902     4.390    spaceRace1/R1/BTN_LU_IBUF[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.514 f  spaceRace1/R1/y[11]_i_10/O
                         net (fo=2, routed)           0.998     5.511    spaceRace1/R1/y[11]_i_10_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.635 r  spaceRace1/R1/y[11]_i_9/O
                         net (fo=1, routed)           0.403     6.038    spaceRace1/R1/y[11]_i_9_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.162 r  spaceRace1/R1/y[11]_i_5/O
                         net (fo=13, routed)          0.421     6.583    spaceRace1/R1/y12_out
    SLICE_X58Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.707 r  spaceRace1/R1/y[11]_i_1__0/O
                         net (fo=12, routed)          0.377     7.084    spaceRace1/R1/y[11]_i_1__0_n_0
    SLICE_X59Y96         FDRE                                         r  spaceRace1/R1/y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.509     4.932    spaceRace1/R1/CLK_IBUF_BUFG
    SLICE_X59Y96         FDRE                                         r  spaceRace1/R1/y_reg[5]/C

Slack:                    inf
  Source:                 BTN_LU[0]
                            (input port)
  Destination:            spaceRace1/R1/y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.084ns  (logic 1.984ns (28.007%)  route 5.100ns (71.993%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTN_LU[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTN_LU_IBUF[0]_inst/O
                         net (fo=5, routed)           2.902     4.390    spaceRace1/R1/BTN_LU_IBUF[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.514 f  spaceRace1/R1/y[11]_i_10/O
                         net (fo=2, routed)           0.998     5.511    spaceRace1/R1/y[11]_i_10_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.635 r  spaceRace1/R1/y[11]_i_9/O
                         net (fo=1, routed)           0.403     6.038    spaceRace1/R1/y[11]_i_9_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.162 r  spaceRace1/R1/y[11]_i_5/O
                         net (fo=13, routed)          0.421     6.583    spaceRace1/R1/y12_out
    SLICE_X58Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.707 r  spaceRace1/R1/y[11]_i_1__0/O
                         net (fo=12, routed)          0.377     7.084    spaceRace1/R1/y[11]_i_1__0_n_0
    SLICE_X58Y96         FDRE                                         r  spaceRace1/R1/y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.509     4.932    spaceRace1/R1/CLK_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  spaceRace1/R1/y_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            change_mode/d_btn0/sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.244ns (16.334%)  route 1.252ns (83.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           1.252     1.497    change_mode/d_btn0/BTNC_IBUF
    SLICE_X62Y82         FDRE                                         r  change_mode/d_btn0/sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.831     1.996    change_mode/d_btn0/CLK_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  change_mode/d_btn0/sync_0_reg/C

Slack:                    inf
  Source:                 BTN_LU[1]
                            (input port)
  Destination:            spaceRace1/b0/incx_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.299ns (17.278%)  route 1.430ns (82.722%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN_LU[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN_LU_IBUF[1]_inst/O
                         net (fo=5, routed)           1.430     1.683    spaceRace1/b0/detectx/BTN_LU_IBUF[1]
    SLICE_X68Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.728 r  spaceRace1/b0/detectx/incx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.728    spaceRace1/b0/detectx_n_0
    SLICE_X68Y89         FDSE                                         r  spaceRace1/b0/incx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.838     2.003    spaceRace1/b0/CLK_IBUF_BUFG
    SLICE_X68Y89         FDSE                                         r  spaceRace1/b0/incx_reg[0]/C

Slack:                    inf
  Source:                 BTN_LU[1]
                            (input port)
  Destination:            spaceRace1/R1/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.907ns  (logic 0.448ns (23.475%)  route 1.459ns (76.525%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN_LU[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTN_LU_IBUF[1]_inst/O
                         net (fo=5, routed)           1.232     1.486    spaceRace1/R1/BTN_LU_IBUF[1]
    SLICE_X59Y96         LUT5 (Prop_lut5_I1_O)        0.042     1.528 f  spaceRace1/R1/y[11]_i_7/O
                         net (fo=1, routed)           0.139     1.667    spaceRace1/R1/y[11]_i_7_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I0_O)        0.107     1.774 f  spaceRace1/R1/y[11]_i_4/O
                         net (fo=13, routed)          0.087     1.862    spaceRace1/R1/y1__12
    SLICE_X59Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  spaceRace1/R1/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.907    spaceRace1/R1/y[5]_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  spaceRace1/R1/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.837     2.002    spaceRace1/R1/CLK_IBUF_BUFG
    SLICE_X59Y96         FDRE                                         r  spaceRace1/R1/y_reg[5]/C

Slack:                    inf
  Source:                 BTN_LU[1]
                            (input port)
  Destination:            spaceRace1/b0/x_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.299ns (15.411%)  route 1.639ns (84.589%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN_LU[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN_LU_IBUF[1]_inst/O
                         net (fo=5, routed)           1.639     1.892    spaceRace1/b0/BTN_LU_IBUF[1]
    SLICE_X68Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.937 r  spaceRace1/b0/x_dir_i_1/O
                         net (fo=1, routed)           0.000     1.937    spaceRace1/b0/x_dir_i_1_n_0
    SLICE_X68Y90         FDRE                                         r  spaceRace1/b0/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.839     2.004    spaceRace1/b0/CLK_IBUF_BUFG
    SLICE_X68Y90         FDRE                                         r  spaceRace1/b0/x_dir_reg/C

Slack:                    inf
  Source:                 BTN_DR[1]
                            (input port)
  Destination:            spaceRace1/R2/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.370ns (18.905%)  route 1.589ns (81.095%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTN_DR[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_DR[1]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  BTN_DR_IBUF[1]_inst/O
                         net (fo=2, routed)           1.233     1.469    spaceRace1/R2/BTN_DR_IBUF[1]
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.514 r  spaceRace1/R2/y[11]_i_5__0/O
                         net (fo=1, routed)           0.231     1.745    spaceRace1/R2/y[11]_i_5__0_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.790 r  spaceRace1/R2/y[11]_i_3__1/O
                         net (fo=13, routed)          0.124     1.914    spaceRace1/R2/y1__12
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.959 r  spaceRace1/R2/y[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.959    spaceRace1/R2/y[4]_i_1__0_n_0
    SLICE_X60Y90         FDRE                                         r  spaceRace1/R2/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.836     2.001    spaceRace1/R2/CLK_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  spaceRace1/R2/y_reg[4]/C

Slack:                    inf
  Source:                 BTN_DR[1]
                            (input port)
  Destination:            spaceRace1/R2/y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.370ns (18.886%)  route 1.591ns (81.114%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTN_DR[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_DR[1]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  BTN_DR_IBUF[1]_inst/O
                         net (fo=2, routed)           1.233     1.469    spaceRace1/R2/BTN_DR_IBUF[1]
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.514 r  spaceRace1/R2/y[11]_i_5__0/O
                         net (fo=1, routed)           0.231     1.745    spaceRace1/R2/y[11]_i_5__0_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.790 r  spaceRace1/R2/y[11]_i_3__1/O
                         net (fo=13, routed)          0.126     1.916    spaceRace1/R2/y1__12
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.961 r  spaceRace1/R2/y[11]_i_2__1/O
                         net (fo=1, routed)           0.000     1.961    spaceRace1/R2/y[11]_i_2__1_n_0
    SLICE_X60Y90         FDRE                                         r  spaceRace1/R2/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.836     2.001    spaceRace1/R2/CLK_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  spaceRace1/R2/y_reg[11]/C

Slack:                    inf
  Source:                 BTN_LU[1]
                            (input port)
  Destination:            spaceRace1/R1/y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.966ns  (logic 0.448ns (22.768%)  route 1.518ns (77.232%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN_LU[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN_LU_IBUF[1]_inst/O
                         net (fo=5, routed)           1.232     1.486    spaceRace1/R1/BTN_LU_IBUF[1]
    SLICE_X59Y96         LUT5 (Prop_lut5_I1_O)        0.042     1.528 r  spaceRace1/R1/y[11]_i_7/O
                         net (fo=1, routed)           0.139     1.667    spaceRace1/R1/y[11]_i_7_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I0_O)        0.107     1.774 r  spaceRace1/R1/y[11]_i_4/O
                         net (fo=13, routed)          0.147     1.921    spaceRace1/R1/y1__12
    SLICE_X59Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.966 r  spaceRace1/R1/y[11]_i_2__0/O
                         net (fo=1, routed)           0.000     1.966    spaceRace1/R1/y[11]_i_2__0_n_0
    SLICE_X59Y98         FDRE                                         r  spaceRace1/R1/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.838     2.003    spaceRace1/R1/CLK_IBUF_BUFG
    SLICE_X59Y98         FDRE                                         r  spaceRace1/R1/y_reg[11]/C

Slack:                    inf
  Source:                 BTN_LU[1]
                            (input port)
  Destination:            spaceRace1/R1/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.448ns (22.282%)  route 1.561ns (77.718%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN_LU[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTN_LU_IBUF[1]_inst/O
                         net (fo=5, routed)           1.232     1.486    spaceRace1/R1/BTN_LU_IBUF[1]
    SLICE_X59Y96         LUT5 (Prop_lut5_I1_O)        0.042     1.528 f  spaceRace1/R1/y[11]_i_7/O
                         net (fo=1, routed)           0.139     1.667    spaceRace1/R1/y[11]_i_7_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I0_O)        0.107     1.774 f  spaceRace1/R1/y[11]_i_4/O
                         net (fo=13, routed)          0.189     1.964    spaceRace1/R1/y1__12
    SLICE_X58Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.009 r  spaceRace1/R1/y[1]_i_1/O
                         net (fo=1, routed)           0.000     2.009    spaceRace1/R1/y[1]_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  spaceRace1/R1/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.837     2.002    spaceRace1/R1/CLK_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  spaceRace1/R1/y_reg[1]/C

Slack:                    inf
  Source:                 BTN_LU[1]
                            (input port)
  Destination:            spaceRace1/R1/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.448ns (22.238%)  route 1.565ns (77.762%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN_LU[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN_LU_IBUF[1]_inst/O
                         net (fo=5, routed)           1.232     1.486    spaceRace1/R1/BTN_LU_IBUF[1]
    SLICE_X59Y96         LUT5 (Prop_lut5_I1_O)        0.042     1.528 r  spaceRace1/R1/y[11]_i_7/O
                         net (fo=1, routed)           0.139     1.667    spaceRace1/R1/y[11]_i_7_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I0_O)        0.107     1.774 r  spaceRace1/R1/y[11]_i_4/O
                         net (fo=13, routed)          0.193     1.968    spaceRace1/R1/y1__12
    SLICE_X58Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.013 r  spaceRace1/R1/y[6]_i_1/O
                         net (fo=1, routed)           0.000     2.013    spaceRace1/R1/y[6]_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  spaceRace1/R1/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.837     2.002    spaceRace1/R1/CLK_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  spaceRace1/R1/y_reg[6]/C

Slack:                    inf
  Source:                 BTN_LU[1]
                            (input port)
  Destination:            spaceRace1/R1/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.448ns (22.219%)  route 1.567ns (77.781%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN_LU[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_LU[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTN_LU_IBUF[1]_inst/O
                         net (fo=5, routed)           1.232     1.486    spaceRace1/R1/BTN_LU_IBUF[1]
    SLICE_X59Y96         LUT5 (Prop_lut5_I1_O)        0.042     1.528 r  spaceRace1/R1/y[11]_i_7/O
                         net (fo=1, routed)           0.139     1.667    spaceRace1/R1/y[11]_i_7_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I0_O)        0.107     1.774 r  spaceRace1/R1/y[11]_i_4/O
                         net (fo=13, routed)          0.195     1.969    spaceRace1/R1/y1__12
    SLICE_X59Y97         LUT6 (Prop_lut6_I2_O)        0.045     2.014 r  spaceRace1/R1/y[4]_i_1/O
                         net (fo=1, routed)           0.000     2.014    spaceRace1/R1/y[4]_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  spaceRace1/R1/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.838     2.003    spaceRace1/R1/CLK_IBUF_BUFG
    SLICE_X59Y97         FDRE                                         r  spaceRace1/R1/y_reg[4]/C





