{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688153868623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688153868624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 16:37:48 2023 " "Processing started: Fri Jun 30 16:37:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688153868624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153868624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153868624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688153868907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688153868908 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115.v(303) " "Verilog HDL warning at DE2_115.v(303): extended using \"x\" or \"z\"" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 303 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688153875809 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux DE2_115.v " "Entity \"mux\" obtained from \"DE2_115.v\" instead of from Quartus Prime megafunction library" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 487 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1688153875810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.v 13 13 " "Found 13 design units, including 13 entities, in source file de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688153875811 ""} { "Info" "ISGN_ENTITY_NAME" "2 display7 " "Found entity 2: display7" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688153875811 ""} { "Info" "ISGN_ENTITY_NAME" "3 immGen " "Found entity 3: immGen" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688153875811 ""} { "Info" "ISGN_ENTITY_NAME" "4 add " "Found entity 4: add" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688153875811 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALUcontrole " "Found entity 5: ALUcontrole" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688153875811 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688153875811 ""} { "Info" "ISGN_ENTITY_NAME" "7 branch " "Found entity 7: branch" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688153875811 ""} { "Info" "ISGN_ENTITY_NAME" "8 controlador " "Found entity 8: controlador" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688153875811 ""} { "Info" "ISGN_ENTITY_NAME" "9 DataMemory " "Found entity 9: DataMemory" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688153875811 ""} { "Info" "ISGN_ENTITY_NAME" "10 instruction_memory " "Found entity 10: instruction_memory" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688153875811 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux " "Found entity 11: mux" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688153875811 ""} { "Info" "ISGN_ENTITY_NAME" "12 registradores " "Found entity 12: registradores" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688153875811 ""} { "Info" "ISGN_ENTITY_NAME" "13 pc_counter " "Found entity 13: pc_counter" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688153875811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153875811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688153875840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter pc_counter:pc_cont " "Elaborating entity \"pc_counter\" for hierarchy \"pc_counter:pc_cont\"" {  } { { "DE2_115.v" "pc_cont" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688153875859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:intru_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:intru_mem\"" {  } { { "DE2_115.v" "intru_mem" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688153875865 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[256..61\] 0 DE2_115.v(421) " "Net \"memoria\[256..61\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[59..57\] 0 DE2_115.v(421) " "Net \"memoria\[59..57\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[55..53\] 0 DE2_115.v(421) " "Net \"memoria\[55..53\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[51..49\] 0 DE2_115.v(421) " "Net \"memoria\[51..49\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[47..45\] 0 DE2_115.v(421) " "Net \"memoria\[47..45\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[43..41\] 0 DE2_115.v(421) " "Net \"memoria\[43..41\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[39..37\] 0 DE2_115.v(421) " "Net \"memoria\[39..37\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[35..33\] 0 DE2_115.v(421) " "Net \"memoria\[35..33\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[31..29\] 0 DE2_115.v(421) " "Net \"memoria\[31..29\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[27..25\] 0 DE2_115.v(421) " "Net \"memoria\[27..25\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[23..21\] 0 DE2_115.v(421) " "Net \"memoria\[23..21\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[19..17\] 0 DE2_115.v(421) " "Net \"memoria\[19..17\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[15..13\] 0 DE2_115.v(421) " "Net \"memoria\[15..13\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[11..9\] 0 DE2_115.v(421) " "Net \"memoria\[11..9\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875891 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[7..5\] 0 DE2_115.v(421) " "Net \"memoria\[7..5\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875892 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[3..1\] 0 DE2_115.v(421) " "Net \"memoria\[3..1\]\" at DE2_115.v(421) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688153875892 "|DE2_115|instruction_memory:intru_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:control " "Elaborating entity \"controlador\" for hierarchy \"controlador:control\"" {  } { { "DE2_115.v" "control" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688153875946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:regs " "Elaborating entity \"registradores\" for hierarchy \"registradores:regs\"" {  } { { "DE2_115.v" "regs" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688153875954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen immGen:imm " "Elaborating entity \"immGen\" for hierarchy \"immGen:imm\"" {  } { { "DE2_115.v" "imm" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688153876051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrole ALUcontrole:alu_control " "Elaborating entity \"ALUcontrole\" for hierarchy \"ALUcontrole:alu_control\"" {  } { { "DE2_115.v" "alu_control" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688153876058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "DE2_115.v" "alu" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688153876063 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DE2_115.v(283) " "Verilog HDL Case Statement warning at DE2_115.v(283): incomplete case statement has no default case item" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 283 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1688153876063 "|DE2_115|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DE2_115.v(289) " "Verilog HDL Case Statement warning at DE2_115.v(289): incomplete case statement has no default case item" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 289 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1688153876064 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DE2_115.v(281) " "Verilog HDL Case Statement information at DE2_115.v(281): all case item expressions in this case statement are onehot" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1688153876064 "|DE2_115|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado DE2_115.v(281) " "Verilog HDL Always Construct warning at DE2_115.v(281): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688153876064 "|DE2_115|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE2_115.v(310) " "Verilog HDL assignment warning at DE2_115.v(310): truncated value with size 32 to match size of target (1)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688153876064 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] DE2_115.v(281) " "Inferred latch for \"resultado\[0\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876066 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] DE2_115.v(281) " "Inferred latch for \"resultado\[1\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876066 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] DE2_115.v(281) " "Inferred latch for \"resultado\[2\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876066 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] DE2_115.v(281) " "Inferred latch for \"resultado\[3\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876066 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] DE2_115.v(281) " "Inferred latch for \"resultado\[4\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876066 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] DE2_115.v(281) " "Inferred latch for \"resultado\[5\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876066 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] DE2_115.v(281) " "Inferred latch for \"resultado\[6\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876066 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] DE2_115.v(281) " "Inferred latch for \"resultado\[7\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876066 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] DE2_115.v(281) " "Inferred latch for \"resultado\[8\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876066 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] DE2_115.v(281) " "Inferred latch for \"resultado\[9\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876066 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] DE2_115.v(281) " "Inferred latch for \"resultado\[10\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876066 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] DE2_115.v(281) " "Inferred latch for \"resultado\[11\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876066 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] DE2_115.v(281) " "Inferred latch for \"resultado\[12\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876066 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] DE2_115.v(281) " "Inferred latch for \"resultado\[13\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] DE2_115.v(281) " "Inferred latch for \"resultado\[14\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] DE2_115.v(281) " "Inferred latch for \"resultado\[15\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[16\] DE2_115.v(281) " "Inferred latch for \"resultado\[16\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[17\] DE2_115.v(281) " "Inferred latch for \"resultado\[17\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[18\] DE2_115.v(281) " "Inferred latch for \"resultado\[18\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[19\] DE2_115.v(281) " "Inferred latch for \"resultado\[19\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[20\] DE2_115.v(281) " "Inferred latch for \"resultado\[20\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[21\] DE2_115.v(281) " "Inferred latch for \"resultado\[21\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[22\] DE2_115.v(281) " "Inferred latch for \"resultado\[22\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[23\] DE2_115.v(281) " "Inferred latch for \"resultado\[23\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[24\] DE2_115.v(281) " "Inferred latch for \"resultado\[24\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[25\] DE2_115.v(281) " "Inferred latch for \"resultado\[25\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[26\] DE2_115.v(281) " "Inferred latch for \"resultado\[26\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[27\] DE2_115.v(281) " "Inferred latch for \"resultado\[27\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876067 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[28\] DE2_115.v(281) " "Inferred latch for \"resultado\[28\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876068 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[29\] DE2_115.v(281) " "Inferred latch for \"resultado\[29\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876068 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[30\] DE2_115.v(281) " "Inferred latch for \"resultado\[30\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876068 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[31\] DE2_115.v(281) " "Inferred latch for \"resultado\[31\]\" at DE2_115.v(281)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153876068 "|DE2_115|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:data_mem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:data_mem\"" {  } { { "DE2_115.v" "data_mem" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688153876080 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DE2_115.v(399) " "Verilog HDL Case Statement information at DE2_115.v(399): all case item expressions in this case statement are onehot" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1688153876087 "|DE2_115|DataMemory:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:branch_and " "Elaborating entity \"branch\" for hierarchy \"branch:branch_and\"" {  } { { "DE2_115.v" "branch_and" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688153876175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux1 " "Elaborating entity \"mux\" for hierarchy \"mux:mux1\"" {  } { { "DE2_115.v" "mux1" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688153876179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:add4 " "Elaborating entity \"add\" for hierarchy \"add:add4\"" {  } { { "DE2_115.v" "add4" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688153876186 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset DE2_115.v(222) " "Verilog HDL Always Construct warning at DE2_115.v(222): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688153876187 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a DE2_115.v(224) " "Verilog HDL Always Construct warning at DE2_115.v(224): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688153876187 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b DE2_115.v(224) " "Verilog HDL Always Construct warning at DE2_115.v(224): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688153876187 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b DE2_115.v(225) " "Verilog HDL Always Construct warning at DE2_115.v(225): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688153876187 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a DE2_115.v(225) " "Verilog HDL Always Construct warning at DE2_115.v(225): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688153876187 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a DE2_115.v(226) " "Verilog HDL Always Construct warning at DE2_115.v(226): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688153876187 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b DE2_115.v(226) " "Verilog HDL Always Construct warning at DE2_115.v(226): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688153876187 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a DE2_115.v(227) " "Verilog HDL Always Construct warning at DE2_115.v(227): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688153876187 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b DE2_115.v(227) " "Verilog HDL Always Construct warning at DE2_115.v(227): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688153876187 "|DE2_115|add:add4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DE2_115.v(224) " "Verilog HDL Case Statement information at DE2_115.v(224): all case item expressions in this case statement are onehot" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 224 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1688153876187 "|DE2_115|add:add4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7 display7:display0 " "Elaborating entity \"display7\" for hierarchy \"display7:display0\"" {  } { { "DE2_115.v" "display0" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688153876194 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1688153889118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[0\] " "Latch ALU:alu\|resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889130 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[1\] " "Latch ALU:alu\|resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889130 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[2\] " "Latch ALU:alu\|resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[3\] " "Latch ALU:alu\|resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[4\] " "Latch ALU:alu\|resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[5\] " "Latch ALU:alu\|resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[6\] " "Latch ALU:alu\|resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[7\] " "Latch ALU:alu\|resultado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[8\] " "Latch ALU:alu\|resultado\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[9\] " "Latch ALU:alu\|resultado\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[10\] " "Latch ALU:alu\|resultado\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[11\] " "Latch ALU:alu\|resultado\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[12\] " "Latch ALU:alu\|resultado\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[13\] " "Latch ALU:alu\|resultado\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[14\] " "Latch ALU:alu\|resultado\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[15\] " "Latch ALU:alu\|resultado\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[16\] " "Latch ALU:alu\|resultado\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889131 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[17\] " "Latch ALU:alu\|resultado\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[18\] " "Latch ALU:alu\|resultado\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[19\] " "Latch ALU:alu\|resultado\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[20\] " "Latch ALU:alu\|resultado\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[21\] " "Latch ALU:alu\|resultado\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[22\] " "Latch ALU:alu\|resultado\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[23\] " "Latch ALU:alu\|resultado\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[24\] " "Latch ALU:alu\|resultado\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[25\] " "Latch ALU:alu\|resultado\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[26\] " "Latch ALU:alu\|resultado\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[27\] " "Latch ALU:alu\|resultado\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[28\] " "Latch ALU:alu\|resultado\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[29\] " "Latch ALU:alu\|resultado\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[30\] " "Latch ALU:alu\|resultado\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889132 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[31\] " "Latch ALU:alu\|resultado\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 569 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688153889133 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688153889133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[0\] " "LATCH primitive \"ALU:alu\|resultado\[0\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[1\] " "LATCH primitive \"ALU:alu\|resultado\[1\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[2\] " "LATCH primitive \"ALU:alu\|resultado\[2\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[3\] " "LATCH primitive \"ALU:alu\|resultado\[3\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[4\] " "LATCH primitive \"ALU:alu\|resultado\[4\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[5\] " "LATCH primitive \"ALU:alu\|resultado\[5\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[6\] " "LATCH primitive \"ALU:alu\|resultado\[6\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[7\] " "LATCH primitive \"ALU:alu\|resultado\[7\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[8\] " "LATCH primitive \"ALU:alu\|resultado\[8\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[9\] " "LATCH primitive \"ALU:alu\|resultado\[9\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[10\] " "LATCH primitive \"ALU:alu\|resultado\[10\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[11\] " "LATCH primitive \"ALU:alu\|resultado\[11\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[12\] " "LATCH primitive \"ALU:alu\|resultado\[12\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[13\] " "LATCH primitive \"ALU:alu\|resultado\[13\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[14\] " "LATCH primitive \"ALU:alu\|resultado\[14\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[15\] " "LATCH primitive \"ALU:alu\|resultado\[15\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[16\] " "LATCH primitive \"ALU:alu\|resultado\[16\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[17\] " "LATCH primitive \"ALU:alu\|resultado\[17\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[18\] " "LATCH primitive \"ALU:alu\|resultado\[18\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[19\] " "LATCH primitive \"ALU:alu\|resultado\[19\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[20\] " "LATCH primitive \"ALU:alu\|resultado\[20\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[21\] " "LATCH primitive \"ALU:alu\|resultado\[21\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[22\] " "LATCH primitive \"ALU:alu\|resultado\[22\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[23\] " "LATCH primitive \"ALU:alu\|resultado\[23\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[24\] " "LATCH primitive \"ALU:alu\|resultado\[24\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[25\] " "LATCH primitive \"ALU:alu\|resultado\[25\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[26\] " "LATCH primitive \"ALU:alu\|resultado\[26\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[27\] " "LATCH primitive \"ALU:alu\|resultado\[27\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[28\] " "LATCH primitive \"ALU:alu\|resultado\[28\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[29\] " "LATCH primitive \"ALU:alu\|resultado\[29\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[30\] " "LATCH primitive \"ALU:alu\|resultado\[30\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[31\] " "LATCH primitive \"ALU:alu\|resultado\[31\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 281 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688153889145 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688153889523 "|DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688153889523 "|DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688153889523 "|DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688153889523 "|DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688153889523 "|DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688153889523 "|DE2_115|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688153889523 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688153889614 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "833 " "833 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688153891646 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.map.smsg " "Generated suppressed messages file C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153891715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688153891846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688153891846 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688153891956 "|DE2_115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688153891956 "|DE2_115|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1688153891956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1436 " "Implemented 1436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688153891956 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688153891956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1376 " "Implemented 1376 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688153891956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688153891956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688153891986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 16:38:11 2023 " "Processing ended: Fri Jun 30 16:38:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688153891986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688153891986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688153891986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688153891986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1688153893081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688153893081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 16:38:12 2023 " "Processing started: Fri Jun 30 16:38:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688153893081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1688153893081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1688153893081 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1688153893168 ""}
{ "Info" "0" "" "Project  = DE2_115" {  } {  } 0 0 "Project  = DE2_115" 0 0 "Fitter" 0 0 1688153893169 ""}
{ "Info" "0" "" "Revision = DE2_115" {  } {  } 0 0 "Revision = DE2_115" 0 0 "Fitter" 0 0 1688153893169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1688153893232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1688153893232 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1688153893242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688153893290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688153893290 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688153893543 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1688153893546 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688153893621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688153893621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688153893621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688153893621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688153893621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688153893621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688153893621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688153893621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688153893621 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1688153893621 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/" { { 0 { 0 ""} 0 2405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688153893627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/" { { 0 { 0 ""} 0 2407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688153893627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/" { { 0 { 0 ""} 0 2409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688153893627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/" { { 0 { 0 ""} 0 2411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688153893627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/" { { 0 { 0 ""} 0 2413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688153893627 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1688153893627 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1688153893630 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1688153894724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1688153894725 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1688153894725 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1688153894734 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1688153894735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688153895098 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688153895099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688153895099 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688153895101 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688153895103 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688153895105 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688153895105 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688153895106 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688153895107 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1688153895108 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688153895108 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688153895319 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1688153895324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688153897311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688153897599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688153897633 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688153902462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688153902462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688153902791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1688153905959 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688153905959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1688153907656 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1688153907656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688153907658 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1688153907778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688153907794 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688153908097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688153908098 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688153908390 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688153908827 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688153909403 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688153909403 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688153909403 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688153909403 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1688153909403 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.fit.smsg " "Generated suppressed messages file C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688153909513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5718 " "Peak virtual memory: 5718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688153909879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 16:38:29 2023 " "Processing ended: Fri Jun 30 16:38:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688153909879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688153909879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688153909879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688153909879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1688153911146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688153911146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 16:38:31 2023 " "Processing started: Fri Jun 30 16:38:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688153911146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1688153911146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1688153911146 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1688153911425 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1688153913273 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1688153913367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688153913617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 16:38:33 2023 " "Processing ended: Fri Jun 30 16:38:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688153913617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688153913617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688153913617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1688153913617 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1688153914250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1688153914795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688153914795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 16:38:34 2023 " "Processing started: Fri Jun 30 16:38:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688153914795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1688153914795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115 -c DE2_115 " "Command: quartus_sta DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1688153914795 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1688153914888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1688153915001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1688153915001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688153915047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688153915048 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1688153915407 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1688153915409 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1688153915410 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1688153915413 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688153915413 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1688153915419 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1688153915420 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1688153915427 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1688153915663 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688153915663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.595 " "Worst-case setup slack is -14.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153915665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153915665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.595           -4681.565 KEY\[0\]  " "  -14.595           -4681.565 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153915665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688153915665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153915680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153915680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 KEY\[0\]  " "    0.440               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153915680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688153915680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688153915683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688153915686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153915690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153915690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -464.315 KEY\[0\]  " "   -3.000            -464.315 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153915690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688153915690 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688153915835 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1688153915856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1688153916159 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1688153916226 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1688153916280 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688153916280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.241 " "Worst-case setup slack is -13.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.241           -4229.030 KEY\[0\]  " "  -13.241           -4229.030 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688153916291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 KEY\[0\]  " "    0.387               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688153916313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688153916317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688153916322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -464.315 KEY\[0\]  " "   -3.000            -464.315 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688153916325 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688153916446 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1688153916522 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1688153916533 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688153916533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.554 " "Worst-case setup slack is -6.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.554           -2094.534 KEY\[0\]  " "   -6.554           -2094.534 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688153916536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 KEY\[0\]  " "    0.199               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688153916555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688153916560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688153916564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -542.316 KEY\[0\]  " "   -3.000            -542.316 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688153916567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688153916567 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688153916991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688153916993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688153917059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 16:38:37 2023 " "Processing ended: Fri Jun 30 16:38:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688153917059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688153917059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688153917059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1688153917059 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 147 s " "Quartus Prime Full Compilation was successful. 0 errors, 147 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1688153917799 ""}
