=PWM IP core

== Ports

.Ports
[%autowidth]
|=====================================================================================================
     ^|Signal Group       ^|Signal Name           ^|Direction ^|Width ^|Description

.2+^.^|Clock/Reset         .^|iCLOCK                ^|Input     ^|   1   |Clock input
                           .^|iRESET                ^|Input     ^|   1   |Reset input
.3+^.^|Avalon Slave        .^|iADDRESS              ^|Input     ^|   *   |Address                       
                           .^|iWRITE                ^|Input     ^|   1   |Write request                 
                           .^|iWRITE_DATA           ^|Input     ^|  32   |Data to be written            
.1+^.^|exports             .^|oPWM                  ^|Output    ^| pCHANNELS |input signals                       
|=====================================================================================================

[NOTE]
Address bits depend on the parameters set for the IP. there are 2 fixed registers plus a 2 registers for each PWM channel

== Parameters

.Parameters
[%autowidth]
|=====================================================================================================
^|Parameter      ^|Allowed range ^|Description          

|pCHANNELS       ^| 1-32          |Number of PWM channels
|pPRESCALER_BITS ^| 1-32          |Number of bits for the clock prescaler
|pMATCH_BITS     ^| 1-32          |Number of bits for the PWM counter
|=====================================================================================================

.Registers
[%autowidth]
|=====================================================================================================
^|Address   ^|    Bits            ^|Description

^|0        .^| pPRESCALER_BITS-1:0 |Prescaler value
^|1        .^| pMATCH_BITS-1:0     |PWM Counter period
^|2+2*n    .^| pMATCH_BITS-1:0     |PWM counter value at which output is set high
^|2+2*n+1  .^| pMATCH_BITS-1:0     |PWM counter value at which output is set low
|=====================================================================================================

== IP CORE Description

*PWM* core generates pCHANNELS bits of synchronous PWM signals. The IP has a single counter with a prescaler and individual channels with programmable start and stop values which allow to change relative phases of PWM pulses among channels
