# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/divider/src/divider_32_20.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/divider/sim/divider.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_najnow/src/delay_module.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_najnow/src/delay_one.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_najnow/src/rgb2ycbcr.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_najnow/sim/rgb2ycbcr_najnow.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/sources_1/new/acum_register.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/sources_1/new/binarization.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/sources_1/new/centroid.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/new/circle.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/hdmi_vga_zybo/delayLinieBRAM_WP.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/src/delay_module.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/src/delay_one.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/sources_1/imports/hdmi_vga_zybo/hdmi_vga_zybo_src/tb_src/hdmi_in.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/sources_1/imports/hdmi_vga_zybo/hdmi_vga_zybo_src/tb_src/hdmi_out.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/new/median5x5.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/sources_1/imports/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vp.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/sources_1/imports/hdmi_vga_zybo/hdmi_vga_zybo_src/tb_src/tb_hdmi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
