Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Documents and Settings/student/Desktop/lat3-submission/visual2test/visual2/SenderTestbench_isim_beh.exe -prj C:/Documents and Settings/student/Desktop/lat3-submission/visual2test/visual2/SenderTestbench_beh.prj work.SenderTestbench work.glbl 
ISim O.61xd (signature 0x6dd86d03)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Documents and Settings/student/Desktop/lat3-submission/visual2test/visual2/SenderTestbench.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
ERROR:HDLCompiler:1654 - "C:/Documents and Settings/student/Desktop/lat3-submission/visual2test/visual2/SenderTestbench.v" Line 38: Instantiating <uut> from unknown module <CharSender>
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
