{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682575639695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682575639696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 15:07:19 2023 " "Processing started: Thu Apr 27 15:07:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682575639696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575639696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple -c simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575639696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682575639855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682575639855 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 shifter.v(36) " "Verilog HDL Expression warning at shifter.v(36): truncated literal to match 3 bits" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682575644809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC simple.v(45) " "Verilog HDL Declaration information at simple.v(45): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682575644813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BR br simple.v(51) " "Verilog HDL Declaration information at simple.v(51): object \"BR\" differs only in case from object \"br\" in the same scope" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682575644813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.v 9 9 " "Found 9 design units, including 9 entities, in source file simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682575644817 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile " "Found entity 2: RegisterFile" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682575644817 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "register.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682575644817 ""} { "Info" "ISGN_ENTITY_NAME" "4 shifter " "Found entity 4: shifter" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682575644817 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC " "Found entity 5: PC" {  } { { "PC.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682575644817 ""} { "Info" "ISGN_ENTITY_NAME" "6 phasecounter " "Found entity 6: phasecounter" {  } { { "phasecounter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/phasecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682575644817 ""} { "Info" "ISGN_ENTITY_NAME" "7 ctl " "Found entity 7: ctl" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682575644817 ""} { "Info" "ISGN_ENTITY_NAME" "8 branch " "Found entity 8: branch" {  } { { "branch.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682575644817 ""} { "Info" "ISGN_ENTITY_NAME" "9 simple " "Found entity 9: simple" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682575644817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575644817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682575644822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575644822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WriteReg simple.v(56) " "Verilog HDL Implicit Net warning at simple.v(56): created implicit net for \"WriteReg\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575644822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode simple.v(58) " "Verilog HDL Implicit Net warning at simple.v(58): created implicit net for \"opcode\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575644822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegDst simple.v(58) " "Verilog HDL Implicit Net warning at simple.v(58): created implicit net for \"RegDst\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575644822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "brch_sig simple.v(60) " "Verilog HDL Implicit Net warning at simple.v(60): created implicit net for \"brch_sig\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575644822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCIn simple.v(60) " "Verilog HDL Implicit Net warning at simple.v(60): created implicit net for \"PCIn\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575644822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple " "Elaborating entity \"simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682575644988 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out simple.v(16) " "Output port \"out\" at simple.v(16) has no driver" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682575644991 "|simple"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:IR " "Elaborating entity \"register\" for hierarchy \"register:IR\"" {  } { { "simple.v" "IR" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575644993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "simple.v" "RF" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575645004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "simple.v" "ALU" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575645012 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645013 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645013 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(10) " "Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682575645013 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(31) " "Verilog HDL Always Construct warning at ALU.v(31): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645013 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(35) " "Verilog HDL Always Construct warning at ALU.v(35): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645013 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(36) " "Verilog HDL Always Construct warning at ALU.v(36): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645013 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682575645013 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cond ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"cond\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682575645013 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[0\] ALU.v(9) " "Inferred latch for \"cond\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645014 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.v(9) " "Inferred latch for \"C\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645014 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.v(9) " "Inferred latch for \"C\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645014 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.v(9) " "Inferred latch for \"C\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645014 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.v(9) " "Inferred latch for \"C\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645014 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.v(9) " "Inferred latch for \"C\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645014 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.v(9) " "Inferred latch for \"C\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645014 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.v(9) " "Inferred latch for \"C\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645014 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.v(9) " "Inferred latch for \"C\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645014 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.v(9) " "Inferred latch for \"C\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645014 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.v(9) " "Inferred latch for \"C\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645014 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.v(9) " "Inferred latch for \"C\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645015 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.v(9) " "Inferred latch for \"C\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645015 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.v(9) " "Inferred latch for \"C\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645015 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.v(9) " "Inferred latch for \"C\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645015 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.v(9) " "Inferred latch for \"C\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645015 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.v(9) " "Inferred latch for \"C\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645015 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] ALU.v(9) " "Inferred latch for \"C\[16\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645015 "|simple|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctl ctl:ctl " "Elaborating entity \"ctl\" for hierarchy \"ctl:ctl\"" {  } { { "simple.v" "ctl" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575645023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_reg ctl.v(10) " "Verilog HDL or VHDL warning at ctl.v(10): object \"inst_reg\" assigned a value but never read" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/ctl.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682575645023 "|simple|ctl:ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:sf " "Elaborating entity \"shifter\" for hierarchy \"shifter:sf\"" {  } { { "simple.v" "sf" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575645032 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(16) " "Verilog HDL Always Construct warning at shifter.v(16): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645032 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(17) " "Verilog HDL Always Construct warning at shifter.v(17): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645032 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 shifter.v(17) " "Verilog HDL assignment warning at shifter.v(17): truncated value with size 3 to match size of target (2)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645032 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(18) " "Verilog HDL Always Construct warning at shifter.v(18): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645032 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 shifter.v(18) " "Verilog HDL assignment warning at shifter.v(18): truncated value with size 4 to match size of target (3)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645032 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(19) " "Verilog HDL Always Construct warning at shifter.v(19): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645032 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shifter.v(19) " "Verilog HDL assignment warning at shifter.v(19): truncated value with size 5 to match size of target (4)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645032 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(20) " "Verilog HDL Always Construct warning at shifter.v(20): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645032 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 shifter.v(20) " "Verilog HDL assignment warning at shifter.v(20): truncated value with size 6 to match size of target (5)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645032 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(21) " "Verilog HDL Always Construct warning at shifter.v(21): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645032 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 shifter.v(21) " "Verilog HDL assignment warning at shifter.v(21): truncated value with size 7 to match size of target (6)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(22) " "Verilog HDL Always Construct warning at shifter.v(22): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shifter.v(22) " "Verilog HDL assignment warning at shifter.v(22): truncated value with size 8 to match size of target (7)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(23) " "Verilog HDL Always Construct warning at shifter.v(23): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shifter.v(23) " "Verilog HDL assignment warning at shifter.v(23): truncated value with size 9 to match size of target (8)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(24) " "Verilog HDL Always Construct warning at shifter.v(24): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shifter.v(24) " "Verilog HDL assignment warning at shifter.v(24): truncated value with size 10 to match size of target (9)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(25) " "Verilog HDL Always Construct warning at shifter.v(25): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 shifter.v(25) " "Verilog HDL assignment warning at shifter.v(25): truncated value with size 11 to match size of target (10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(26) " "Verilog HDL Always Construct warning at shifter.v(26): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 shifter.v(26) " "Verilog HDL assignment warning at shifter.v(26): truncated value with size 12 to match size of target (11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(27) " "Verilog HDL Always Construct warning at shifter.v(27): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 shifter.v(27) " "Verilog HDL assignment warning at shifter.v(27): truncated value with size 13 to match size of target (12)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(28) " "Verilog HDL Always Construct warning at shifter.v(28): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 shifter.v(28) " "Verilog HDL assignment warning at shifter.v(28): truncated value with size 14 to match size of target (13)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(29) " "Verilog HDL Always Construct warning at shifter.v(29): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 shifter.v(29) " "Verilog HDL assignment warning at shifter.v(29): truncated value with size 15 to match size of target (14)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(30) " "Verilog HDL Always Construct warning at shifter.v(30): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 shifter.v(30) " "Verilog HDL assignment warning at shifter.v(30): truncated value with size 16 to match size of target (15)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(15) " "Verilog HDL Case Statement warning at shifter.v(15): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(11) " "Verilog HDL Case Statement warning at shifter.v(11): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682575645033 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(39) " "Verilog HDL Always Construct warning at shifter.v(39): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645034 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(40) " "Verilog HDL Always Construct warning at shifter.v(40): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645034 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(45) " "Verilog HDL Always Construct warning at shifter.v(45): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682575645034 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C shifter.v(10) " "Verilog HDL Always Construct warning at shifter.v(10): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682575645034 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] shifter.v(10) " "Inferred latch for \"C\[0\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645034 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] shifter.v(10) " "Inferred latch for \"C\[1\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645034 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] shifter.v(10) " "Inferred latch for \"C\[2\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645034 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] shifter.v(10) " "Inferred latch for \"C\[3\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645034 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] shifter.v(10) " "Inferred latch for \"C\[4\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645034 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] shifter.v(10) " "Inferred latch for \"C\[5\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645034 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] shifter.v(10) " "Inferred latch for \"C\[6\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645034 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] shifter.v(10) " "Inferred latch for \"C\[7\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645034 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] shifter.v(10) " "Inferred latch for \"C\[8\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] shifter.v(10) " "Inferred latch for \"C\[9\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] shifter.v(10) " "Inferred latch for \"C\[10\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] shifter.v(10) " "Inferred latch for \"C\[11\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] shifter.v(10) " "Inferred latch for \"C\[12\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] shifter.v(10) " "Inferred latch for \"C\[13\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] shifter.v(10) " "Inferred latch for \"C\[14\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] shifter.v(10) " "Inferred latch for \"C\[15\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] shifter.v(10) " "Inferred latch for \"C\[16\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] shifter.v(10) " "Inferred latch for \"C\[17\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] shifter.v(10) " "Inferred latch for \"C\[18\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] shifter.v(10) " "Inferred latch for \"C\[19\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] shifter.v(10) " "Inferred latch for \"C\[20\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] shifter.v(10) " "Inferred latch for \"C\[21\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] shifter.v(10) " "Inferred latch for \"C\[22\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] shifter.v(10) " "Inferred latch for \"C\[23\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] shifter.v(10) " "Inferred latch for \"C\[24\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] shifter.v(10) " "Inferred latch for \"C\[25\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] shifter.v(10) " "Inferred latch for \"C\[26\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] shifter.v(10) " "Inferred latch for \"C\[27\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] shifter.v(10) " "Inferred latch for \"C\[28\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] shifter.v(10) " "Inferred latch for \"C\[29\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] shifter.v(10) " "Inferred latch for \"C\[30\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[31\] shifter.v(10) " "Inferred latch for \"C\[31\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645035 "|simple|shifter:sf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "simple.v" "PC" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575645043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(9) " "Verilog HDL assignment warning at PC.v(9): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/PC.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645043 "|simple|PC:PC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(20) " "Verilog HDL assignment warning at PC.v(20): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/PC.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645043 "|simple|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phasecounter phasecounter:a0 " "Elaborating entity \"phasecounter\" for hierarchy \"phasecounter:a0\"" {  } { { "simple.v" "a0" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575645051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 phasecounter.v(10) " "Verilog HDL assignment warning at phasecounter.v(10): truncated value with size 32 to match size of target (3)" {  } { { "phasecounter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/phasecounter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682575645051 "|simple|phasecounter:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:br " "Elaborating entity \"branch\" for hierarchy \"branch:br\"" {  } { { "simple.v" "br" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575645057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c branch.v(5) " "Verilog HDL or VHDL warning at branch.v(5): object \"c\" assigned a value but never read" {  } { { "branch.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/branch.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682575645058 "|simple|branch:br"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[15\] " "Net \"Inst\[15\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[15\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[14\] " "Net \"Inst\[14\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[14\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[13\] " "Net \"Inst\[13\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[13\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[12\] " "Net \"Inst\[12\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[12\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[11\] " "Net \"Inst\[11\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[11\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[10\] " "Net \"Inst\[10\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[10\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[9\] " "Net \"Inst\[9\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[9\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[8\] " "Net \"Inst\[8\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[8\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[7\] " "Net \"Inst\[7\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[7\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[6\] " "Net \"Inst\[6\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[6\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[5\] " "Net \"Inst\[5\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[5\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[4\] " "Net \"Inst\[4\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[4\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[3\] " "Net \"Inst\[3\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[3\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[2\] " "Net \"Inst\[2\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[2\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[1\] " "Net \"Inst\[1\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[1\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[0\] " "Net \"Inst\[0\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[0\]" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682575645090 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682575645090 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682575645325 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[0\] GND " "Pin \"out\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[5\] GND " "Pin \"out\[5\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[6\] GND " "Pin \"out\[6\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[7\] GND " "Pin \"out\[7\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[8\] GND " "Pin \"out\[8\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[9\] GND " "Pin \"out\[9\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[10\] GND " "Pin \"out\[10\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[11\] GND " "Pin \"out\[11\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[12\] GND " "Pin \"out\[12\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[13\] GND " "Pin \"out\[13\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[14\] GND " "Pin \"out\[14\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[15\] GND " "Pin \"out\[15\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682575645335 "|simple|out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682575645335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/output_files/simple.map.smsg " "Generated suppressed messages file /export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/output_files/simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682575645421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682575645421 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[0\] " "No output dependent on input pin \"in\[0\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "No output dependent on input pin \"in\[1\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[2\] " "No output dependent on input pin \"in\[2\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[3\] " "No output dependent on input pin \"in\[3\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[4\] " "No output dependent on input pin \"in\[4\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[5\] " "No output dependent on input pin \"in\[5\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[6\] " "No output dependent on input pin \"in\[6\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[7\] " "No output dependent on input pin \"in\[7\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[8\] " "No output dependent on input pin \"in\[8\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[9\] " "No output dependent on input pin \"in\[9\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[10\] " "No output dependent on input pin \"in\[10\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[11\] " "No output dependent on input pin \"in\[11\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[12\] " "No output dependent on input pin \"in\[12\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[13\] " "No output dependent on input pin \"in\[13\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[14\] " "No output dependent on input pin \"in\[14\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[15\] " "No output dependent on input pin \"in\[15\]\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "exec " "No output dependent on input pin \"exec\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/2023-simple-2023-team23-master/simple/simple.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682575645461 "|simple|exec"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682575645461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682575645461 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682575645461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682575645461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682575645476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 15:07:25 2023 " "Processing ended: Thu Apr 27 15:07:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682575645476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682575645476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682575645476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682575645476 ""}
