<stg><name>adder</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="11">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i11 0), !map !28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i10 %a_V), !map !34

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i10 %b_V), !map !38

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @adder_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %b_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %b_V)

]]></Node>
<StgValue><ssdm name="b_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %a_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %a_V)

]]></Node>
<StgValue><ssdm name="a_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="10">
<![CDATA[
:6  %lhs_V = sext i10 %a_V_read to i11

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="10">
<![CDATA[
:7  %rhs_V = sext i10 %b_V_read to i11

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %ret_V = add nsw i11 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="11">
<![CDATA[
:9  ret i11 %ret_V

]]></Node>
<StgValue><ssdm name="ret_ln5"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="12" name="a_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_V"/></StgValue>
</port>
<port id="13" name="b_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="15" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="14" toId="2">
</dataflow>
<dataflow id="17" from="StgValue_16" to="specbitsmap_ln0" fromId="16" toId="2">
</dataflow>
<dataflow id="18" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="14" toId="3">
</dataflow>
<dataflow id="19" from="a_V" to="specbitsmap_ln0" fromId="12" toId="3">
</dataflow>
<dataflow id="20" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="14" toId="4">
</dataflow>
<dataflow id="21" from="b_V" to="specbitsmap_ln0" fromId="13" toId="4">
</dataflow>
<dataflow id="23" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="22" toId="5">
</dataflow>
<dataflow id="25" from="adder_str" to="spectopmodule_ln0" fromId="24" toId="5">
</dataflow>
<dataflow id="27" from="_ssdm_op_Read.ap_auto.i10" to="b_V_read" fromId="26" toId="6">
</dataflow>
<dataflow id="28" from="b_V" to="b_V_read" fromId="13" toId="6">
</dataflow>
<dataflow id="29" from="_ssdm_op_Read.ap_auto.i10" to="a_V_read" fromId="26" toId="7">
</dataflow>
<dataflow id="30" from="a_V" to="a_V_read" fromId="12" toId="7">
</dataflow>
<dataflow id="31" from="a_V_read" to="lhs_V" fromId="7" toId="8">
</dataflow>
<dataflow id="32" from="b_V_read" to="rhs_V" fromId="6" toId="9">
</dataflow>
<dataflow id="33" from="rhs_V" to="ret_V" fromId="9" toId="10">
</dataflow>
<dataflow id="34" from="lhs_V" to="ret_V" fromId="8" toId="10">
</dataflow>
<dataflow id="35" from="ret_V" to="ret_ln5" fromId="10" toId="11">
</dataflow>
</dataflows>


</stg>
