{C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/Labs/lab2/simulation/part1/tb_part1.v} {1 {vlog -work work -stats=none {C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/Labs/lab2/simulation/part1/tb_part1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tBench

Top level modules:
	tBench

} {} {}} {C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/Labs/lab2/synthesis/part1/lab2_part1.v} {0 {vlog -work work -stats=none {C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/Labs/lab2/synthesis/part1/lab2_part1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fullAdder
-- Compiling module rippleAdder
** Error (suppressible): (vlog-10008) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/Labs/lab2/synthesis/part1/lab2_part1.v(38): Too many indices (1) for array type Cout (dimensionality 0).
** Error (suppressible): (vlog-10008) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/Labs/lab2/synthesis/part1/lab2_part1.v(38): Too many indices (1) for array type Cout (dimensionality 0).

} {} {}}
