// Seed: 1661663951
module module_0 (
    output wire id_0,
    output wire id_1,
    output tri1 id_2
    , id_13,
    output tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    input tri id_8,
    output tri0 id_9,
    input tri id_10,
    input supply1 id_11
);
  assign id_0 = 1;
  generate
    wire id_14, id_15, id_16;
  endgenerate
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4,
    output wire id_5,
    input wor id_6,
    output wand id_7,
    input uwire id_8,
    input wire id_9,
    output tri id_10,
    output wor id_11,
    output tri1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    output tri0 id_15,
    output wand id_16,
    input wor id_17,
    output supply0 id_18,
    output wor id_19,
    output wor id_20,
    output supply0 id_21,
    output tri1 id_22,
    input supply1 id_23,
    output tri0 id_24,
    input supply0 id_25,
    input tri id_26,
    output tri1 id_27,
    output tri1 id_28,
    input supply1 id_29
    , id_41,
    input uwire id_30,
    input tri1 id_31,
    output supply1 id_32,
    output tri1 id_33,
    output wor id_34,
    input tri id_35,
    output tri1 id_36,
    input tri0 id_37,
    output supply0 id_38,
    input wand id_39
);
  logic [7:0][1] id_42 (
      id_28,
      1
  );
  module_0 modCall_1 (
      id_34,
      id_7,
      id_32,
      id_18,
      id_9,
      id_39,
      id_25,
      id_9,
      id_2,
      id_7,
      id_29,
      id_13
  );
endmodule
