// SPDX-License-Identifier: GPL-2.0
/*
 * dts file for Xilinx KR260 bist
 *
 * (C) Copyright 2023, Advanced Micro Devices, Inc.
 *
 */

/dts-v1/;
/plugin/;

&fpga_full {
	#address-cells = <2>;
	#size-cells = <2>;
	firmware-name = "kr260-bist.bit.bin";
	resets = <&zynqmp_reset 116>;
};

&amba {
	afi0: afi0 {
		compatible = "xlnx,afi-fpga";
		config-afi = <0 0>, <1 0>, <2 0>, <3 0>, <4 0>, <5 0>, <6 0>, <7 0>, <8 0>, <9 0>, <10 0>, <11 0>, <12 0>, <13 0>, <14 0xa00>, <15 0x000>;
	};
	clocking0: clocking0 {
		#clock-cells = <0>;
		assigned-clock-rates = <99999001>;
		assigned-clocks = <&zynqmp_clk 71>;
		clock-output-names = "fabric_clk";
		clocks = <&zynqmp_clk 71>;
		compatible = "xlnx,fclk";
	};
	clocking1: clocking1 {
		#clock-cells = <0>;
		assigned-clock-rates = <199998001>;
		assigned-clocks = <&zynqmp_clk 72>;
		clock-output-names = "fabric_clk";
		clocks = <&zynqmp_clk 72>;
		compatible = "xlnx,fclk";
	};
	misc_clk_0: misc_clk_0 {
		#clock-cells = <0>;
		clock-frequency = <125000000>;
		compatible = "fixed-clock";
	};
	misc_clk_1: misc_clk_1 {
		#clock-cells = <0>;
		clock-frequency = <333333333>;
		compatible = "fixed-clock";
	};
	misc_clk_2: misc_clk_2 {
		#clock-cells = <0>;
		clock-frequency = <100000000>;
		compatible = "fixed-clock";
	};
	misc_clk_3: misc_clk_3 {
		#clock-cells = <0>;
		clock-frequency = <125000000>;
		compatible = "fixed-clock";
	};
	misc_clk_4: misc_clk_4 {
		#clock-cells = <0>;
		clock-frequency = <333333333>;
		compatible = "fixed-clock";
	};
	misc_clk_5: misc_clk_5 {
		#clock-cells = <0>;
		clock-frequency = <99999000>;
		compatible = "fixed-clock";
	};
	misc_clk_6: misc_clk_6 {
		#clock-cells = <0>;
		clock-frequency = <156250000>;
		compatible = "fixed-clock";
	};
	misc_clk_7: misc_clk_7 {
		#clock-cells = <0>;
		clock-frequency = <237600000>;
		compatible = "fixed-clock";
	};
	axi_gpio_0: gpio@a0000000 {
		#gpio-cells = <2>;
		clocks = <&misc_clk_5>;
		compatible = "xlnx,xps-gpio-1.00.a";
		gpio-controller ;
		reg = <0x0 0xa0000000 0x0 0x10000>;
		xlnx,all-inputs = <0x0>;
		xlnx,all-inputs-2 = <0x0>;
		xlnx,all-outputs = <0x0>;
		xlnx,all-outputs-2 = <0x0>;
		xlnx,dout-default = <0x00000000>;
		xlnx,dout-default-2 = <0x00000000>;
		xlnx,gpio-width = <0x20>;
		xlnx,gpio2-width = <0x1c>;
		xlnx,interrupt-present = <0x0>;
		xlnx,is-dual = <0x1>;
		xlnx,tri-default = <0xffffffff>;
		xlnx,tri-default-2 = <0xffffffff>;
	};
	ETH10G_axi_eth10G_DMA: dma@a0160000 {
		#dma-cells = <1>;
		clock-names = "s_axi_lite_aclk", "m_axi_sg_aclk", "m_axi_mm2s_aclk", "m_axi_s2mm_aclk";
		clocks = <&misc_clk_5>, <&zynqmp_clk 71>, <&misc_clk_6>, <&misc_clk_6>;
		compatible = "xlnx,eth-dma";
		interrupt-names = "mm2s_introut", "s2mm_introut";
		interrupt-parent = <&gic>;
		interrupts = <0 89 4 0 90 4>;
		reg = <0x0 0xa0160000 0x0 0x10000>;
		xlnx,addrwidth = /bits/ 8 <0x20>;
		xlnx,num-queues = /bits/ 16 <0x1>;
	};
	ETH10G_xxv_ethernet_1: ethernet@a0130000 {
		axistream-connected = <&ETH10G_axi_eth10G_DMA>;
		clock-names = "rx_core_clk", "dclk", "s_axi_aclk", "s_axi_lite_aclk", "m_axi_sg_aclk", "m_axi_mm2s_aclk", "m_axi_s2mm_aclk";
		clocks = <&misc_clk_6>,  <&misc_clk_5>,  <&misc_clk_5>, <&misc_clk_5>, <&zynqmp_clk 71>, <&misc_clk_6>, <&misc_clk_6>;
		compatible = "xlnx,xxv-ethernet-4.1", "xlnx,xxv-ethernet-1.0";
		device_type = "network";
		interrupt-names = "mm2s_introut", "s2mm_introut";
		interrupt-parent = <&gic>;
		interrupts = <0 89 4 0 90 4>;
		local-mac-address = [00 0a 35 00 00 00];
		phy-mode = "base-r";
		reg = <0x0 0xa0130000 0x0 0x10000>;
		xlnx,channel-ids = "1";
		xlnx,include-dre ;
		xlnx,num-queues = /bits/ 16 <0x1>;
		xlnx,rxmem = <0x10000>;
	};
	GEM2_axi_dma_gem2: dma@a0140000 {
		#dma-cells = <1>;
		clock-names = "s_axi_lite_aclk", "m_axi_sg_aclk", "m_axi_mm2s_aclk", "m_axi_s2mm_aclk";
		clocks = <&misc_clk_0>, <&misc_clk_3>, <&misc_clk_3>, <&misc_clk_3>;
		compatible = "xlnx,eth-dma";
		interrupt-names = "mm2s_introut", "s2mm_introut";
		interrupt-parent = <&gic>;
		interrupts = <0 110 4 0 111 4>;
		reg = <0x0 0xa0140000 0x0 0x10000>;
		xlnx,addrwidth = /bits/ 8 <0x20>;
		xlnx,num-queues = /bits/ 16 <0x1>;
	};
	GEM2_axi_ethernet_gem2: ethernet@a0180000 {
		axistream-connected = <&GEM2_axi_dma_gem2>;
		clock-names = "s_axi_lite_clk", "axis_clk", "gtx_clk", "ref_clk";
		clocks = <&misc_clk_0>, <&misc_clk_3>, <&misc_clk_3>, <&misc_clk_4>;
		compatible = "xlnx,axi-ethernet-7.2", "xlnx,axi-ethernet-1.00.a";
		device_type = "network";
		interrupt-names = "mac_irq", "interrupt", "mm2s_introut", "s2mm_introut";
		interrupt-parent = <&gic>;
		interrupts = <0 108 1 0 109 4 0 110 4 0 111 4>;
		local-mac-address = [00 0a 35 00 00 01];
		phy-mode = "rgmii-id";
		reg = <0x0 0xa0180000 0x0 0x40000>;
		xlnx,channel-ids = "1";
		xlnx,num-queues = /bits/ 16 <0x1>;
		phy-handle = <&phy2>;
		xlnx,rxcsum = <0x0>;
		xlnx,rxmem = <0x1000>;
		xlnx,txcsum = <0x0>;
		GEM2_axi_ethernet_gem2_mdio: mdio {
			#address-cells = <1>;
			#size-cells = <0>;
			phy2: phy@2 {
				reg = <0x2>;
				ti,rx-internal-delay = <0x4>;
				ti,tx-internal-delay = <0x4>;
				tx-fifo-depth = <0x1>;
				rx-fifo-depth = <0x1>;
				ti,dp83867-rxctrl-strap-quirk;
			};
		};
	};
	GEM3_axi_dma_gem3: dma@a0150000 {
		#dma-cells = <1>;
		clock-names = "s_axi_lite_aclk", "m_axi_sg_aclk", "m_axi_mm2s_aclk", "m_axi_s2mm_aclk";
		clocks = <&misc_clk_0>, <&misc_clk_3>, <&misc_clk_3>, <&misc_clk_3>;
		compatible = "xlnx,eth-dma";
		interrupt-names = "mm2s_introut", "s2mm_introut";
		interrupt-parent = <&gic>;
		interrupts = <0 106 4 0 107 4>;
		reg = <0x0 0xa0150000 0x0 0x10000>;
		xlnx,addrwidth = /bits/ 8 <0x20>;
		xlnx,num-queues = /bits/ 16 <0x1>;
	};
	GEM3_axi_ethernet_gem3: ethernet@a01c0000 {
		axistream-connected = <&GEM3_axi_dma_gem3>;
		clock-names = "s_axi_lite_clk", "axis_clk", "gtx_clk";
		clocks = <&misc_clk_0>, <&misc_clk_3>, <&misc_clk_3>;
		compatible = "xlnx,axi-ethernet-7.2", "xlnx,axi-ethernet-1.00.a";
		device_type = "network";
		interrupt-names = "mac_irq", "interrupt", "mm2s_introut", "s2mm_introut";
		interrupt-parent = <&gic>;
		interrupts = <0 104 1 0 105 4 0 106 4 0 107 4>;
		local-mac-address = [00 0a 35 00 00 02];
		phy-mode = "rgmii-id";
		reg = <0x0 0xa01c0000 0x0 0x40000>;
		xlnx,channel-ids = "1";
		xlnx,num-queues = /bits/ 16 <0x1>;
		phy-handle = <&phy3>;
		xlnx,rxcsum = <0x0>;
		xlnx,rxmem = <0x1000>;
		xlnx,txcsum = <0x0>;
		GEM3_axi_ethernet_gem3_mdio: mdio {
			#address-cells = <1>;
			#size-cells = <0>;
			phy3: phy@3 {
				reg = <0x3>;
				ti,rx-internal-delay = <0x4>;
				ti,tx-internal-delay = <0x4>;
				tx-fifo-depth = <0x1>;
				rx-fifo-depth = <0x1>;
				ti,dp83867-rxctrl-strap-quirk;
			};
		};
	};
	IS_CONTROL_sensor_iic: i2c@a0010000 {
		#address-cells = <1>;
		#size-cells = <0>;
		clock-names = "s_axi_aclk";
		clocks = <&misc_clk_5>;
		compatible = "xlnx,axi-iic-2.1", "xlnx,xps-iic-2.00.a";
		interrupt-names = "iic2intc_irpt";
		interrupt-parent = <&gic>;
		interrupts = <0 91 4>;
		reg = <0x0 0xa0010000 0x0 0x10000>;
		imx547: sensor@1a {
			compatible = "framos,imx547";
			reg = <0x1a>;
			reset-gpios = <&gpio 82 0>, <&gpio 83 0>;
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
				sensor_out: endpoint {
					remote-endpoint = <&subset_conv_in>;
				};
			};
		};
	};
	xlnx_isp_v_frmbuf_wr_0: v_frmbuf_wr@b0050000 {
		#dma-cells = <1>;
		clock-names = "ap_clk";
		clocks = <&misc_clk_7>;
		compatible = "xlnx,v-frmbuf-wr-2.3", "xlnx,axi-frmbuf-wr-v2.2";
		interrupt-names = "interrupt";
		interrupt-parent = <&gic>;
		interrupts = <0 93 4>;
		reg = <0x0 0xb0050000 0x0 0x10000>;
		reset-gpios = <&gpio 80 1>;
		xlnx,dma-addr-width = <32>;
		xlnx,dma-align = <32>;
		xlnx,max-height = <1080>;
		xlnx,max-width = <1920>;
		xlnx,pixels-per-clock = <4>;
		xlnx,s-axi-ctrl-addr-width = <0x7>;
		xlnx,s-axi-ctrl-data-width = <0x20>;
		xlnx,vid-formats = "y8";
		xlnx,video-width = <8>;
	};
	axis_subset_conv: isp_subset_convertor {
		compatible = "xlnx,axis-subsetconv-1.1";
		ports {
			port@0 {
				reg = <0x0>;
				subset_conv_in: endpoint {
					remote-endpoint = <&sensor_out>;
				};
			};
			port@1 {
				reg = <0x1>;
				subset_conv_out: endpoint {
					remote-endpoint = <&fbwr_in>;
				};
			};
		};
	};
	vcap_xlnx_isp_v_proc_ss_0 {
		compatible = "xlnx,video";
		dma-names = "port0";
		dmas = <&xlnx_isp_v_frmbuf_wr_0 0>;
		vcap_portsxlnx_isp_v_proc_ss_0: ports {
			#address-cells = <1>;
			#size-cells = <0>;
			vcap_portxlnx_isp_v_proc_ss_0: port@0 {
				direction = "input";
				reg = <0>;
				fbwr_in: endpoint {
					remote-endpoint = <&subset_conv_out>;
				};
			};
		};
	};
};
