<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_denorm_3b.v.html" target="file-frame">third_party/tests/utd-sv/fpu_denorm_3b.v</a>
time_elapsed: 0.022s
ram usage: 9644 KB
</pre>
<pre class="log">

module fpu_denorm_3b (
	din1,
	din2,
	din2_din1_nz,
	din2_din1_denorm
);
	input [2:0] din1;
	input [2:0] din2;
	output din2_din1_nz;
	output din2_din1_denorm;
	wire [2:0] din2_din1_zero;
	wire din2_din1_nz;
	wire din2_din1_denorm;
	assign din2_din1_zero[2:0] = ~(din1 | din2);
	assign din2_din1_nz = !&amp;din2_din1_zero[2:0];
	assign din2_din1_denorm = ((din2[2] || (din2_din1_zero[2] &amp;&amp; din2[1])) || (&amp;din2_din1_zero[2:1] &amp;&amp; din2[0]));
endmodule

</pre>
</body>