OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 20140 22400
[INFO GPL-0005] CoreAreaUxUy: 789640 789600
[INFO GPL-0006] NumInstances: 27970
[INFO GPL-0007] NumPlaceInstances: 27008
[INFO GPL-0008] NumFixedInstances: 962
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 27061
[INFO GPL-0011] NumPins: 83915
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 800000 800000
[INFO GPL-0014] CoreAreaLxLy: 20140 22400
[INFO GPL-0015] CoreAreaUxUy: 789640 789600
[INFO GPL-0016] CoreArea: 590360400000
[INFO GPL-0017] NonPlaceInstsArea: 1023568000
[INFO GPL-0018] PlaceInstsArea: 155291864000
[INFO GPL-0019] Util(%): 26.35
[INFO GPL-0020] StdInstsArea: 155291864000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.01076885 HPWL: 155725050
[InitialPlace]  Iter: 2 CG residual: 0.00420139 HPWL: 156031842
[InitialPlace]  Iter: 3 CG residual: 0.00342537 HPWL: 155183719
[InitialPlace]  Iter: 4 CG residual: 0.00483325 HPWL: 153767283
[InitialPlace]  Iter: 5 CG residual: 0.00302507 HPWL: 150331736
[InitialPlace]  Iter: 6 CG residual: 0.00173173 HPWL: 148563089
[InitialPlace]  Iter: 7 CG residual: 0.00047875 HPWL: 147661362
[InitialPlace]  Iter: 8 CG residual: 0.00015539 HPWL: 147111857
[InitialPlace]  Iter: 9 CG residual: 0.00003138 HPWL: 146992506
[InitialPlace]  Iter: 10 CG residual: 0.00005357 HPWL: 147022676
[InitialPlace]  Iter: 11 CG residual: 0.00004172 HPWL: 147027489
[InitialPlace]  Iter: 12 CG residual: 0.00004217 HPWL: 147034339
[InitialPlace]  Iter: 13 CG residual: 0.00003948 HPWL: 147004532
[InitialPlace]  Iter: 14 CG residual: 0.00003843 HPWL: 147034552
[InitialPlace]  Iter: 15 CG residual: 0.00009341 HPWL: 147035810
[InitialPlace]  Iter: 16 CG residual: 0.00005819 HPWL: 147034346
[InitialPlace]  Iter: 17 CG residual: 0.00013264 HPWL: 147039784
[InitialPlace]  Iter: 18 CG residual: 0.00006376 HPWL: 147034640
[InitialPlace]  Iter: 19 CG residual: 0.00002461 HPWL: 147041357
[InitialPlace]  Iter: 20 CG residual: 0.00002829 HPWL: 147031078
[INFO GPL-0031] FillerInit: NumGCells: 30820
[INFO GPL-0032] FillerInit: NumGNets: 27061
[INFO GPL-0033] FillerInit: NumGPins: 83915
[INFO GPL-0023] TargetDensity: 0.30
[INFO GPL-0024] AveragePlaceInstArea: 5749846
[INFO GPL-0025] IdealBinArea: 19166152
[INFO GPL-0026] IdealBinCnt: 30802
[INFO GPL-0027] TotalBinArea: 590360400000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 6012 5994
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.999081 HPWL: 13940950
[NesterovSolve] Iter: 10 overflow: 0.99926 HPWL: 8644987
[NesterovSolve] Iter: 20 overflow: 0.999255 HPWL: 7467726
[NesterovSolve] Iter: 30 overflow: 0.999266 HPWL: 6768514
[NesterovSolve] Iter: 40 overflow: 0.999277 HPWL: 6383753
[NesterovSolve] Iter: 50 overflow: 0.999277 HPWL: 6093195
[NesterovSolve] Iter: 60 overflow: 0.999277 HPWL: 5868373
[NesterovSolve] Iter: 70 overflow: 0.999149 HPWL: 5688096
[NesterovSolve] Iter: 80 overflow: 0.999172 HPWL: 5562548
[NesterovSolve] Iter: 90 overflow: 0.999171 HPWL: 5442517
[NesterovSolve] Iter: 100 overflow: 0.999172 HPWL: 5323752
[NesterovSolve] Iter: 110 overflow: 0.999171 HPWL: 5216023
[NesterovSolve] Iter: 120 overflow: 0.999171 HPWL: 5152390
[NesterovSolve] Iter: 130 overflow: 0.99917 HPWL: 5208684
[NesterovSolve] Iter: 140 overflow: 0.999168 HPWL: 5534544
[NesterovSolve] Iter: 150 overflow: 0.999163 HPWL: 6232787
[NesterovSolve] Iter: 160 overflow: 0.999144 HPWL: 7412224
[NesterovSolve] Iter: 170 overflow: 0.998956 HPWL: 9425233
[NesterovSolve] Iter: 180 overflow: 0.998743 HPWL: 13504416
[NesterovSolve] Iter: 190 overflow: 0.998429 HPWL: 21501216
[NesterovSolve] Iter: 200 overflow: 0.997815 HPWL: 33896424
[NesterovSolve] Iter: 210 overflow: 0.996793 HPWL: 47102457
[NesterovSolve] Iter: 220 overflow: 0.995094 HPWL: 62560820
[NesterovSolve] Iter: 230 overflow: 0.99066 HPWL: 85030403
[NesterovSolve] Iter: 240 overflow: 0.983187 HPWL: 109907626
[NesterovSolve] Iter: 250 overflow: 0.971555 HPWL: 135154982
[NesterovSolve] Iter: 260 overflow: 0.959355 HPWL: 159878246
[NesterovSolve] Iter: 270 overflow: 0.945262 HPWL: 187904575
[NesterovSolve] Iter: 280 overflow: 0.925477 HPWL: 222865101
[NesterovSolve] Iter: 290 overflow: 0.897791 HPWL: 262953000
[NesterovSolve] Iter: 300 overflow: 0.870791 HPWL: 297224126
[NesterovSolve] Iter: 310 overflow: 0.844445 HPWL: 326485002
[NesterovSolve] Iter: 320 overflow: 0.810842 HPWL: 353073829
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 3193 nets.
[NesterovSolve] Iter: 330 overflow: 0.782344 HPWL: 374020892
[NesterovSolve] Iter: 340 overflow: 0.774539 HPWL: 399070553
[NesterovSolve] Iter: 350 overflow: 0.726222 HPWL: 454385129
[NesterovSolve] Iter: 360 overflow: 0.702216 HPWL: 443706786
[NesterovSolve] Iter: 370 overflow: 0.65804 HPWL: 433925988
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3191 nets.
[NesterovSolve] Iter: 380 overflow: 0.619351 HPWL: 475983418
[NesterovSolve] Snapshot saved at iter = 384
[NesterovSolve] Iter: 390 overflow: 0.57544 HPWL: 461057320
[NesterovSolve] Iter: 400 overflow: 0.531505 HPWL: 489914258
[NesterovSolve] Iter: 410 overflow: 0.480859 HPWL: 481824271
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3197 nets.
[NesterovSolve] Iter: 420 overflow: 0.427133 HPWL: 472144101
[NesterovSolve] Iter: 430 overflow: 0.369815 HPWL: 469937324
[NesterovSolve] Iter: 440 overflow: 0.32233 HPWL: 456415584
[NesterovSolve] Iter: 450 overflow: 0.284718 HPWL: 443423334
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3190 nets.
[NesterovSolve] Iter: 460 overflow: 0.250961 HPWL: 433365797
[NesterovSolve] Iter: 470 overflow: 0.220788 HPWL: 425309741
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3195 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 190 190
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 36100
[INFO GPL-0063] TotalRouteOverflowH2: 3.1333335638046265
[INFO GPL-0064] TotalRouteOverflowV2: 0.28571438789367676
[INFO GPL-0065] OverflowTileCnt2: 12
[INFO GPL-0066] 0.5%RC: 1.0060025547199323
[INFO GPL-0067] 1.0%RC: 1.0030012773599661
[INFO GPL-0068] 2.0%RC: 1.0015013577210372
[INFO GPL-0069] 5.0%RC: 1.0006007157906067
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0045019
[NesterovSolve] Iter: 480 overflow: 0.194581 HPWL: 419803659
[NesterovSolve] Iter: 490 overflow: 0.169037 HPWL: 415676544
[NesterovSolve] Iter: 500 overflow: 0.147334 HPWL: 412927321
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3197 nets.
[NesterovSolve] Iter: 510 overflow: 0.128136 HPWL: 411287401
[NesterovSolve] Iter: 520 overflow: 0.110021 HPWL: 409962929
[NesterovSolve] Finished with Overflow: 0.098599

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_46359_/CK ^
   0.13
_46359_/CK ^
   0.08      0.00       0.05


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46361_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
    16   36.73                           rst_ni (net)
                  0.00    0.00  100.00 ^ _46361_/RN (DFFR_X1)
                                100.00   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _46361_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                               -100.00   data arrival time
-----------------------------------------------------------------------------
                                 99.82   slack (MET)


Startpoint: _39304_ (negative level-sensitive latch clocked by clk)
Endpoint: _37777_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _39304_/GN (DLL_X1)
                  0.01    0.04  500.04 ^ _39304_/Q (DLL_X1)
     1    0.98                           gen_sub_units_scm[13].sub_unit_i.gen_cg_word_iter[0].cg_i.en_latch (net)
                  0.01    0.00  500.04 ^ _37777_/A2 (AND2_X1)
                                500.04   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _37777_/A1 (AND2_X1)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -500.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _46360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _46360_/CK (DFFR_X1)
                  0.82    0.86    0.86 v _46360_/Q (DFFR_X1)
   513  861.51                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[1] (net)
                  0.82    0.00    0.87 v _38300_/A (MUX2_X1)
                  0.01    0.28    1.15 v _38300_/Z (MUX2_X1)
     1    1.13                           _00001_ (net)
                  0.01    0.00    1.15 v _46360_/D (DFFR_X1)
                                  1.15   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _46360_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  1.14   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46359_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
    16   36.73                           rst_ni (net)
                  0.00    0.00  100.00 ^ _46359_/RN (DFFR_X1)
                                100.00   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _46359_/CK (DFFR_X1)
                          0.05 1000.05   library recovery time
                               1000.05   data required time
-----------------------------------------------------------------------------
                               1000.05   data required time
                               -100.00   data arrival time
-----------------------------------------------------------------------------
                                900.05   slack (MET)


Startpoint: _44732_ (negative level-sensitive latch clocked by clk)
Endpoint: _38124_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _44732_/GN (DLL_X1)
                  0.01    0.07  500.07 v _44732_/Q (DLL_X1)
     1    1.92                           gen_sub_units_scm[7].sub_unit_i.gen_cg_word_iter[22].cg_i.en_latch (net)
                  0.01    0.00  500.07 v _38124_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _38124_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _46361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _40638_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _46361_/CK (DFFR_X1)
                  1.93    2.09    2.09 ^ _46361_/Q (DFFR_X1)
   513  898.77                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[2] (net)
                  1.98    0.37    2.46 ^ _40638_/D (DLH_X1)
                                  2.46   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _40638_/G (DLH_X1)
                          2.46    2.46   time borrowed from endpoint
                                  2.46   data required time
-----------------------------------------------------------------------------
                                  2.46   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.21
--------------------------------------------
max time borrow                       499.79
actual time borrow                      2.46
--------------------------------------------



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46359_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
    16   36.73                           rst_ni (net)
                  0.00    0.00  100.00 ^ _46359_/RN (DFFR_X1)
                                100.00   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _46359_/CK (DFFR_X1)
                          0.05 1000.05   library recovery time
                               1000.05   data required time
-----------------------------------------------------------------------------
                               1000.05   data required time
                               -100.00   data arrival time
-----------------------------------------------------------------------------
                                900.05   slack (MET)


Startpoint: _44732_ (negative level-sensitive latch clocked by clk)
Endpoint: _38124_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _44732_/GN (DLL_X1)
                  0.01    0.07  500.07 v _44732_/Q (DLL_X1)
     1    1.92                           gen_sub_units_scm[7].sub_unit_i.gen_cg_word_iter[22].cg_i.en_latch (net)
                  0.01    0.00  500.07 v _38124_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _38124_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _46361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _40638_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _46361_/CK (DFFR_X1)
                  1.93    2.09    2.09 ^ _46361_/Q (DFFR_X1)
   513  898.77                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[2] (net)
                  1.98    0.37    2.46 ^ _40638_/D (DLH_X1)
                                  2.46   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _40638_/G (DLH_X1)
                          2.46    2.46   time borrowed from endpoint
                                  2.46   data required time
-----------------------------------------------------------------------------
                                  2.46   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.21
--------------------------------------------
max time borrow                       499.79
actual time borrow                      2.46
--------------------------------------------



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.08e-05   2.16e-06   2.68e-04   3.01e-04  45.0%
Combinational          7.07e-06   2.03e-05   3.40e-04   3.68e-04  55.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.79e-05   2.24e-05   6.09e-04   6.69e-04 100.0%
                           5.7%       3.4%      91.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 39079 u^2 26% utilization.

Elapsed time: 1:20.06[h:]min:sec. CPU time: user 79.83 sys 0.18 (99%). Peak memory: 398124KB.
