
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  0000173a  000017ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000173a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000578  00800124  00800124  000017f2  2**0
                  ALLOC
  3 .stab         00000a5c  00000000  00000000  000017f4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000037  00000000  00000000  00002250  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000080  00000000  00000000  00002287  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000068f  00000000  00000000  00002307  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000126b  00000000  00000000  00002996  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000051b  00000000  00000000  00003c01  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f9a  00000000  00000000  0000411c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000003d0  00000000  00000000  000050b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000782  00000000  00000000  00005488  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000693  00000000  00000000  00005c0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000f0  00000000  00000000  0000629d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 45 00 	jmp	0x8a	; 0x8a <__ctors_end>
       4:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
       8:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
       c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      10:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      14:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      18:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      1c:	0c 94 f9 05 	jmp	0xbf2	; 0xbf2 <__vector_7>
      20:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      24:	0c 94 ea 06 	jmp	0xdd4	; 0xdd4 <__vector_9>
      28:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      2c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      30:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      34:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      38:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      3c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      40:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      44:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      48:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      4c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      50:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      54:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      58:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      5c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      60:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      64:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      68:	00 00       	nop
      6a:	00 00       	nop
      6c:	00 00       	nop
      6e:	00 00       	nop
      70:	00 00       	nop
      72:	00 00       	nop
      74:	27 c0       	rjmp	.+78     	; 0xc4 <__bad_interrupt>
      76:	bd c5       	rjmp	.+2938   	; 0xbf2 <__vector_7>
      78:	25 c0       	rjmp	.+74     	; 0xc4 <__bad_interrupt>
      7a:	ac c6       	rjmp	.+3416   	; 0xdd4 <__vector_9>
      7c:	00 00       	nop
      7e:	00 00       	nop
      80:	00 00       	nop
      82:	00 00       	nop
      84:	00 00       	nop
      86:	00 00       	nop
      88:	1d c0       	rjmp	.+58     	; 0xc4 <__bad_interrupt>

0000008a <__ctors_end>:
      8a:	11 24       	eor	r1, r1
      8c:	1f be       	out	0x3f, r1	; 63
      8e:	cf ef       	ldi	r28, 0xFF	; 255
      90:	d8 e0       	ldi	r29, 0x08	; 8
      92:	de bf       	out	0x3e, r29	; 62
      94:	cd bf       	out	0x3d, r28	; 61

00000096 <__do_copy_data>:
      96:	11 e0       	ldi	r17, 0x01	; 1
      98:	a0 e0       	ldi	r26, 0x00	; 0
      9a:	b1 e0       	ldi	r27, 0x01	; 1
      9c:	ea e3       	ldi	r30, 0x3A	; 58
      9e:	f7 e1       	ldi	r31, 0x17	; 23
      a0:	02 c0       	rjmp	.+4      	; 0xa6 <.do_copy_data_start>

000000a2 <.do_copy_data_loop>:
      a2:	05 90       	lpm	r0, Z+
      a4:	0d 92       	st	X+, r0

000000a6 <.do_copy_data_start>:
      a6:	a4 32       	cpi	r26, 0x24	; 36
      a8:	b1 07       	cpc	r27, r17
      aa:	d9 f7       	brne	.-10     	; 0xa2 <.do_copy_data_loop>

000000ac <__do_clear_bss>:
      ac:	16 e0       	ldi	r17, 0x06	; 6
      ae:	a4 e2       	ldi	r26, 0x24	; 36
      b0:	b1 e0       	ldi	r27, 0x01	; 1
      b2:	01 c0       	rjmp	.+2      	; 0xb6 <.do_clear_bss_start>

000000b4 <.do_clear_bss_loop>:
      b4:	1d 92       	st	X+, r1

000000b6 <.do_clear_bss_start>:
      b6:	ac 39       	cpi	r26, 0x9C	; 156
      b8:	b1 07       	cpc	r27, r17
      ba:	e1 f7       	brne	.-8      	; 0xb4 <.do_clear_bss_loop>
      bc:	0e 94 64 00 	call	0xc8	; 0xc8 <main>
      c0:	0c 94 9b 0b 	jmp	0x1736	; 0x1736 <_exit>

000000c4 <__bad_interrupt>:
      c4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000c8 <main>:


int main(void) 
{
    
	Kernel_Init();
      c8:	0e 94 65 09 	call	0x12ca	; 0x12ca <Kernel_Init>

	Kernel_Task_Create(Task_RGB_LED,  0);
      cc:	81 e9       	ldi	r24, 0x91	; 145
      ce:	90 e0       	ldi	r25, 0x00	; 0
      d0:	60 e0       	ldi	r22, 0x00	; 0
      d2:	0e 94 23 08 	call	0x1046	; 0x1046 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Vin_Sense,  1);
      d6:	80 eb       	ldi	r24, 0xB0	; 176
      d8:	90 e0       	ldi	r25, 0x00	; 0
      da:	61 e0       	ldi	r22, 0x01	; 1
      dc:	0e 94 23 08 	call	0x1046	; 0x1046 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Radio,  2);
      e0:	85 ea       	ldi	r24, 0xA5	; 165
      e2:	90 e0       	ldi	r25, 0x00	; 0
      e4:	62 e0       	ldi	r22, 0x02	; 2
      e6:	0e 94 23 08 	call	0x1046	; 0x1046 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Sensor,  3);
      ea:	8a e8       	ldi	r24, 0x8A	; 138
      ec:	90 e0       	ldi	r25, 0x00	; 0
      ee:	63 e0       	ldi	r22, 0x03	; 3
      f0:	0e 94 23 08 	call	0x1046	; 0x1046 <Kernel_Task_Create>
	Kernel_PreSleep_Hook(Tasks_Disable_Peripherals);
      f4:	81 e8       	ldi	r24, 0x81	; 129
      f6:	90 e0       	ldi	r25, 0x00	; 0
      f8:	0e 94 4c 0b 	call	0x1698	; 0x1698 <Kernel_PreSleep_Hook>
	
	Kernel_Start_Tasks();
      fc:	0e 94 9b 08 	call	0x1136	; 0x1136 <Kernel_Start_Tasks>
     100:	ff cf       	rjmp	.-2      	; 0x100 <main+0x38>

00000102 <Tasks_Disable_Peripherals>:
#include "nrf24l01p.h"
#include "kernel.h"
#include "tasks.h"

void Tasks_Disable_Peripherals(void){
  ADCSRA &=~(1<<ADEN);
     102:	ea e7       	ldi	r30, 0x7A	; 122
     104:	f0 e0       	ldi	r31, 0x00	; 0
     106:	80 81       	ld	r24, Z
     108:	8f 77       	andi	r24, 0x7F	; 127
     10a:	80 83       	st	Z, r24
  ACSR   |= (1<<ACD);
     10c:	80 b7       	in	r24, 0x30	; 48
     10e:	80 68       	ori	r24, 0x80	; 128
     110:	80 bf       	out	0x30, r24	; 48
}
     112:	08 95       	ret

00000114 <Task_Sensor>:
}

void Task_Sensor(void){
  
  //Init and Disable SenseEn
  DDRD  |= (1<<3);
     114:	53 9a       	sbi	0x0a, 3	; 10
  PORTD |= (1<<3);
     116:	5b 9a       	sbi	0x0b, 3	; 11
  
  while(1){

    
    Kernel_Task_Sleep(5000/KER_TICK_TIME);
     118:	85 e0       	ldi	r24, 0x05	; 5
     11a:	90 e0       	ldi	r25, 0x00	; 0
     11c:	0e 94 aa 09 	call	0x1354	; 0x1354 <Kernel_Task_Sleep>
     120:	fb cf       	rjmp	.-10     	; 0x118 <Task_Sensor+0x4>

00000122 <Task_RGB_LED>:
void Tasks_Disable_Peripherals(void){
  ADCSRA &=~(1<<ADEN);
  ACSR   |= (1<<ACD);
}

void Task_RGB_LED(void){
     122:	cf 93       	push	r28
     124:	df 93       	push	r29

  //Red, Green, Blue
  DDRD |= (1<<5)|(1<<6)|(1<<7);
     126:	8a b1       	in	r24, 0x0a	; 10
     128:	80 6e       	ori	r24, 0xE0	; 224
     12a:	8a b9       	out	0x0a, r24	; 10
  //Turn off all LEDs
  PORTD|= (1<<5)|(1<<6)|(1<<7);
     12c:	8b b1       	in	r24, 0x0b	; 11
     12e:	80 6e       	ori	r24, 0xE0	; 224
     130:	8b b9       	out	0x0b, r24	; 11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     132:	c8 ec       	ldi	r28, 0xC8	; 200
     134:	d0 e0       	ldi	r29, 0x00	; 0
  
  while(1){

    //Red LED on
    PORTD &=~ (1<<5);
     136:	5d 98       	cbi	0x0b, 5	; 11
     138:	ce 01       	movw	r24, r28
     13a:	01 97       	sbiw	r24, 0x01	; 1
     13c:	f1 f7       	brne	.-4      	; 0x13a <Task_RGB_LED+0x18>

    //Blocking delay
    _delay_us(100);

    //Red LED off
    PORTD |=  (1<<5);
     13e:	5d 9a       	sbi	0x0b, 5	; 11

    //Delay 5000 ms
    Kernel_Task_Sleep(5000/KER_TICK_TIME);
     140:	85 e0       	ldi	r24, 0x05	; 5
     142:	90 e0       	ldi	r25, 0x00	; 0
     144:	0e 94 aa 09 	call	0x1354	; 0x1354 <Kernel_Task_Sleep>
     148:	f6 cf       	rjmp	.-20     	; 0x136 <Task_RGB_LED+0x14>

0000014a <Task_Radio>:
}

void Task_Radio(void){
  
  //Radio init
  nRF24L01P_Init();
     14a:	0e 94 03 04 	call	0x806	; 0x806 <nRF24L01P_Init>

  //SPI disable
  nRF24L01P_Disable_SPI();
     14e:	0e 94 08 01 	call	0x210	; 0x210 <nRF24L01P_Disable_SPI>

  //Disable gpio for deep sleep
	nRF24L01P_Disable_GPIO();
     152:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <nRF24L01P_Disable_GPIO>
  
  while(1){

    
    Kernel_Task_Sleep(5000/KER_TICK_TIME);
     156:	85 e0       	ldi	r24, 0x05	; 5
     158:	90 e0       	ldi	r25, 0x00	; 0
     15a:	0e 94 aa 09 	call	0x1354	; 0x1354 <Kernel_Task_Sleep>
     15e:	fb cf       	rjmp	.-10     	; 0x156 <Task_Radio+0xc>

00000160 <Task_Vin_Sense>:
}

void Task_Vin_Sense(void){
  
  //Init VinSense
  DDRD  |= (1<<2);
     160:	52 9a       	sbi	0x0a, 2	; 10

  //Disable VinSense
  PORTD &=~(1<<2);
     162:	5a 98       	cbi	0x0b, 2	; 11

  while(1){

    //Enable VinSense
    PORTD |= (1<<2);
     164:	5a 9a       	sbi	0x0b, 2	; 11

    //Vin Sample
    Peripherals_ADC_Init();
     166:	0e 94 97 05 	call	0xb2e	; 0xb2e <Peripherals_ADC_Init>

    //Enable VinSense
    PORTD &=~(1<<2);
     16a:	5a 98       	cbi	0x0b, 2	; 11
    
    //Delay 6000ms
    Kernel_Task_Sleep(5000/KER_TICK_TIME);
     16c:	85 e0       	ldi	r24, 0x05	; 5
     16e:	90 e0       	ldi	r25, 0x00	; 0
     170:	0e 94 aa 09 	call	0x1354	; 0x1354 <Kernel_Task_Sleep>
     174:	f7 cf       	rjmp	.-18     	; 0x164 <Task_Vin_Sense+0x4>

00000176 <nRF24L01P_Struct_Init>:

nrf24l01p_t nRF24L01P_type;
nrf24l01p_t *nRF24L01P;

void nRF24L01P_Struct_Init(void){
  nRF24L01P=&nRF24L01P_type;
     176:	87 e8       	ldi	r24, 0x87	; 135
     178:	96 e0       	ldi	r25, 0x06	; 6
     17a:	90 93 9b 06 	sts	0x069B, r25
     17e:	80 93 9a 06 	sts	0x069A, r24
  nRF24L01P->Mode=0x00;
     182:	10 92 87 06 	sts	0x0687, r1
  nRF24L01P->TempBuf[0]=0x00;
     186:	10 92 88 06 	sts	0x0688, r1
  nRF24L01P->TempBuf[1]=0x00;
     18a:	10 92 89 06 	sts	0x0689, r1
  nRF24L01P->Address.Own=0x00;
     18e:	10 92 8a 06 	sts	0x068A, r1
  nRF24L01P->Address.Dest=0x01;
     192:	21 e0       	ldi	r18, 0x01	; 1
     194:	20 93 8b 06 	sts	0x068B, r18
  nRF24L01P->Config.RxTimeout=10;
     198:	8a e0       	ldi	r24, 0x0A	; 10
     19a:	90 e0       	ldi	r25, 0x00	; 0
     19c:	90 93 8d 06 	sts	0x068D, r25
     1a0:	80 93 8c 06 	sts	0x068C, r24
  nRF24L01P->Config.RxTicks=0;
     1a4:	10 92 8f 06 	sts	0x068F, r1
     1a8:	10 92 8e 06 	sts	0x068E, r1
  nRF24L01P->Config.MaxDataLength=0;
     1ac:	10 92 90 06 	sts	0x0690, r1
  nRF24L01P->Config.MaxRetry=0;
     1b0:	10 92 92 06 	sts	0x0692, r1
     1b4:	10 92 91 06 	sts	0x0691, r1
  nRF24L01P->Config.RetryOccured=0;
     1b8:	10 92 94 06 	sts	0x0694, r1
     1bc:	10 92 93 06 	sts	0x0693, r1
  nRF24L01P->Packet.PID=0;
     1c0:	10 92 95 06 	sts	0x0695, r1
  nRF24L01P->Packet.ACKReq=1;
     1c4:	20 93 96 06 	sts	0x0696, r18
  nRF24L01P->ErrorTicks=0;
     1c8:	10 92 98 06 	sts	0x0698, r1
     1cc:	10 92 97 06 	sts	0x0697, r1
  nRF24L01P->Error=0;
     1d0:	10 92 99 06 	sts	0x0699, r1
}
     1d4:	08 95       	ret

000001d6 <nRF24L01P_CSN_High>:

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     1d6:	2a 9a       	sbi	0x05, 2	; 5
}
     1d8:	08 95       	ret

000001da <nRF24L01P_CSN_Low>:

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     1da:	2a 98       	cbi	0x05, 2	; 5
}
     1dc:	08 95       	ret

000001de <nRF24L01P_CE_High>:

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     1de:	29 9a       	sbi	0x05, 1	; 5
}
     1e0:	08 95       	ret

000001e2 <nRF24L01P_CE_Low>:

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     1e2:	29 98       	cbi	0x05, 1	; 5
}
     1e4:	08 95       	ret

000001e6 <nRF24L01P_Enable_GPIO>:

void nRF24L01P_Enable_GPIO(void){
  DDRB |= (1<<5)|(1<<3)|(1<<2);
     1e6:	84 b1       	in	r24, 0x04	; 4
     1e8:	8c 62       	ori	r24, 0x2C	; 44
     1ea:	84 b9       	out	0x04, r24	; 4
  DDRB &=~(1<<4);
     1ec:	24 98       	cbi	0x04, 4	; 4
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     1ee:	22 9a       	sbi	0x04, 2	; 4
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
     1f0:	21 9a       	sbi	0x04, 1	; 4
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     1f2:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     1f4:	29 98       	cbi	0x05, 1	; 5
  DDRB &=~(1<<4);
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
  nRF24L01P_CSN_High();
  nRF24L01P_CE_Low()  ;
}
     1f6:	08 95       	ret

000001f8 <nRF24L01P_Disable_GPIO>:

void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
     1f8:	24 9a       	sbi	0x04, 4	; 4
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
     1fa:	85 b1       	in	r24, 0x05	; 5
     1fc:	83 7c       	andi	r24, 0xC3	; 195
     1fe:	85 b9       	out	0x05, r24	; 5
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     200:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     202:	29 98       	cbi	0x05, 1	; 5
void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}
     204:	08 95       	ret

00000206 <nRF24L01P_Enable_SPI>:

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     206:	80 e5       	ldi	r24, 0x50	; 80
     208:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     20a:	81 e0       	ldi	r24, 0x01	; 1
     20c:	8d bd       	out	0x2d, r24	; 45
}
     20e:	08 95       	ret

00000210 <nRF24L01P_Disable_SPI>:

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     210:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     212:	1d bc       	out	0x2d, r1	; 45
}
     214:	08 95       	ret

00000216 <nRF24L01P_Enable>:

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
     216:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <nRF24L01P_Enable_GPIO>
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     21a:	80 e5       	ldi	r24, 0x50	; 80
     21c:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     21e:	81 e0       	ldi	r24, 0x01	; 1
     220:	8d bd       	out	0x2d, r24	; 45
}

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
  nRF24L01P_Enable_SPI();
}
     222:	08 95       	ret

00000224 <nRF24L01P_Disable>:
  SPCR=(1<<SPE)|(1<<MSTR);                     
  SPSR=(1<<SPI2X);                             
}

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     224:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     226:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P_Enable_SPI();
}

void nRF24L01P_Disable(void){
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
     228:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <nRF24L01P_Disable_GPIO>
}
     22c:	08 95       	ret

0000022e <nRF24L01P_Error_Clear>:

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     22e:	e0 91 9a 06 	lds	r30, 0x069A
     232:	f0 91 9b 06 	lds	r31, 0x069B
     236:	11 8a       	std	Z+17, r1	; 0x11
     238:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     23a:	12 8a       	std	Z+18, r1	; 0x12
}
     23c:	08 95       	ret

0000023e <nRF24L01P_Get_Error>:

uint8_t nRF24L01P_Get_Error(void){
     23e:	e0 91 9a 06 	lds	r30, 0x069A
     242:	f0 91 9b 06 	lds	r31, 0x069B
  return nRF24L01P->Error;
}
     246:	82 89       	ldd	r24, Z+18	; 0x12
     248:	08 95       	ret

0000024a <nRF24L01P_No_Error>:

uint8_t nRF24L01P_No_Error(void){
     24a:	90 e0       	ldi	r25, 0x00	; 0
     24c:	e0 91 9a 06 	lds	r30, 0x069A
     250:	f0 91 9b 06 	lds	r31, 0x069B
     254:	82 89       	ldd	r24, Z+18	; 0x12
     256:	88 23       	and	r24, r24
     258:	09 f4       	brne	.+2      	; 0x25c <nRF24L01P_No_Error+0x12>
     25a:	91 e0       	ldi	r25, 0x01	; 1
  if(nRF24L01P_Get_Error()==0){
    return 1;
  }else{
    return 0;
  }
}
     25c:	89 2f       	mov	r24, r25
     25e:	08 95       	ret

00000260 <nRF24L01P_Error_Timeout>:
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     260:	82 e0       	ldi	r24, 0x02	; 2
     262:	8a 95       	dec	r24
     264:	f1 f7       	brne	.-4      	; 0x262 <nRF24L01P_Error_Timeout+0x2>

uint8_t nRF24L01P_Error_Timeout(void){
  _delay_us(1);
  nRF24L01P->ErrorTicks++;
     266:	e0 91 9a 06 	lds	r30, 0x069A
     26a:	f0 91 9b 06 	lds	r31, 0x069B
     26e:	80 89       	ldd	r24, Z+16	; 0x10
     270:	91 89       	ldd	r25, Z+17	; 0x11
     272:	01 96       	adiw	r24, 0x01	; 1
     274:	91 8b       	std	Z+17, r25	; 0x11
     276:	80 8b       	std	Z+16, r24	; 0x10
  if(nRF24L01P->ErrorTicks>1000){
     278:	89 5e       	subi	r24, 0xE9	; 233
     27a:	93 40       	sbci	r25, 0x03	; 3
     27c:	20 f0       	brcs	.+8      	; 0x286 <nRF24L01P_Error_Timeout+0x26>
    nRF24L01P->ErrorTicks=0;
     27e:	11 8a       	std	Z+17, r1	; 0x11
     280:	10 8a       	std	Z+16, r1	; 0x10
    nRF24L01P->Error=0x10;
     282:	80 e1       	ldi	r24, 0x10	; 16
     284:	82 8b       	std	Z+18, r24	; 0x12
  }
  return nRF24L01P->Error;
}
     286:	82 89       	ldd	r24, Z+18	; 0x12
     288:	08 95       	ret

0000028a <nRF24L01P_SPI_Transfer>:

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     28a:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     28c:	e0 91 9a 06 	lds	r30, 0x069A
     290:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     294:	82 89       	ldd	r24, Z+18	; 0x12
     296:	88 23       	and	r24, r24
     298:	a9 f4       	brne	.+42     	; 0x2c4 <nRF24L01P_SPI_Transfer+0x3a>
}

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
     29a:	9e bd       	out	0x2e, r25	; 46
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     29c:	11 8a       	std	Z+17, r1	; 0x11
     29e:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     2a0:	12 8a       	std	Z+18, r1	; 0x12
     2a2:	04 c0       	rjmp	.+8      	; 0x2ac <nRF24L01P_SPI_Transfer+0x22>
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
      if(nRF24L01P_Error_Timeout()){
     2a4:	0e 94 30 01 	call	0x260	; 0x260 <nRF24L01P_Error_Timeout>
     2a8:	88 23       	and	r24, r24
     2aa:	19 f4       	brne	.+6      	; 0x2b2 <nRF24L01P_SPI_Transfer+0x28>
uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
     2ac:	0d b4       	in	r0, 0x2d	; 45
     2ae:	07 fe       	sbrs	r0, 7
     2b0:	f9 cf       	rjmp	.-14     	; 0x2a4 <nRF24L01P_SPI_Transfer+0x1a>
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     2b2:	e0 91 9a 06 	lds	r30, 0x069A
     2b6:	f0 91 9b 06 	lds	r31, 0x069B
     2ba:	82 89       	ldd	r24, Z+18	; 0x12
     2bc:	88 23       	and	r24, r24
     2be:	11 f4       	brne	.+4      	; 0x2c4 <nRF24L01P_SPI_Transfer+0x3a>
	    sts=0;
	    break;
	  }
    }
    if(nRF24L01P_No_Error()){
      sts=SPDR;
     2c0:	8e b5       	in	r24, 0x2e	; 46
     2c2:	08 95       	ret
     2c4:	80 e0       	ldi	r24, 0x00	; 0
    }
  }else{
    sts=0;
  }
  return sts;
}
     2c6:	08 95       	ret

000002c8 <nRF24L01P_Calcuate_CRC>:

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     2c8:	36 2f       	mov	r19, r22
     2ca:	20 e0       	ldi	r18, 0x00	; 0
     2cc:	28 27       	eor	r18, r24
     2ce:	39 27       	eor	r19, r25
     2d0:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
	  crc=(crc<<1)^0x1021;
     2d2:	61 e2       	ldi	r22, 0x21	; 33
     2d4:	70 e1       	ldi	r23, 0x10	; 16
     2d6:	c9 01       	movw	r24, r18
     2d8:	88 0f       	add	r24, r24
     2da:	99 1f       	adc	r25, r25
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
     2dc:	37 ff       	sbrs	r19, 7
     2de:	04 c0       	rjmp	.+8      	; 0x2e8 <nRF24L01P_Calcuate_CRC+0x20>
	  crc=(crc<<1)^0x1021;
     2e0:	9c 01       	movw	r18, r24
     2e2:	26 27       	eor	r18, r22
     2e4:	37 27       	eor	r19, r23
     2e6:	01 c0       	rjmp	.+2      	; 0x2ea <nRF24L01P_Calcuate_CRC+0x22>
	}
    else{
	  crc<<=1;
     2e8:	9c 01       	movw	r18, r24
  return sts;
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
     2ea:	4f 5f       	subi	r20, 0xFF	; 255
     2ec:	48 30       	cpi	r20, 0x08	; 8
     2ee:	99 f7       	brne	.-26     	; 0x2d6 <nRF24L01P_Calcuate_CRC+0xe>
    else{
	  crc<<=1;
	}
  }
  return crc;
}
     2f0:	c9 01       	movw	r24, r18
     2f2:	08 95       	ret

000002f4 <nRF24L01P_Calcuate_CRC_Block>:

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
     2f4:	0f 93       	push	r16
     2f6:	1f 93       	push	r17
     2f8:	cf 93       	push	r28
     2fa:	df 93       	push	r29
     2fc:	06 2f       	mov	r16, r22
     2fe:	ec 01       	movw	r28, r24
     300:	20 e0       	ldi	r18, 0x00	; 0
     302:	30 e0       	ldi	r19, 0x00	; 0
     304:	10 e0       	ldi	r17, 0x00	; 0
     306:	06 c0       	rjmp	.+12     	; 0x314 <nRF24L01P_Calcuate_CRC_Block+0x20>
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
     308:	c9 01       	movw	r24, r18
     30a:	69 91       	ld	r22, Y+
     30c:	0e 94 64 01 	call	0x2c8	; 0x2c8 <nRF24L01P_Calcuate_CRC>
     310:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
     312:	1f 5f       	subi	r17, 0xFF	; 255
     314:	10 17       	cp	r17, r16
     316:	c0 f3       	brcs	.-16     	; 0x308 <nRF24L01P_Calcuate_CRC_Block+0x14>
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
  }
  return crc;
}
     318:	c9 01       	movw	r24, r18
     31a:	df 91       	pop	r29
     31c:	cf 91       	pop	r28
     31e:	1f 91       	pop	r17
     320:	0f 91       	pop	r16
     322:	08 95       	ret

00000324 <nRF24L01P_ReadWrite_Register>:


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     324:	ff 92       	push	r15
     326:	0f 93       	push	r16
     328:	1f 93       	push	r17
     32a:	cf 93       	push	r28
     32c:	df 93       	push	r29
     32e:	98 2f       	mov	r25, r24
     330:	14 2f       	mov	r17, r20
     332:	05 2f       	mov	r16, r21
     334:	f2 2e       	mov	r15, r18
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     336:	e0 91 9a 06 	lds	r30, 0x069A
     33a:	f0 91 9b 06 	lds	r31, 0x069B
     33e:	82 89       	ldd	r24, Z+18	; 0x12
     340:	88 23       	and	r24, r24
     342:	29 f5       	brne	.+74     	; 0x38e <nRF24L01P_ReadWrite_Register+0x6a>
void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     344:	2a 98       	cbi	0x05, 2	; 5


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
     346:	66 23       	and	r22, r22
     348:	89 f4       	brne	.+34     	; 0x36c <nRF24L01P_ReadWrite_Register+0x48>
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
     34a:	89 2f       	mov	r24, r25
     34c:	80 62       	ori	r24, 0x20	; 32
     34e:	0e 94 45 01 	call	0x28a	; 0x28a <nRF24L01P_SPI_Transfer>
     352:	81 2f       	mov	r24, r17
     354:	90 2f       	mov	r25, r16
     356:	9c 01       	movw	r18, r24
     358:	e9 01       	movw	r28, r18
     35a:	10 e0       	ldi	r17, 0x00	; 0
     35c:	04 c0       	rjmp	.+8      	; 0x366 <nRF24L01P_ReadWrite_Register+0x42>
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
     35e:	89 91       	ld	r24, Y+
     360:	0e 94 45 01 	call	0x28a	; 0x28a <nRF24L01P_SPI_Transfer>
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
	  for(uint8_t i=0;i<len;i++){
     364:	1f 5f       	subi	r17, 0xFF	; 255
     366:	1f 15       	cp	r17, r15
     368:	d0 f3       	brcs	.-12     	; 0x35e <nRF24L01P_ReadWrite_Register+0x3a>
     36a:	10 c0       	rjmp	.+32     	; 0x38c <nRF24L01P_ReadWrite_Register+0x68>
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     36c:	89 2f       	mov	r24, r25
     36e:	0e 94 45 01 	call	0x28a	; 0x28a <nRF24L01P_SPI_Transfer>
     372:	81 2f       	mov	r24, r17
     374:	90 2f       	mov	r25, r16
     376:	9c 01       	movw	r18, r24
     378:	e9 01       	movw	r28, r18
     37a:	10 e0       	ldi	r17, 0x00	; 0
     37c:	05 c0       	rjmp	.+10     	; 0x388 <nRF24L01P_ReadWrite_Register+0x64>
      for(uint8_t i=0;i<len;i++){
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
     37e:	8f ef       	ldi	r24, 0xFF	; 255
     380:	0e 94 45 01 	call	0x28a	; 0x28a <nRF24L01P_SPI_Transfer>
     384:	89 93       	st	Y+, r24
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i=0;i<len;i++){
     386:	1f 5f       	subi	r17, 0xFF	; 255
     388:	1f 15       	cp	r17, r15
     38a:	c8 f3       	brcs	.-14     	; 0x37e <nRF24L01P_ReadWrite_Register+0x5a>
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     38c:	2a 9a       	sbi	0x05, 2	; 5
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_CSN_High();
  }
}
     38e:	df 91       	pop	r29
     390:	cf 91       	pop	r28
     392:	1f 91       	pop	r17
     394:	0f 91       	pop	r16
     396:	ff 90       	pop	r15
     398:	08 95       	ret

0000039a <nRF24L01P_Flush_Transmit_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     39a:	e0 91 9a 06 	lds	r30, 0x069A
     39e:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3a2:	82 89       	ldd	r24, Z+18	; 0x12
     3a4:	88 23       	and	r24, r24
     3a6:	39 f4       	brne	.+14     	; 0x3b6 <nRF24L01P_Flush_Transmit_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Transmit_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE1,0,nRF24L01P->TempBuf,0);
     3a8:	31 96       	adiw	r30, 0x01	; 1
     3aa:	81 ee       	ldi	r24, 0xE1	; 225
     3ac:	60 e0       	ldi	r22, 0x00	; 0
     3ae:	af 01       	movw	r20, r30
     3b0:	20 e0       	ldi	r18, 0x00	; 0
     3b2:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
     3b6:	08 95       	ret

000003b8 <nRF24L01P_Write_Data_To_Transmit_Buffer>:
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
     3b8:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3ba:	e0 91 9a 06 	lds	r30, 0x069A
     3be:	f0 91 9b 06 	lds	r31, 0x069B
     3c2:	82 89       	ldd	r24, Z+18	; 0x12
     3c4:	88 23       	and	r24, r24
     3c6:	29 f4       	brne	.+10     	; 0x3d2 <nRF24L01P_Write_Data_To_Transmit_Buffer+0x1a>
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xA0,0,data,32);
     3c8:	80 ea       	ldi	r24, 0xA0	; 160
     3ca:	60 e0       	ldi	r22, 0x00	; 0
     3cc:	20 e2       	ldi	r18, 0x20	; 32
     3ce:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
     3d2:	08 95       	ret

000003d4 <nRF24L01P_Transmit_Buffer_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     3d4:	e0 91 9a 06 	lds	r30, 0x069A
     3d8:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3dc:	82 89       	ldd	r24, Z+18	; 0x12
     3de:	88 23       	and	r24, r24
     3e0:	11 f0       	breq	.+4      	; 0x3e6 <nRF24L01P_Transmit_Buffer_Empty+0x12>
     3e2:	80 e0       	ldi	r24, 0x00	; 0
     3e4:	08 95       	ret
  }
}

uint8_t nRF24L01P_Transmit_Buffer_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     3e6:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     3e8:	31 96       	adiw	r30, 0x01	; 1
     3ea:	87 e1       	ldi	r24, 0x17	; 23
     3ec:	61 e0       	ldi	r22, 0x01	; 1
     3ee:	af 01       	movw	r20, r30
     3f0:	21 e0       	ldi	r18, 0x01	; 1
     3f2:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
     3f6:	e0 91 9a 06 	lds	r30, 0x069A
     3fa:	f0 91 9b 06 	lds	r31, 0x069B
     3fe:	81 81       	ldd	r24, Z+1	; 0x01
     400:	90 e0       	ldi	r25, 0x00	; 0
     402:	64 e0       	ldi	r22, 0x04	; 4
     404:	96 95       	lsr	r25
     406:	87 95       	ror	r24
     408:	6a 95       	dec	r22
     40a:	e1 f7       	brne	.-8      	; 0x404 <KER_TR+0x1c>
     40c:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     40e:	08 95       	ret

00000410 <nRF24L01P_Wait_Till_Transmission_Completes>:

void nRF24L01P_Wait_Till_Transmission_Completes(void){
     410:	cf 93       	push	r28
     412:	df 93       	push	r29
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     414:	e0 91 9a 06 	lds	r30, 0x069A
     418:	f0 91 9b 06 	lds	r31, 0x069B
     41c:	82 89       	ldd	r24, Z+18	; 0x12
     41e:	88 23       	and	r24, r24
     420:	29 f0       	breq	.+10     	; 0x42c <nRF24L01P_Wait_Till_Transmission_Completes+0x1c>
     422:	0a c0       	rjmp	.+20     	; 0x438 <nRF24L01P_Wait_Till_Transmission_Completes+0x28>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     424:	ce 01       	movw	r24, r28
     426:	01 97       	sbiw	r24, 0x01	; 1
     428:	f1 f7       	brne	.-4      	; 0x426 <nRF24L01P_Wait_Till_Transmission_Completes+0x16>
     42a:	02 c0       	rjmp	.+4      	; 0x430 <nRF24L01P_Wait_Till_Transmission_Completes+0x20>
     42c:	c8 ec       	ldi	r28, 0xC8	; 200
     42e:	d0 e0       	ldi	r29, 0x00	; 0
  }
}

void nRF24L01P_Wait_Till_Transmission_Completes(void){
  if(nRF24L01P_No_Error()){
    while(!nRF24L01P_Transmit_Buffer_Empty()){
     430:	0e 94 ea 01 	call	0x3d4	; 0x3d4 <nRF24L01P_Transmit_Buffer_Empty>
     434:	88 23       	and	r24, r24
     436:	b1 f3       	breq	.-20     	; 0x424 <nRF24L01P_Wait_Till_Transmission_Completes+0x14>
      _delay_us(100);
    }
  }
}
     438:	df 91       	pop	r29
     43a:	cf 91       	pop	r28
     43c:	08 95       	ret

0000043e <nRF24L01P_Flush_Receive_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     43e:	e0 91 9a 06 	lds	r30, 0x069A
     442:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     446:	82 89       	ldd	r24, Z+18	; 0x12
     448:	88 23       	and	r24, r24
     44a:	39 f4       	brne	.+14     	; 0x45a <nRF24L01P_Flush_Receive_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Receive_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE2,0,nRF24L01P->TempBuf,0);
     44c:	31 96       	adiw	r30, 0x01	; 1
     44e:	82 ee       	ldi	r24, 0xE2	; 226
     450:	60 e0       	ldi	r22, 0x00	; 0
     452:	af 01       	movw	r20, r30
     454:	20 e0       	ldi	r18, 0x00	; 0
     456:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
     45a:	08 95       	ret

0000045c <nRF24L01P_Read_Data_From_Receive_Buffer>:
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
     45c:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     45e:	e0 91 9a 06 	lds	r30, 0x069A
     462:	f0 91 9b 06 	lds	r31, 0x069B
     466:	82 89       	ldd	r24, Z+18	; 0x12
     468:	88 23       	and	r24, r24
     46a:	29 f4       	brne	.+10     	; 0x476 <nRF24L01P_Read_Data_From_Receive_Buffer+0x1a>
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x61,1,data,32);
     46c:	81 e6       	ldi	r24, 0x61	; 97
     46e:	61 e0       	ldi	r22, 0x01	; 1
     470:	20 e2       	ldi	r18, 0x20	; 32
     472:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
     476:	08 95       	ret

00000478 <nRF24L01P_Receive_Buffer_Not_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     478:	e0 91 9a 06 	lds	r30, 0x069A
     47c:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     480:	82 89       	ldd	r24, Z+18	; 0x12
     482:	88 23       	and	r24, r24
     484:	11 f0       	breq	.+4      	; 0x48a <nRF24L01P_Receive_Buffer_Not_Empty+0x12>
     486:	80 e0       	ldi	r24, 0x00	; 0
     488:	08 95       	ret
  }
}

uint8_t nRF24L01P_Receive_Buffer_Not_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     48a:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     48c:	31 96       	adiw	r30, 0x01	; 1
     48e:	87 e1       	ldi	r24, 0x17	; 23
     490:	61 e0       	ldi	r22, 0x01	; 1
     492:	af 01       	movw	r20, r30
     494:	21 e0       	ldi	r18, 0x01	; 1
     496:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
     49a:	e0 91 9a 06 	lds	r30, 0x069A
     49e:	f0 91 9b 06 	lds	r31, 0x069B
     4a2:	81 81       	ldd	r24, Z+1	; 0x01
     4a4:	80 95       	com	r24
     4a6:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     4a8:	08 95       	ret

000004aa <nRF24L01P_Get_Mode>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4aa:	e0 91 9a 06 	lds	r30, 0x069A
     4ae:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4b2:	82 89       	ldd	r24, Z+18	; 0x12
     4b4:	88 23       	and	r24, r24
     4b6:	11 f0       	breq	.+4      	; 0x4bc <nRF24L01P_Get_Mode+0x12>
     4b8:	80 e0       	ldi	r24, 0x00	; 0
     4ba:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Mode(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x00,1,nRF24L01P->TempBuf,1);
     4bc:	31 96       	adiw	r30, 0x01	; 1
     4be:	80 e0       	ldi	r24, 0x00	; 0
     4c0:	61 e0       	ldi	r22, 0x01	; 1
     4c2:	af 01       	movw	r20, r30
     4c4:	21 e0       	ldi	r18, 0x01	; 1
     4c6:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P->TempBuf[0] & (1<<1)){
     4ca:	e0 91 9a 06 	lds	r30, 0x069A
     4ce:	f0 91 9b 06 	lds	r31, 0x069B
     4d2:	81 81       	ldd	r24, Z+1	; 0x01
     4d4:	81 ff       	sbrs	r24, 1
     4d6:	07 c0       	rjmp	.+14     	; 0x4e6 <nRF24L01P_Get_Mode+0x3c>
      if(nRF24L01P->TempBuf[0] & (1<<0)){
     4d8:	80 ff       	sbrs	r24, 0
     4da:	02 c0       	rjmp	.+4      	; 0x4e0 <nRF24L01P_Get_Mode+0x36>
	    nRF24L01P->Mode=0x01;
     4dc:	81 e0       	ldi	r24, 0x01	; 1
     4de:	01 c0       	rjmp	.+2      	; 0x4e2 <nRF24L01P_Get_Mode+0x38>
	    return 1; //rx mode
	  }else{
	    nRF24L01P->Mode=0x02;
     4e0:	82 e0       	ldi	r24, 0x02	; 2
     4e2:	80 83       	st	Z, r24
     4e4:	08 95       	ret
	    return 2; //tx mode
	  }
    }else{
      nRF24L01P->Mode=0x00;
     4e6:	10 82       	st	Z, r1
     4e8:	80 e0       	ldi	r24, 0x00	; 0
      return 0;   //pwr down
    }
  }else{
    return 0;
  }
}
     4ea:	08 95       	ret

000004ec <nRF24L01P_Set_Mode_Sleep>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4ec:	e0 91 9a 06 	lds	r30, 0x069A
     4f0:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4f4:	82 89       	ldd	r24, Z+18	; 0x12
     4f6:	88 23       	and	r24, r24
     4f8:	61 f4       	brne	.+24     	; 0x512 <nRF24L01P_Set_Mode_Sleep+0x26>
  }
}
  
void nRF24L01P_Set_Mode_Sleep(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x00;
     4fa:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     4fc:	31 96       	adiw	r30, 0x01	; 1
     4fe:	60 e0       	ldi	r22, 0x00	; 0
     500:	af 01       	movw	r20, r30
     502:	21 e0       	ldi	r18, 0x01	; 1
     504:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->Mode=0x00;
     508:	e0 91 9a 06 	lds	r30, 0x069A
     50c:	f0 91 9b 06 	lds	r31, 0x069B
     510:	10 82       	st	Z, r1
     512:	08 95       	ret

00000514 <nRF24L01P_Set_Mode_Tx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     514:	e0 91 9a 06 	lds	r30, 0x069A
     518:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     51c:	82 89       	ldd	r24, Z+18	; 0x12
     51e:	88 23       	and	r24, r24
     520:	91 f4       	brne	.+36     	; 0x546 <nRF24L01P_Set_Mode_Tx+0x32>
  }
}

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
     522:	82 e7       	ldi	r24, 0x72	; 114
     524:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     526:	29 98       	cbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
    nRF24L01P_CE_Low();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     528:	31 96       	adiw	r30, 0x01	; 1
     52a:	80 e0       	ldi	r24, 0x00	; 0
     52c:	60 e0       	ldi	r22, 0x00	; 0
     52e:	af 01       	movw	r20, r30
     530:	21 e0       	ldi	r18, 0x01	; 1
     532:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
	nRF24L01P_Flush_Transmit_Buffer();
     536:	0e 94 cd 01 	call	0x39a	; 0x39a <nRF24L01P_Flush_Transmit_Buffer>
	nRF24L01P->Mode=0x02;
     53a:	e0 91 9a 06 	lds	r30, 0x069A
     53e:	f0 91 9b 06 	lds	r31, 0x069B
     542:	82 e0       	ldi	r24, 0x02	; 2
     544:	80 83       	st	Z, r24
     546:	08 95       	ret

00000548 <nRF24L01P_Set_Mode_Rx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     548:	e0 91 9a 06 	lds	r30, 0x069A
     54c:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     550:	82 89       	ldd	r24, Z+18	; 0x12
     552:	88 23       	and	r24, r24
     554:	81 f4       	brne	.+32     	; 0x576 <nRF24L01P_Set_Mode_Rx+0x2e>
  }
}

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
     556:	83 e7       	ldi	r24, 0x73	; 115
     558:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     55a:	29 9a       	sbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
    nRF24L01P_CE_High();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     55c:	31 96       	adiw	r30, 0x01	; 1
     55e:	80 e0       	ldi	r24, 0x00	; 0
     560:	60 e0       	ldi	r22, 0x00	; 0
     562:	af 01       	movw	r20, r30
     564:	21 e0       	ldi	r18, 0x01	; 1
     566:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
	nRF24L01P->Mode=0x01;
     56a:	e0 91 9a 06 	lds	r30, 0x069A
     56e:	f0 91 9b 06 	lds	r31, 0x069B
     572:	81 e0       	ldi	r24, 0x01	; 1
     574:	80 83       	st	Z, r24
     576:	08 95       	ret

00000578 <nRF24L01P_ReadModifyWrite>:
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
     578:	ff 92       	push	r15
     57a:	0f 93       	push	r16
     57c:	1f 93       	push	r17
     57e:	f8 2e       	mov	r15, r24
     580:	16 2f       	mov	r17, r22
     582:	04 2f       	mov	r16, r20
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     584:	e0 91 9a 06 	lds	r30, 0x069A
     588:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     58c:	82 89       	ldd	r24, Z+18	; 0x12
     58e:	88 23       	and	r24, r24
     590:	69 f5       	brne	.+90     	; 0x5ec <nRF24L01P_ReadModifyWrite+0x74>
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(reg,1,nRF24L01P->TempBuf,1);
     592:	31 96       	adiw	r30, 0x01	; 1
     594:	8f 2d       	mov	r24, r15
     596:	61 e0       	ldi	r22, 0x01	; 1
     598:	af 01       	movw	r20, r30
     59a:	21 e0       	ldi	r18, 0x01	; 1
     59c:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
     5a0:	e0 91 9a 06 	lds	r30, 0x069A
     5a4:	f0 91 9b 06 	lds	r31, 0x069B
    if(bit_val){
     5a8:	00 23       	and	r16, r16
     5aa:	51 f0       	breq	.+20     	; 0x5c0 <nRF24L01P_ReadModifyWrite+0x48>
      nRF24L01P->TempBuf[0]|=(1<<bit_pos);
     5ac:	81 e0       	ldi	r24, 0x01	; 1
     5ae:	90 e0       	ldi	r25, 0x00	; 0
     5b0:	02 c0       	rjmp	.+4      	; 0x5b6 <nRF24L01P_ReadModifyWrite+0x3e>
     5b2:	88 0f       	add	r24, r24
     5b4:	99 1f       	adc	r25, r25
     5b6:	1a 95       	dec	r17
     5b8:	e2 f7       	brpl	.-8      	; 0x5b2 <nRF24L01P_ReadModifyWrite+0x3a>
     5ba:	21 81       	ldd	r18, Z+1	; 0x01
     5bc:	28 2b       	or	r18, r24
     5be:	0a c0       	rjmp	.+20     	; 0x5d4 <nRF24L01P_ReadModifyWrite+0x5c>
    }else{
      nRF24L01P->TempBuf[0]&=~(1<<bit_pos);
     5c0:	81 e0       	ldi	r24, 0x01	; 1
     5c2:	90 e0       	ldi	r25, 0x00	; 0
     5c4:	02 c0       	rjmp	.+4      	; 0x5ca <nRF24L01P_ReadModifyWrite+0x52>
     5c6:	88 0f       	add	r24, r24
     5c8:	99 1f       	adc	r25, r25
     5ca:	1a 95       	dec	r17
     5cc:	e2 f7       	brpl	.-8      	; 0x5c6 <nRF24L01P_ReadModifyWrite+0x4e>
     5ce:	80 95       	com	r24
     5d0:	21 81       	ldd	r18, Z+1	; 0x01
     5d2:	28 23       	and	r18, r24
     5d4:	21 83       	std	Z+1, r18	; 0x01
    }
    nRF24L01P_ReadWrite_Register(reg,0,nRF24L01P->TempBuf,1);
     5d6:	40 91 9a 06 	lds	r20, 0x069A
     5da:	50 91 9b 06 	lds	r21, 0x069B
     5de:	4f 5f       	subi	r20, 0xFF	; 255
     5e0:	5f 4f       	sbci	r21, 0xFF	; 255
     5e2:	8f 2d       	mov	r24, r15
     5e4:	60 e0       	ldi	r22, 0x00	; 0
     5e6:	21 e0       	ldi	r18, 0x01	; 1
     5e8:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  }
}
     5ec:	1f 91       	pop	r17
     5ee:	0f 91       	pop	r16
     5f0:	ff 90       	pop	r15
     5f2:	08 95       	ret

000005f4 <nRF24L01P_Get_Channel>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5f4:	e0 91 9a 06 	lds	r30, 0x069A
     5f8:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5fc:	82 89       	ldd	r24, Z+18	; 0x12
     5fe:	88 23       	and	r24, r24
     600:	11 f0       	breq	.+4      	; 0x606 <nRF24L01P_Get_Channel+0x12>
     602:	80 e0       	ldi	r24, 0x00	; 0
     604:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Channel(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x05,1,nRF24L01P->TempBuf,1);
     606:	31 96       	adiw	r30, 0x01	; 1
     608:	85 e0       	ldi	r24, 0x05	; 5
     60a:	61 e0       	ldi	r22, 0x01	; 1
     60c:	af 01       	movw	r20, r30
     60e:	21 e0       	ldi	r18, 0x01	; 1
     610:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
    return nRF24L01P->TempBuf[0];
     614:	e0 91 9a 06 	lds	r30, 0x069A
     618:	f0 91 9b 06 	lds	r31, 0x069B
     61c:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}
     61e:	08 95       	ret

00000620 <nRF24L01P_Set_Channel>:

void nRF24L01P_Set_Channel(uint8_t channel){
     620:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     622:	e0 91 9a 06 	lds	r30, 0x069A
     626:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     62a:	82 89       	ldd	r24, Z+18	; 0x12
     62c:	88 23       	and	r24, r24
     62e:	61 f4       	brne	.+24     	; 0x648 <nRF24L01P_Set_Channel+0x28>
void nRF24L01P_Set_Channel(uint8_t channel){
  if(nRF24L01P_No_Error()){
    if(channel>125){
      channel=125;
    }
    nRF24L01P->TempBuf[0]=channel;
     630:	89 2f       	mov	r24, r25
     632:	9e 37       	cpi	r25, 0x7E	; 126
     634:	08 f0       	brcs	.+2      	; 0x638 <nRF24L01P_Set_Channel+0x18>
     636:	8d e7       	ldi	r24, 0x7D	; 125
     638:	81 83       	std	Z+1, r24	; 0x01
    nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     63a:	31 96       	adiw	r30, 0x01	; 1
     63c:	85 e0       	ldi	r24, 0x05	; 5
     63e:	60 e0       	ldi	r22, 0x00	; 0
     640:	af 01       	movw	r20, r30
     642:	21 e0       	ldi	r18, 0x01	; 1
     644:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
     648:	08 95       	ret

0000064a <nRF24L01P_Get_Speed>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     64a:	e0 91 9a 06 	lds	r30, 0x069A
     64e:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     652:	82 89       	ldd	r24, Z+18	; 0x12
     654:	88 23       	and	r24, r24
     656:	11 f0       	breq	.+4      	; 0x65c <nRF24L01P_Get_Speed+0x12>
     658:	80 e0       	ldi	r24, 0x00	; 0
     65a:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     65c:	31 96       	adiw	r30, 0x01	; 1
     65e:	86 e0       	ldi	r24, 0x06	; 6
     660:	61 e0       	ldi	r22, 0x01	; 1
     662:	af 01       	movw	r20, r30
     664:	21 e0       	ldi	r18, 0x01	; 1
     666:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     66a:	e0 91 9a 06 	lds	r30, 0x069A
     66e:	f0 91 9b 06 	lds	r31, 0x069B
     672:	91 81       	ldd	r25, Z+1	; 0x01
     674:	96 95       	lsr	r25
     676:	96 95       	lsr	r25
     678:	96 95       	lsr	r25
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
     67a:	89 2f       	mov	r24, r25
     67c:	86 95       	lsr	r24
     67e:	82 70       	andi	r24, 0x02	; 2
     680:	81 83       	std	Z+1, r24	; 0x01
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     682:	91 70       	andi	r25, 0x01	; 1
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
    nRF24L01P->TempBuf[1]|=nRF24L01P->TempBuf[0];
     684:	89 2b       	or	r24, r25
     686:	82 83       	std	Z+2, r24	; 0x02
    if      (nRF24L01P->TempBuf[1]==0x02){
     688:	82 30       	cpi	r24, 0x02	; 2
     68a:	11 f4       	brne	.+4      	; 0x690 <nRF24L01P_Get_Speed+0x46>
      nRF24L01P->TempBuf[0]=0;
     68c:	11 82       	std	Z+1, r1	; 0x01
     68e:	06 c0       	rjmp	.+12     	; 0x69c <nRF24L01P_Get_Speed+0x52>
    }else if(nRF24L01P->TempBuf[1]==0x01){
     690:	81 30       	cpi	r24, 0x01	; 1
     692:	19 f0       	breq	.+6      	; 0x69a <nRF24L01P_Get_Speed+0x50>
      nRF24L01P->TempBuf[0]=1;
    }else if(nRF24L01P->TempBuf[1]==0x00){
     694:	88 23       	and	r24, r24
     696:	11 f4       	brne	.+4      	; 0x69c <nRF24L01P_Get_Speed+0x52>
      nRF24L01P->TempBuf[0]=2;
     698:	82 e0       	ldi	r24, 0x02	; 2
     69a:	81 83       	std	Z+1, r24	; 0x01
    }
    return nRF24L01P->TempBuf[0];
     69c:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}  
     69e:	08 95       	ret

000006a0 <nRF24L01P_Set_Speed>:

void nRF24L01P_Set_Speed(uint8_t index){
     6a0:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6a2:	e0 91 9a 06 	lds	r30, 0x069A
     6a6:	f0 91 9b 06 	lds	r31, 0x069B
     6aa:	82 89       	ldd	r24, Z+18	; 0x12
     6ac:	88 23       	and	r24, r24
     6ae:	41 f5       	brne	.+80     	; 0x700 <nRF24L01P_Set_Speed+0x60>
  }
}  

void nRF24L01P_Set_Speed(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){       //250kbps
     6b0:	99 23       	and	r25, r25
     6b2:	21 f4       	brne	.+8      	; 0x6bc <nRF24L01P_Set_Speed+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,5,1);
     6b4:	86 e0       	ldi	r24, 0x06	; 6
     6b6:	65 e0       	ldi	r22, 0x05	; 5
     6b8:	41 e0       	ldi	r20, 0x01	; 1
     6ba:	05 c0       	rjmp	.+10     	; 0x6c6 <nRF24L01P_Set_Speed+0x26>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
    }
    else if(index==1){  //1Mbps
     6bc:	91 30       	cpi	r25, 0x01	; 1
     6be:	49 f4       	brne	.+18     	; 0x6d2 <nRF24L01P_Set_Speed+0x32>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     6c0:	86 e0       	ldi	r24, 0x06	; 6
     6c2:	65 e0       	ldi	r22, 0x05	; 5
     6c4:	40 e0       	ldi	r20, 0x00	; 0
     6c6:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
     6ca:	86 e0       	ldi	r24, 0x06	; 6
     6cc:	63 e0       	ldi	r22, 0x03	; 3
     6ce:	40 e0       	ldi	r20, 0x00	; 0
     6d0:	0a c0       	rjmp	.+20     	; 0x6e6 <nRF24L01P_Set_Speed+0x46>
    }
    else if(index==2){  //2Mbps
     6d2:	92 30       	cpi	r25, 0x02	; 2
     6d4:	59 f4       	brne	.+22     	; 0x6ec <nRF24L01P_Set_Speed+0x4c>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     6d6:	86 e0       	ldi	r24, 0x06	; 6
     6d8:	65 e0       	ldi	r22, 0x05	; 5
     6da:	40 e0       	ldi	r20, 0x00	; 0
     6dc:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     6e0:	86 e0       	ldi	r24, 0x06	; 6
     6e2:	63 e0       	ldi	r22, 0x03	; 3
     6e4:	41 e0       	ldi	r20, 0x01	; 1
     6e6:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24L01P_ReadModifyWrite>
     6ea:	08 95       	ret
    }else{              //2Mbps
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     6ec:	86 e0       	ldi	r24, 0x06	; 6
     6ee:	65 e0       	ldi	r22, 0x05	; 5
     6f0:	40 e0       	ldi	r20, 0x00	; 0
     6f2:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     6f6:	86 e0       	ldi	r24, 0x06	; 6
     6f8:	63 e0       	ldi	r22, 0x03	; 3
     6fa:	41 e0       	ldi	r20, 0x01	; 1
     6fc:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24L01P_ReadModifyWrite>
     700:	08 95       	ret

00000702 <nRF24L01P_Get_Tx_Power>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     702:	e0 91 9a 06 	lds	r30, 0x069A
     706:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     70a:	82 89       	ldd	r24, Z+18	; 0x12
     70c:	88 23       	and	r24, r24
     70e:	11 f0       	breq	.+4      	; 0x714 <nRF24L01P_Get_Tx_Power+0x12>
     710:	80 e0       	ldi	r24, 0x00	; 0
     712:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Tx_Power(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     714:	31 96       	adiw	r30, 0x01	; 1
     716:	86 e0       	ldi	r24, 0x06	; 6
     718:	61 e0       	ldi	r22, 0x01	; 1
     71a:	af 01       	movw	r20, r30
     71c:	21 e0       	ldi	r18, 0x01	; 1
     71e:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[0]>>=1;
     722:	e0 91 9a 06 	lds	r30, 0x069A
     726:	f0 91 9b 06 	lds	r31, 0x069B
    nRF24L01P->TempBuf[0]&=0x03;
     72a:	81 81       	ldd	r24, Z+1	; 0x01
     72c:	86 95       	lsr	r24
     72e:	83 70       	andi	r24, 0x03	; 3
     730:	81 83       	std	Z+1, r24	; 0x01
    return nRF24L01P->TempBuf[0];
  }else{
    return 0;
  }
}  
     732:	08 95       	ret

00000734 <nRF24L01P_Set_Tx_Power>:

void nRF24L01P_Set_Tx_Power(uint8_t index){
     734:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     736:	e0 91 9a 06 	lds	r30, 0x069A
     73a:	f0 91 9b 06 	lds	r31, 0x069B
     73e:	82 89       	ldd	r24, Z+18	; 0x12
     740:	88 23       	and	r24, r24
     742:	71 f5       	brne	.+92     	; 0x7a0 <nRF24L01P_Set_Tx_Power+0x6c>
  }
}  

void nRF24L01P_Set_Tx_Power(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){
     744:	99 23       	and	r25, r25
     746:	21 f4       	brne	.+8      	; 0x750 <nRF24L01P_Set_Tx_Power+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     748:	86 e0       	ldi	r24, 0x06	; 6
     74a:	62 e0       	ldi	r22, 0x02	; 2
     74c:	40 e0       	ldi	r20, 0x00	; 0
     74e:	0b c0       	rjmp	.+22     	; 0x766 <nRF24L01P_Set_Tx_Power+0x32>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
    }
    else if(index==1){
     750:	91 30       	cpi	r25, 0x01	; 1
     752:	21 f4       	brne	.+8      	; 0x75c <nRF24L01P_Set_Tx_Power+0x28>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     754:	86 e0       	ldi	r24, 0x06	; 6
     756:	62 e0       	ldi	r22, 0x02	; 2
     758:	40 e0       	ldi	r20, 0x00	; 0
     75a:	10 c0       	rjmp	.+32     	; 0x77c <nRF24L01P_Set_Tx_Power+0x48>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
    }
    else if(index==2){
     75c:	92 30       	cpi	r25, 0x02	; 2
     75e:	49 f4       	brne	.+18     	; 0x772 <nRF24L01P_Set_Tx_Power+0x3e>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     760:	86 e0       	ldi	r24, 0x06	; 6
     762:	62 e0       	ldi	r22, 0x02	; 2
     764:	41 e0       	ldi	r20, 0x01	; 1
     766:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
     76a:	86 e0       	ldi	r24, 0x06	; 6
     76c:	61 e0       	ldi	r22, 0x01	; 1
     76e:	40 e0       	ldi	r20, 0x00	; 0
     770:	0a c0       	rjmp	.+20     	; 0x786 <nRF24L01P_Set_Tx_Power+0x52>
    }
    else if(index==3){
     772:	93 30       	cpi	r25, 0x03	; 3
     774:	59 f4       	brne	.+22     	; 0x78c <nRF24L01P_Set_Tx_Power+0x58>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     776:	86 e0       	ldi	r24, 0x06	; 6
     778:	62 e0       	ldi	r22, 0x02	; 2
     77a:	41 e0       	ldi	r20, 0x01	; 1
     77c:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     780:	86 e0       	ldi	r24, 0x06	; 6
     782:	61 e0       	ldi	r22, 0x01	; 1
     784:	41 e0       	ldi	r20, 0x01	; 1
     786:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24L01P_ReadModifyWrite>
     78a:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     78c:	86 e0       	ldi	r24, 0x06	; 6
     78e:	62 e0       	ldi	r22, 0x02	; 2
     790:	41 e0       	ldi	r20, 0x01	; 1
     792:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     796:	86 e0       	ldi	r24, 0x06	; 6
     798:	61 e0       	ldi	r22, 0x01	; 1
     79a:	41 e0       	ldi	r20, 0x01	; 1
     79c:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24L01P_ReadModifyWrite>
     7a0:	08 95       	ret

000007a2 <nRF24L01P_Set_Own_Address>:
    }
  }
}

void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
     7a2:	e0 91 9a 06 	lds	r30, 0x069A
     7a6:	f0 91 9b 06 	lds	r31, 0x069B
     7aa:	83 83       	std	Z+3, r24	; 0x03
}
     7ac:	08 95       	ret

000007ae <nRF24L01P_Set_Destination_Address>:

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     7ae:	e0 91 9a 06 	lds	r30, 0x069A
     7b2:	f0 91 9b 06 	lds	r31, 0x069B
     7b6:	84 83       	std	Z+4, r24	; 0x04
}
     7b8:	08 95       	ret

000007ba <nRF24L01P_Set_Receive_Timeout>:

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     7ba:	e0 91 9a 06 	lds	r30, 0x069A
     7be:	f0 91 9b 06 	lds	r31, 0x069B
     7c2:	96 83       	std	Z+6, r25	; 0x06
     7c4:	85 83       	std	Z+5, r24	; 0x05
}
     7c6:	08 95       	ret

000007c8 <nRF24L01P_Set_MaxRetransmission>:

void nRF24L01P_Set_MaxRetransmission(uint16_t val){
  nRF24L01P->Config.MaxRetry=val;
     7c8:	e0 91 9a 06 	lds	r30, 0x069A
     7cc:	f0 91 9b 06 	lds	r31, 0x069B
     7d0:	93 87       	std	Z+11, r25	; 0x0b
     7d2:	82 87       	std	Z+10, r24	; 0x0a
}
     7d4:	08 95       	ret

000007d6 <nRF24L01P_Deep_Sleep>:

void nRF24L01P_Deep_Sleep(void){
  if(nRF24L01P->Mode!=0x00){
     7d6:	e0 91 9a 06 	lds	r30, 0x069A
     7da:	f0 91 9b 06 	lds	r31, 0x069B
     7de:	80 81       	ld	r24, Z
     7e0:	88 23       	and	r24, r24
     7e2:	21 f0       	breq	.+8      	; 0x7ec <nRF24L01P_Deep_Sleep+0x16>
    nRF24L01P_Set_Mode_Sleep();
     7e4:	0e 94 76 02 	call	0x4ec	; 0x4ec <nRF24L01P_Set_Mode_Sleep>
    nRF24L01P_Disable();
     7e8:	0e 94 12 01 	call	0x224	; 0x224 <nRF24L01P_Disable>
     7ec:	08 95       	ret

000007ee <nRF24L01P_WakeUp>:
  }
}


void nRF24L01P_WakeUp(void){
  if(nRF24L01P->Mode==0x00){
     7ee:	e0 91 9a 06 	lds	r30, 0x069A
     7f2:	f0 91 9b 06 	lds	r31, 0x069B
     7f6:	80 81       	ld	r24, Z
     7f8:	88 23       	and	r24, r24
     7fa:	21 f4       	brne	.+8      	; 0x804 <nRF24L01P_WakeUp+0x16>
    nRF24L01P_Enable();
     7fc:	0e 94 0b 01 	call	0x216	; 0x216 <nRF24L01P_Enable>
    nRF24L01P_Set_Mode_Rx();
     800:	0e 94 a4 02 	call	0x548	; 0x548 <nRF24L01P_Set_Mode_Rx>
     804:	08 95       	ret

00000806 <nRF24L01P_Init>:
  }
}

void nRF24L01P_Init(void){
     806:	0f 93       	push	r16
     808:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     80a:	0e 94 bb 00 	call	0x176	; 0x176 <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     80e:	0e 94 0b 01 	call	0x216	; 0x216 <nRF24L01P_Enable>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     812:	e0 91 9a 06 	lds	r30, 0x069A
     816:	f0 91 9b 06 	lds	r31, 0x069B
     81a:	11 82       	std	Z+1, r1	; 0x01
     81c:	31 96       	adiw	r30, 0x01	; 1
     81e:	80 e0       	ldi	r24, 0x00	; 0
     820:	60 e0       	ldi	r22, 0x00	; 0
     822:	af 01       	movw	r20, r30
     824:	21 e0       	ldi	r18, 0x01	; 1
     826:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x01,0,nRF24L01P->TempBuf,1);
     82a:	e0 91 9a 06 	lds	r30, 0x069A
     82e:	f0 91 9b 06 	lds	r31, 0x069B
     832:	11 82       	std	Z+1, r1	; 0x01
     834:	31 96       	adiw	r30, 0x01	; 1
     836:	81 e0       	ldi	r24, 0x01	; 1
     838:	60 e0       	ldi	r22, 0x00	; 0
     83a:	af 01       	movw	r20, r30
     83c:	21 e0       	ldi	r18, 0x01	; 1
     83e:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x03;  nRF24L01P_ReadWrite_Register(0x02,0,nRF24L01P->TempBuf,1);
     842:	e0 91 9a 06 	lds	r30, 0x069A
     846:	f0 91 9b 06 	lds	r31, 0x069B
     84a:	83 e0       	ldi	r24, 0x03	; 3
     84c:	81 83       	std	Z+1, r24	; 0x01
     84e:	31 96       	adiw	r30, 0x01	; 1
     850:	82 e0       	ldi	r24, 0x02	; 2
     852:	60 e0       	ldi	r22, 0x00	; 0
     854:	af 01       	movw	r20, r30
     856:	21 e0       	ldi	r18, 0x01	; 1
     858:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x01;  nRF24L01P_ReadWrite_Register(0x03,0,nRF24L01P->TempBuf,1);
     85c:	e0 91 9a 06 	lds	r30, 0x069A
     860:	f0 91 9b 06 	lds	r31, 0x069B
     864:	81 e0       	ldi	r24, 0x01	; 1
     866:	81 83       	std	Z+1, r24	; 0x01
     868:	31 96       	adiw	r30, 0x01	; 1
     86a:	83 e0       	ldi	r24, 0x03	; 3
     86c:	60 e0       	ldi	r22, 0x00	; 0
     86e:	af 01       	movw	r20, r30
     870:	21 e0       	ldi	r18, 0x01	; 1
     872:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x04,0,nRF24L01P->TempBuf,1);
     876:	e0 91 9a 06 	lds	r30, 0x069A
     87a:	f0 91 9b 06 	lds	r31, 0x069B
     87e:	11 82       	std	Z+1, r1	; 0x01
     880:	31 96       	adiw	r30, 0x01	; 1
     882:	84 e0       	ldi	r24, 0x04	; 4
     884:	60 e0       	ldi	r22, 0x00	; 0
     886:	af 01       	movw	r20, r30
     888:	21 e0       	ldi	r18, 0x01	; 1
     88a:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x02;  nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     88e:	e0 91 9a 06 	lds	r30, 0x069A
     892:	f0 91 9b 06 	lds	r31, 0x069B
     896:	82 e0       	ldi	r24, 0x02	; 2
     898:	81 83       	std	Z+1, r24	; 0x01
     89a:	31 96       	adiw	r30, 0x01	; 1
     89c:	85 e0       	ldi	r24, 0x05	; 5
     89e:	60 e0       	ldi	r22, 0x00	; 0
     8a0:	af 01       	movw	r20, r30
     8a2:	21 e0       	ldi	r18, 0x01	; 1
     8a4:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x26;  nRF24L01P_ReadWrite_Register(0x06,0,nRF24L01P->TempBuf,1); 
     8a8:	e0 91 9a 06 	lds	r30, 0x069A
     8ac:	f0 91 9b 06 	lds	r31, 0x069B
     8b0:	86 e2       	ldi	r24, 0x26	; 38
     8b2:	81 83       	std	Z+1, r24	; 0x01
     8b4:	31 96       	adiw	r30, 0x01	; 1
     8b6:	86 e0       	ldi	r24, 0x06	; 6
     8b8:	60 e0       	ldi	r22, 0x00	; 0
     8ba:	af 01       	movw	r20, r30
     8bc:	21 e0       	ldi	r18, 0x01	; 1
     8be:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x70;  nRF24L01P_ReadWrite_Register(0x07,0,nRF24L01P->TempBuf,1);
     8c2:	e0 91 9a 06 	lds	r30, 0x069A
     8c6:	f0 91 9b 06 	lds	r31, 0x069B
     8ca:	80 e7       	ldi	r24, 0x70	; 112
     8cc:	81 83       	std	Z+1, r24	; 0x01
     8ce:	31 96       	adiw	r30, 0x01	; 1
     8d0:	87 e0       	ldi	r24, 0x07	; 7
     8d2:	60 e0       	ldi	r22, 0x00	; 0
     8d4:	af 01       	movw	r20, r30
     8d6:	21 e0       	ldi	r18, 0x01	; 1
     8d8:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     8dc:	e0 91 9a 06 	lds	r30, 0x069A
     8e0:	f0 91 9b 06 	lds	r31, 0x069B
     8e4:	10 e2       	ldi	r17, 0x20	; 32
     8e6:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x11,0,nRF24L01P->TempBuf,1);
     8e8:	31 96       	adiw	r30, 0x01	; 1
     8ea:	81 e1       	ldi	r24, 0x11	; 17
     8ec:	60 e0       	ldi	r22, 0x00	; 0
     8ee:	af 01       	movw	r20, r30
     8f0:	21 e0       	ldi	r18, 0x01	; 1
     8f2:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     8f6:	e0 91 9a 06 	lds	r30, 0x069A
     8fa:	f0 91 9b 06 	lds	r31, 0x069B
     8fe:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x12,0,nRF24L01P->TempBuf,1);
     900:	31 96       	adiw	r30, 0x01	; 1
     902:	82 e1       	ldi	r24, 0x12	; 18
     904:	60 e0       	ldi	r22, 0x00	; 0
     906:	af 01       	movw	r20, r30
     908:	21 e0       	ldi	r18, 0x01	; 1
     90a:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1C,0,nRF24L01P->TempBuf,1);
     90e:	e0 91 9a 06 	lds	r30, 0x069A
     912:	f0 91 9b 06 	lds	r31, 0x069B
     916:	11 82       	std	Z+1, r1	; 0x01
     918:	31 96       	adiw	r30, 0x01	; 1
     91a:	8c e1       	ldi	r24, 0x1C	; 28
     91c:	60 e0       	ldi	r22, 0x00	; 0
     91e:	af 01       	movw	r20, r30
     920:	21 e0       	ldi	r18, 0x01	; 1
     922:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1D,0,nRF24L01P->TempBuf,1);
     926:	e0 91 9a 06 	lds	r30, 0x069A
     92a:	f0 91 9b 06 	lds	r31, 0x069B
     92e:	11 82       	std	Z+1, r1	; 0x01
     930:	31 96       	adiw	r30, 0x01	; 1
     932:	8d e1       	ldi	r24, 0x1D	; 29
     934:	60 e0       	ldi	r22, 0x00	; 0
     936:	af 01       	movw	r20, r30
     938:	21 e0       	ldi	r18, 0x01	; 1
     93a:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x10,0,(uint8_t*)"ACK00",5);
     93e:	00 e0       	ldi	r16, 0x00	; 0
     940:	11 e0       	ldi	r17, 0x01	; 1
     942:	80 e1       	ldi	r24, 0x10	; 16
     944:	60 e0       	ldi	r22, 0x00	; 0
     946:	a8 01       	movw	r20, r16
     948:	25 e0       	ldi	r18, 0x05	; 5
     94a:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0A,0,(uint8_t*)"ACK00",5);
     94e:	8a e0       	ldi	r24, 0x0A	; 10
     950:	60 e0       	ldi	r22, 0x00	; 0
     952:	a8 01       	movw	r20, r16
     954:	25 e0       	ldi	r18, 0x05	; 5
     956:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0B,0,(uint8_t*)"PIPE1",5);
     95a:	8b e0       	ldi	r24, 0x0B	; 11
     95c:	60 e0       	ldi	r22, 0x00	; 0
     95e:	46 e0       	ldi	r20, 0x06	; 6
     960:	51 e0       	ldi	r21, 0x01	; 1
     962:	25 e0       	ldi	r18, 0x05	; 5
     964:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
     968:	8c e0       	ldi	r24, 0x0C	; 12
     96a:	60 e0       	ldi	r22, 0x00	; 0
     96c:	4c e0       	ldi	r20, 0x0C	; 12
     96e:	51 e0       	ldi	r21, 0x01	; 1
     970:	25 e0       	ldi	r18, 0x05	; 5
     972:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
     976:	8d e0       	ldi	r24, 0x0D	; 13
     978:	60 e0       	ldi	r22, 0x00	; 0
     97a:	42 e1       	ldi	r20, 0x12	; 18
     97c:	51 e0       	ldi	r21, 0x01	; 1
     97e:	25 e0       	ldi	r18, 0x05	; 5
     980:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
     984:	8e e0       	ldi	r24, 0x0E	; 14
     986:	60 e0       	ldi	r22, 0x00	; 0
     988:	48 e1       	ldi	r20, 0x18	; 24
     98a:	51 e0       	ldi	r21, 0x01	; 1
     98c:	25 e0       	ldi	r18, 0x05	; 5
     98e:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
     992:	8f e0       	ldi	r24, 0x0F	; 15
     994:	60 e0       	ldi	r22, 0x00	; 0
     996:	4e e1       	ldi	r20, 0x1E	; 30
     998:	51 e0       	ldi	r21, 0x01	; 1
     99a:	25 e0       	ldi	r18, 0x05	; 5
     99c:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01P_ReadWrite_Register>
void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
}

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     9a0:	e0 91 9a 06 	lds	r30, 0x069A
     9a4:	f0 91 9b 06 	lds	r31, 0x069B
     9a8:	80 e2       	ldi	r24, 0x20	; 32
     9aa:	90 e0       	ldi	r25, 0x00	; 0
     9ac:	96 83       	std	Z+6, r25	; 0x06
     9ae:	85 83       	std	Z+5, r24	; 0x05
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
  nRF24L01P_Set_Receive_Timeout(32);
  nRF24L01P_Set_Mode_Sleep();
     9b0:	0e 94 76 02 	call	0x4ec	; 0x4ec <nRF24L01P_Set_Mode_Sleep>
}
     9b4:	1f 91       	pop	r17
     9b6:	0f 91       	pop	r16
     9b8:	08 95       	ret

000009ba <nRF24L01P_Transmit_Basic>:

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
     9ba:	ff 92       	push	r15
     9bc:	0f 93       	push	r16
     9be:	1f 93       	push	r17
     9c0:	8c 01       	movw	r16, r24
     9c2:	f6 2e       	mov	r15, r22
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     9c4:	e0 91 9a 06 	lds	r30, 0x069A
     9c8:	f0 91 9b 06 	lds	r31, 0x069B
     9cc:	11 8a       	std	Z+17, r1	; 0x11
     9ce:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     9d0:	12 8a       	std	Z+18, r1	; 0x12
  nRF24L01P_Set_Mode_Sleep();
}

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Set_Mode_Tx();
     9d2:	0e 94 8a 02 	call	0x514	; 0x514 <nRF24L01P_Set_Mode_Tx>
  buf[nRF24L01P_PACKET_LEN-5]=nRF24L01P->Address.Own;
     9d6:	e0 91 9a 06 	lds	r30, 0x069A
     9da:	f0 91 9b 06 	lds	r31, 0x069B
     9de:	83 81       	ldd	r24, Z+3	; 0x03
     9e0:	f8 01       	movw	r30, r16
     9e2:	83 8f       	std	Z+27, r24	; 0x1b
  buf[nRF24L01P_PACKET_LEN-4]=nRF24L01P->Address.Dest;
     9e4:	e0 91 9a 06 	lds	r30, 0x069A
     9e8:	f0 91 9b 06 	lds	r31, 0x069B
     9ec:	84 81       	ldd	r24, Z+4	; 0x04
     9ee:	f8 01       	movw	r30, r16
     9f0:	84 8f       	std	Z+28, r24	; 0x1c
  buf[nRF24L01P_PACKET_LEN-3]=len;
     9f2:	f5 8e       	std	Z+29, r15	; 0x1d
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
     9f4:	c8 01       	movw	r24, r16
     9f6:	6e e1       	ldi	r22, 0x1E	; 30
     9f8:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <nRF24L01P_Calcuate_CRC_Block>
  buf[nRF24L01P_PACKET_LEN-2]=(temp & 0xFF00)>>8;
     9fc:	f8 01       	movw	r30, r16
     9fe:	96 8f       	std	Z+30, r25	; 0x1e
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
     a00:	87 8f       	std	Z+31, r24	; 0x1f
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
     a02:	c8 01       	movw	r24, r16
     a04:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <nRF24L01P_Write_Data_To_Transmit_Buffer>
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     a08:	29 9a       	sbi	0x05, 1	; 5
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
  buf[nRF24L01P_PACKET_LEN-2]=(temp & 0xFF00)>>8;
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
     a0a:	0e 94 08 02 	call	0x410	; 0x410 <nRF24L01P_Wait_Till_Transmission_Completes>
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     a0e:	29 98       	cbi	0x05, 1	; 5
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
  nRF24L01P_CE_Low();
}
     a10:	1f 91       	pop	r17
     a12:	0f 91       	pop	r16
     a14:	ff 90       	pop	r15
     a16:	08 95       	ret

00000a18 <nRF24L01P_Recieve_Basic>:


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
     a18:	cf 92       	push	r12
     a1a:	df 92       	push	r13
     a1c:	ef 92       	push	r14
     a1e:	ff 92       	push	r15
     a20:	0f 93       	push	r16
     a22:	1f 93       	push	r17
     a24:	cf 93       	push	r28
     a26:	df 93       	push	r29
     a28:	7c 01       	movw	r14, r24
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     a2a:	e0 91 9a 06 	lds	r30, 0x069A
     a2e:	f0 91 9b 06 	lds	r31, 0x069B
     a32:	11 8a       	std	Z+17, r1	; 0x11
     a34:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     a36:	12 8a       	std	Z+18, r1	; 0x12


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
     a38:	10 86       	std	Z+8, r1	; 0x08
     a3a:	17 82       	std	Z+7, r1	; 0x07
  nRF24L01P_Set_Mode_Rx();
     a3c:	0e 94 a4 02 	call	0x548	; 0x548 <nRF24L01P_Set_Mode_Rx>
     a40:	78 ec       	ldi	r23, 0xC8	; 200
     a42:	c7 2e       	mov	r12, r23
     a44:	d1 2c       	mov	r13, r1
     a46:	23 c0       	rjmp	.+70     	; 0xa8e <nRF24L01P_Recieve_Basic+0x76>
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
    if(nRF24L01P_Receive_Buffer_Not_Empty()){
     a48:	0e 94 3c 02 	call	0x478	; 0x478 <nRF24L01P_Receive_Buffer_Not_Empty>
     a4c:	88 23       	and	r24, r24
     a4e:	99 f0       	breq	.+38     	; 0xa76 <nRF24L01P_Recieve_Basic+0x5e>
      nRF24L01P_Read_Data_From_Receive_Buffer(buf);
     a50:	c7 01       	movw	r24, r14
     a52:	0e 94 2e 02 	call	0x45c	; 0x45c <nRF24L01P_Read_Data_From_Receive_Buffer>
	  uint16_t rec_crc=buf[nRF24L01P_PACKET_LEN-2];
	  rec_crc<<=8;
     a56:	f7 01       	movw	r30, r14
     a58:	d6 8d       	ldd	r29, Z+30	; 0x1e
     a5a:	c0 e0       	ldi	r28, 0x00	; 0
	  rec_crc|=buf[nRF24L01P_PACKET_LEN-1];
     a5c:	07 8d       	ldd	r16, Z+31	; 0x1f
     a5e:	10 e0       	ldi	r17, 0x00	; 0
     a60:	0c 2b       	or	r16, r28
     a62:	1d 2b       	or	r17, r29
      uint16_t calc_crc=nRF24L01P_Calcuate_CRC_Block(buf, nRF24L01P_PACKET_LEN-2);
     a64:	c7 01       	movw	r24, r14
     a66:	6e e1       	ldi	r22, 0x1E	; 30
     a68:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <nRF24L01P_Calcuate_CRC_Block>
      if(rec_crc == calc_crc){
     a6c:	08 17       	cp	r16, r24
     a6e:	19 07       	cpc	r17, r25
     a70:	11 f4       	brne	.+4      	; 0xa76 <nRF24L01P_Recieve_Basic+0x5e>
     a72:	81 e0       	ldi	r24, 0x01	; 1
     a74:	18 c0       	rjmp	.+48     	; 0xaa6 <nRF24L01P_Recieve_Basic+0x8e>
     a76:	c6 01       	movw	r24, r12
     a78:	01 97       	sbiw	r24, 0x01	; 1
     a7a:	f1 f7       	brne	.-4      	; 0xa78 <nRF24L01P_Recieve_Basic+0x60>
		sts=1;
		break;
	  }
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
     a7c:	e0 91 9a 06 	lds	r30, 0x069A
     a80:	f0 91 9b 06 	lds	r31, 0x069B
     a84:	87 81       	ldd	r24, Z+7	; 0x07
     a86:	90 85       	ldd	r25, Z+8	; 0x08
     a88:	01 96       	adiw	r24, 0x01	; 1
     a8a:	90 87       	std	Z+8, r25	; 0x08
     a8c:	87 83       	std	Z+7, r24	; 0x07
uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
  nRF24L01P_Set_Mode_Rx();
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
     a8e:	e0 91 9a 06 	lds	r30, 0x069A
     a92:	f0 91 9b 06 	lds	r31, 0x069B
     a96:	27 81       	ldd	r18, Z+7	; 0x07
     a98:	30 85       	ldd	r19, Z+8	; 0x08
     a9a:	85 81       	ldd	r24, Z+5	; 0x05
     a9c:	96 81       	ldd	r25, Z+6	; 0x06
     a9e:	28 17       	cp	r18, r24
     aa0:	39 07       	cpc	r19, r25
     aa2:	90 f2       	brcs	.-92     	; 0xa48 <nRF24L01P_Recieve_Basic+0x30>
     aa4:	80 e0       	ldi	r24, 0x00	; 0
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
  }
  return sts;
}
     aa6:	df 91       	pop	r29
     aa8:	cf 91       	pop	r28
     aaa:	1f 91       	pop	r17
     aac:	0f 91       	pop	r16
     aae:	ff 90       	pop	r15
     ab0:	ef 90       	pop	r14
     ab2:	df 90       	pop	r13
     ab4:	cf 90       	pop	r12
     ab6:	08 95       	ret

00000ab8 <nRF24L01P_Transmit_With_ACK>:

uint8_t nRF24L01P_Transmit_With_ACK(uint8_t *buf, uint8_t len){
     ab8:	cf 93       	push	r28
     aba:	df 93       	push	r29
     abc:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P->Packet.ACKReq){
     abe:	e0 91 9a 06 	lds	r30, 0x069A
     ac2:	f0 91 9b 06 	lds	r31, 0x069B
     ac6:	87 85       	ldd	r24, Z+15	; 0x0f
     ac8:	88 23       	and	r24, r24
     aca:	19 f0       	breq	.+6      	; 0xad2 <nRF24L01P_Transmit_With_ACK+0x1a>
    buf[nRF24L01P_PACKET_LEN-6]=1;
     acc:	81 e0       	ldi	r24, 0x01	; 1
     ace:	8a 8f       	std	Y+26, r24	; 0x1a
     ad0:	01 c0       	rjmp	.+2      	; 0xad4 <nRF24L01P_Transmit_With_ACK+0x1c>
  }else{
    buf[nRF24L01P_PACKET_LEN-6]=0;
     ad2:	1a 8e       	std	Y+26, r1	; 0x1a
  }
  nRF24L01P_Transmit_Basic(buf, len);
     ad4:	ce 01       	movw	r24, r28
     ad6:	0e 94 dd 04 	call	0x9ba	; 0x9ba <nRF24L01P_Transmit_Basic>
  if(nRF24L01P_Recieve_Basic(buf)){
     ada:	ce 01       	movw	r24, r28
     adc:	0e 94 0c 05 	call	0xa18	; 0xa18 <nRF24L01P_Recieve_Basic>
     ae0:	81 11       	cpse	r24, r1
     ae2:	81 e0       	ldi	r24, 0x01	; 1
    //if( (nRF24L01P->Address.Own == buf[28])){
      sts=1;
    //}
  }
  return sts;
}
     ae4:	df 91       	pop	r29
     ae6:	cf 91       	pop	r28
     ae8:	08 95       	ret

00000aea <nRF24L01P_Recieve_With_ACK>:


uint8_t nRF24L01P_Recieve_With_ACK(uint8_t *buf){
     aea:	cf 93       	push	r28
     aec:	df 93       	push	r29
     aee:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
     af0:	0e 94 0c 05 	call	0xa18	; 0xa18 <nRF24L01P_Recieve_Basic>
     af4:	88 23       	and	r24, r24
     af6:	b9 f0       	breq	.+46     	; 0xb26 <nRF24L01P_Recieve_With_ACK+0x3c>
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
     af8:	8a 8d       	ldd	r24, Y+26	; 0x1a
     afa:	81 30       	cpi	r24, 0x01	; 1
     afc:	a1 f4       	brne	.+40     	; 0xb26 <nRF24L01P_Recieve_With_ACK+0x3c>
     afe:	e0 91 9a 06 	lds	r30, 0x069A
     b02:	f0 91 9b 06 	lds	r31, 0x069B
     b06:	93 81       	ldd	r25, Z+3	; 0x03
     b08:	8c 8d       	ldd	r24, Y+28	; 0x1c
     b0a:	98 17       	cp	r25, r24
     b0c:	61 f4       	brne	.+24     	; 0xb26 <nRF24L01P_Recieve_With_ACK+0x3c>
     b0e:	88 ee       	ldi	r24, 0xE8	; 232
     b10:	93 e0       	ldi	r25, 0x03	; 3
     b12:	01 97       	sbiw	r24, 0x01	; 1
     b14:	f1 f7       	brne	.-4      	; 0xb12 <nRF24L01P_Recieve_With_ACK+0x28>
void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
}

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     b16:	8b 8d       	ldd	r24, Y+27	; 0x1b
     b18:	84 83       	std	Z+4, r24	; 0x04
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
      _delay_us(500);
	  nRF24L01P_Set_Destination_Address(buf[nRF24L01P_PACKET_LEN-5]);
      nRF24L01P_Transmit_Basic(buf, 2);
     b1a:	ce 01       	movw	r24, r28
     b1c:	62 e0       	ldi	r22, 0x02	; 2
     b1e:	0e 94 dd 04 	call	0x9ba	; 0x9ba <nRF24L01P_Transmit_Basic>
     b22:	81 e0       	ldi	r24, 0x01	; 1
     b24:	01 c0       	rjmp	.+2      	; 0xb28 <nRF24L01P_Recieve_With_ACK+0x3e>
     b26:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     b28:	df 91       	pop	r29
     b2a:	cf 91       	pop	r28
     b2c:	08 95       	ret

00000b2e <Peripherals_ADC_Init>:
};


void Peripherals_ADC_Init(void)
{
    if( !(ADCSRA & (1<<ADEN)) )
     b2e:	80 91 7a 00 	lds	r24, 0x007A
     b32:	87 fd       	sbrc	r24, 7
     b34:	0f c0       	rjmp	.+30     	; 0xb54 <Peripherals_ADC_Init+0x26>
    {
        ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
     b36:	8f ec       	ldi	r24, 0xCF	; 207
     b38:	80 93 7c 00 	sts	0x007C, r24
        ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
     b3c:	86 e0       	ldi	r24, 0x06	; 6
     b3e:	80 93 7a 00 	sts	0x007A, r24
        ADCSRA |= (1<<ADEN) |(1<<ADSC);
     b42:	80 91 7a 00 	lds	r24, 0x007A
     b46:	80 6c       	ori	r24, 0xC0	; 192
     b48:	80 93 7a 00 	sts	0x007A, r24
        while (!(ADCSRA & (1<<ADIF))) 
     b4c:	80 91 7a 00 	lds	r24, 0x007A
     b50:	84 ff       	sbrs	r24, 4
     b52:	fc cf       	rjmp	.-8      	; 0xb4c <Peripherals_ADC_Init+0x1e>
     b54:	08 95       	ret

00000b56 <Peripherals_ADC_Sample>:
        }
    }
}

uint16_t Peripherals_ADC_Sample(uint8_t channel, uint8_t nsamples)
{
     b56:	df 92       	push	r13
     b58:	ef 92       	push	r14
     b5a:	ff 92       	push	r15
     b5c:	0f 93       	push	r16
     b5e:	1f 93       	push	r17
     b60:	18 2f       	mov	r17, r24
     b62:	d6 2e       	mov	r13, r22
    uint8_t  temp;
    uint32_t val = 0;
    Peripherals_ADC_Init();
     b64:	0e 94 97 05 	call	0xb2e	; 0xb2e <Peripherals_ADC_Init>
    temp  = ADMUX;
     b68:	80 91 7c 00 	lds	r24, 0x007C
    temp &= 0xF0;
     b6c:	80 7f       	andi	r24, 0xF0	; 240
    temp |= channel;
     b6e:	81 2b       	or	r24, r17
    ADMUX = temp;
     b70:	80 93 7c 00 	sts	0x007C, r24
     b74:	ee 24       	eor	r14, r14
     b76:	ff 24       	eor	r15, r15
     b78:	87 01       	movw	r16, r14
     b7a:	20 e0       	ldi	r18, 0x00	; 0
     b7c:	14 c0       	rjmp	.+40     	; 0xba6 <Peripherals_ADC_Sample+0x50>
    for(uint8_t i=0; i<nsamples; i++)
    {
        ADCSRA |= (1<<ADSC);
     b7e:	80 91 7a 00 	lds	r24, 0x007A
     b82:	80 64       	ori	r24, 0x40	; 64
     b84:	80 93 7a 00 	sts	0x007A, r24
        while (!(ADCSRA & (1<<ADIF))) 
     b88:	80 91 7a 00 	lds	r24, 0x007A
     b8c:	84 ff       	sbrs	r24, 4
     b8e:	fc cf       	rjmp	.-8      	; 0xb88 <Peripherals_ADC_Sample+0x32>
        {
            //add timeout management
        }
        val += ADCW;
     b90:	80 91 78 00 	lds	r24, 0x0078
     b94:	90 91 79 00 	lds	r25, 0x0079
     b98:	a0 e0       	ldi	r26, 0x00	; 0
     b9a:	b0 e0       	ldi	r27, 0x00	; 0
     b9c:	e8 0e       	add	r14, r24
     b9e:	f9 1e       	adc	r15, r25
     ba0:	0a 1f       	adc	r16, r26
     ba2:	1b 1f       	adc	r17, r27
    Peripherals_ADC_Init();
    temp  = ADMUX;
    temp &= 0xF0;
    temp |= channel;
    ADMUX = temp;
    for(uint8_t i=0; i<nsamples; i++)
     ba4:	2f 5f       	subi	r18, 0xFF	; 255
     ba6:	2d 15       	cp	r18, r13
     ba8:	50 f3       	brcs	.-44     	; 0xb7e <Peripherals_ADC_Sample+0x28>
     baa:	2d 2d       	mov	r18, r13
     bac:	30 e0       	ldi	r19, 0x00	; 0
     bae:	40 e0       	ldi	r20, 0x00	; 0
     bb0:	50 e0       	ldi	r21, 0x00	; 0
     bb2:	c8 01       	movw	r24, r16
     bb4:	b7 01       	movw	r22, r14
     bb6:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <__udivmodsi4>
     bba:	c9 01       	movw	r24, r18
        }
        val += ADCW;
    }
    val /= nsamples;
    return (uint16_t)val;
}
     bbc:	1f 91       	pop	r17
     bbe:	0f 91       	pop	r16
     bc0:	ff 90       	pop	r15
     bc2:	ef 90       	pop	r14
     bc4:	df 90       	pop	r13
     bc6:	08 95       	ret

00000bc8 <Peripherals_Vin_Sense>:

void Peripherals_Vin_Sense(void)
{
    //Status bit 0 indicates Vinsense is active
    Peripherals.Status |= (1<<0);
     bc8:	80 91 24 01 	lds	r24, 0x0124
     bcc:	81 60       	ori	r24, 0x01	; 1
     bce:	80 93 24 01 	sts	0x0124, r24
    PORTD |= (1<<2);
     bd2:	5a 9a       	sbi	0x0b, 2	; 11
    Peripherals.VinRawADC = Peripherals_ADC_Sample(6, 4);
     bd4:	86 e0       	ldi	r24, 0x06	; 6
     bd6:	64 e0       	ldi	r22, 0x04	; 4
     bd8:	0e 94 ab 05 	call	0xb56	; 0xb56 <Peripherals_ADC_Sample>
     bdc:	90 93 26 01 	sts	0x0126, r25
     be0:	80 93 25 01 	sts	0x0125, r24
    PORTD |= (1<<2);
     be4:	5a 9a       	sbi	0x0b, 2	; 11
    Peripherals.Status &=~(1<<0);
     be6:	80 91 24 01 	lds	r24, 0x0124
     bea:	8e 7f       	andi	r24, 0xFE	; 254
     bec:	80 93 24 01 	sts	0x0124, r24
     bf0:	08 95       	ret

00000bf2 <__vector_7>:

#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
     bf2:	20 91 53 00 	lds	r18, 0x0053
     bf6:	2e 7f       	andi	r18, 0xFE	; 254
     bf8:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
     bfc:	0f 92       	push	r0
     bfe:	0f b6       	in	r0, 0x3f	; 63
     c00:	0f 92       	push	r0
     c02:	1f 92       	push	r1
     c04:	11 24       	eor	r1, r1
     c06:	2f 92       	push	r2
     c08:	3f 92       	push	r3
     c0a:	4f 92       	push	r4
     c0c:	5f 92       	push	r5
     c0e:	6f 92       	push	r6
     c10:	7f 92       	push	r7
     c12:	8f 92       	push	r8
     c14:	9f 92       	push	r9
     c16:	af 92       	push	r10
     c18:	bf 92       	push	r11
     c1a:	cf 92       	push	r12
     c1c:	df 92       	push	r13
     c1e:	ef 92       	push	r14
     c20:	ff 92       	push	r15
     c22:	0f 93       	push	r16
     c24:	1f 93       	push	r17
     c26:	2f 93       	push	r18
     c28:	3f 93       	push	r19
     c2a:	4f 93       	push	r20
     c2c:	5f 93       	push	r21
     c2e:	6f 93       	push	r22
     c30:	7f 93       	push	r23
     c32:	8f 93       	push	r24
     c34:	9f 93       	push	r25
     c36:	af 93       	push	r26
     c38:	bf 93       	push	r27
     c3a:	cf 93       	push	r28
     c3c:	df 93       	push	r29
     c3e:	ef 93       	push	r30
     c40:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
     c42:	ed e3       	ldi	r30, 0x3D	; 61
     c44:	f1 e0       	ldi	r31, 0x01	; 1
     c46:	20 91 34 01 	lds	r18, 0x0134
     c4a:	22 0f       	add	r18, r18
     c4c:	e2 0f       	add	r30, r18
     c4e:	20 e0       	ldi	r18, 0x00	; 0
     c50:	f2 1f       	adc	r31, r18
     c52:	2d b7       	in	r18, 0x3d	; 61
     c54:	3e b7       	in	r19, 0x3e	; 62
     c56:	20 83       	st	Z, r18
     c58:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
     c5a:	20 91 33 01 	lds	r18, 0x0133
     c5e:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
     c62:	20 91 2d 01 	lds	r18, 0x012D
     c66:	23 95       	inc	r18
     c68:	20 93 2d 01 	sts	0x012D, r18
     c6c:	30 e0       	ldi	r19, 0x00	; 0
     c6e:	20 91 2e 01 	lds	r18, 0x012E
     c72:	23 1f       	adc	r18, r19
     c74:	20 93 2e 01 	sts	0x012E, r18
     c78:	20 91 2f 01 	lds	r18, 0x012F
     c7c:	23 1f       	adc	r18, r19
     c7e:	20 93 2f 01 	sts	0x012F, r18
     c82:	20 91 30 01 	lds	r18, 0x0130
     c86:	23 1f       	adc	r18, r19
     c88:	20 93 30 01 	sts	0x0130, r18
     c8c:	20 91 31 01 	lds	r18, 0x0131
     c90:	23 1f       	adc	r18, r19
     c92:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
     c96:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
     c98:	2f ef       	ldi	r18, 0xFF	; 255
     c9a:	20 93 36 01 	sts	0x0136, r18
     c9e:	20 e0       	ldi	r18, 0x00	; 0
     ca0:	20 93 37 01 	sts	0x0137, r18
     ca4:	58 2f       	mov	r21, r24

00000ca6 <_KER_SCH_LOOP9>:
     ca6:	20 93 34 01 	sts	0x0134, r18
     caa:	85 2f       	mov	r24, r21
     cac:	e3 e7       	ldi	r30, 0x73	; 115
     cae:	f1 e0       	ldi	r31, 0x01	; 1
     cb0:	20 91 34 01 	lds	r18, 0x0134
     cb4:	22 0f       	add	r18, r18
     cb6:	e2 0f       	add	r30, r18
     cb8:	20 e0       	ldi	r18, 0x00	; 0
     cba:	f2 1f       	adc	r31, r18
     cbc:	20 81       	ld	r18, Z
     cbe:	31 81       	ldd	r19, Z+1	; 0x01
     cc0:	42 2f       	mov	r20, r18
     cc2:	43 2b       	or	r20, r19
     cc4:	59 f0       	breq	.+22     	; 0xcdc <_VAL_NULL10>
     cc6:	81 30       	cpi	r24, 0x01	; 1
     cc8:	99 f0       	breq	.+38     	; 0xcf0 <_VAL_NOT_NULL10>
     cca:	41 e0       	ldi	r20, 0x01	; 1
     ccc:	24 1b       	sub	r18, r20
     cce:	40 e0       	ldi	r20, 0x00	; 0
     cd0:	34 0b       	sbc	r19, r20
     cd2:	20 83       	st	Z, r18
     cd4:	31 83       	std	Z+1, r19	; 0x01
     cd6:	42 2f       	mov	r20, r18
     cd8:	43 2b       	or	r20, r19
     cda:	51 f4       	brne	.+20     	; 0xcf0 <_VAL_NOT_NULL10>

00000cdc <_VAL_NULL10>:
     cdc:	ef e5       	ldi	r30, 0x5F	; 95
     cde:	f1 e0       	ldi	r31, 0x01	; 1
     ce0:	20 91 34 01 	lds	r18, 0x0134
     ce4:	e2 0f       	add	r30, r18
     ce6:	20 e0       	ldi	r18, 0x00	; 0
     ce8:	f2 1f       	adc	r31, r18
     cea:	81 e0       	ldi	r24, 0x01	; 1
     cec:	80 83       	st	Z, r24
     cee:	08 c0       	rjmp	.+16     	; 0xd00 <_EXIT_SLP_TIME10>

00000cf0 <_VAL_NOT_NULL10>:
     cf0:	ef e5       	ldi	r30, 0x5F	; 95
     cf2:	f1 e0       	ldi	r31, 0x01	; 1
     cf4:	20 91 34 01 	lds	r18, 0x0134
     cf8:	e2 0f       	add	r30, r18
     cfa:	20 e0       	ldi	r18, 0x00	; 0
     cfc:	f2 1f       	adc	r31, r18
     cfe:	80 81       	ld	r24, Z

00000d00 <_EXIT_SLP_TIME10>:
     d00:	81 30       	cpi	r24, 0x01	; 1
     d02:	19 f0       	breq	.+6      	; 0xd0a <_KER_CALC_PRIO9>
     d04:	84 30       	cpi	r24, 0x04	; 4
     d06:	09 f0       	breq	.+2      	; 0xd0a <_KER_CALC_PRIO9>
     d08:	12 c0       	rjmp	.+36     	; 0xd2e <_KER_SCH_NEXT9>

00000d0a <_KER_CALC_PRIO9>:
     d0a:	e9 e6       	ldi	r30, 0x69	; 105
     d0c:	f1 e0       	ldi	r31, 0x01	; 1
     d0e:	20 e0       	ldi	r18, 0x00	; 0
     d10:	80 91 34 01 	lds	r24, 0x0134
     d14:	e8 0f       	add	r30, r24
     d16:	f2 1f       	adc	r31, r18
     d18:	80 81       	ld	r24, Z
     d1a:	20 91 36 01 	lds	r18, 0x0136
     d1e:	82 17       	cp	r24, r18
     d20:	30 f4       	brcc	.+12     	; 0xd2e <_KER_SCH_NEXT9>
     d22:	80 93 36 01 	sts	0x0136, r24
     d26:	20 91 34 01 	lds	r18, 0x0134
     d2a:	20 93 37 01 	sts	0x0137, r18

00000d2e <_KER_SCH_NEXT9>:
     d2e:	20 91 34 01 	lds	r18, 0x0134
     d32:	23 95       	inc	r18
     d34:	30 91 35 01 	lds	r19, 0x0135
     d38:	23 17       	cp	r18, r19
     d3a:	08 f4       	brcc	.+2      	; 0xd3e <_KER_SCH_EXIT9>
     d3c:	b4 cf       	rjmp	.-152    	; 0xca6 <_KER_SCH_LOOP9>

00000d3e <_KER_SCH_EXIT9>:
     d3e:	20 91 37 01 	lds	r18, 0x0137
     d42:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
     d46:	20 91 34 01 	lds	r18, 0x0134
     d4a:	22 23       	and	r18, r18
     d4c:	29 f0       	breq	.+10     	; 0xd58 <_KER_USG_TICK15>
     d4e:	20 91 39 01 	lds	r18, 0x0139
     d52:	23 95       	inc	r18
     d54:	20 93 39 01 	sts	0x0139, r18

00000d58 <_KER_USG_TICK15>:
     d58:	20 91 38 01 	lds	r18, 0x0138
     d5c:	23 95       	inc	r18
     d5e:	24 36       	cpi	r18, 0x64	; 100
     d60:	40 f0       	brcs	.+16     	; 0xd72 <_KER_USG_UTC_SV15>
     d62:	20 e0       	ldi	r18, 0x00	; 0
     d64:	30 91 39 01 	lds	r19, 0x0139
     d68:	30 93 3a 01 	sts	0x013A, r19
     d6c:	30 e0       	ldi	r19, 0x00	; 0
     d6e:	30 93 39 01 	sts	0x0139, r19

00000d72 <_KER_USG_UTC_SV15>:
     d72:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
     d76:	ed e3       	ldi	r30, 0x3D	; 61
     d78:	f1 e0       	ldi	r31, 0x01	; 1
     d7a:	20 91 34 01 	lds	r18, 0x0134
     d7e:	22 0f       	add	r18, r18
     d80:	e2 0f       	add	r30, r18
     d82:	20 e0       	ldi	r18, 0x00	; 0
     d84:	f2 1f       	adc	r31, r18
     d86:	20 81       	ld	r18, Z
     d88:	31 81       	ldd	r19, Z+1	; 0x01
     d8a:	2d bf       	out	0x3d, r18	; 61
     d8c:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
     d8e:	ff 91       	pop	r31
     d90:	ef 91       	pop	r30
     d92:	df 91       	pop	r29
     d94:	cf 91       	pop	r28
     d96:	bf 91       	pop	r27
     d98:	af 91       	pop	r26
     d9a:	9f 91       	pop	r25
     d9c:	8f 91       	pop	r24
     d9e:	7f 91       	pop	r23
     da0:	6f 91       	pop	r22
     da2:	5f 91       	pop	r21
     da4:	4f 91       	pop	r20
     da6:	3f 91       	pop	r19
     da8:	2f 91       	pop	r18
     daa:	1f 91       	pop	r17
     dac:	0f 91       	pop	r16
     dae:	ff 90       	pop	r15
     db0:	ef 90       	pop	r14
     db2:	df 90       	pop	r13
     db4:	cf 90       	pop	r12
     db6:	bf 90       	pop	r11
     db8:	af 90       	pop	r10
     dba:	9f 90       	pop	r9
     dbc:	8f 90       	pop	r8
     dbe:	7f 90       	pop	r7
     dc0:	6f 90       	pop	r6
     dc2:	5f 90       	pop	r5
     dc4:	4f 90       	pop	r4
     dc6:	3f 90       	pop	r3
     dc8:	2f 90       	pop	r2
     dca:	1f 90       	pop	r1
     dcc:	0f 90       	pop	r0
     dce:	0f be       	out	0x3f, r0	; 63
     dd0:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
     dd2:	18 95       	reti

00000dd4 <__vector_9>:
.global  __vector_9                                                                            
    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
     dd4:	20 91 53 00 	lds	r18, 0x0053
     dd8:	2e 7f       	andi	r18, 0xFE	; 254
     dda:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
     dde:	0f 92       	push	r0
     de0:	0f b6       	in	r0, 0x3f	; 63
     de2:	0f 92       	push	r0
     de4:	1f 92       	push	r1
     de6:	11 24       	eor	r1, r1
     de8:	2f 92       	push	r2
     dea:	3f 92       	push	r3
     dec:	4f 92       	push	r4
     dee:	5f 92       	push	r5
     df0:	6f 92       	push	r6
     df2:	7f 92       	push	r7
     df4:	8f 92       	push	r8
     df6:	9f 92       	push	r9
     df8:	af 92       	push	r10
     dfa:	bf 92       	push	r11
     dfc:	cf 92       	push	r12
     dfe:	df 92       	push	r13
     e00:	ef 92       	push	r14
     e02:	ff 92       	push	r15
     e04:	0f 93       	push	r16
     e06:	1f 93       	push	r17
     e08:	2f 93       	push	r18
     e0a:	3f 93       	push	r19
     e0c:	4f 93       	push	r20
     e0e:	5f 93       	push	r21
     e10:	6f 93       	push	r22
     e12:	7f 93       	push	r23
     e14:	8f 93       	push	r24
     e16:	9f 93       	push	r25
     e18:	af 93       	push	r26
     e1a:	bf 93       	push	r27
     e1c:	cf 93       	push	r28
     e1e:	df 93       	push	r29
     e20:	ef 93       	push	r30
     e22:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
     e24:	ed e3       	ldi	r30, 0x3D	; 61
     e26:	f1 e0       	ldi	r31, 0x01	; 1
     e28:	20 91 34 01 	lds	r18, 0x0134
     e2c:	22 0f       	add	r18, r18
     e2e:	e2 0f       	add	r30, r18
     e30:	20 e0       	ldi	r18, 0x00	; 0
     e32:	f2 1f       	adc	r31, r18
     e34:	2d b7       	in	r18, 0x3d	; 61
     e36:	3e b7       	in	r19, 0x3e	; 62
     e38:	20 83       	st	Z, r18
     e3a:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
     e3c:	20 91 33 01 	lds	r18, 0x0133
     e40:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
     e44:	20 91 2d 01 	lds	r18, 0x012D
     e48:	23 95       	inc	r18
     e4a:	20 93 2d 01 	sts	0x012D, r18
     e4e:	30 e0       	ldi	r19, 0x00	; 0
     e50:	20 91 2e 01 	lds	r18, 0x012E
     e54:	23 1f       	adc	r18, r19
     e56:	20 93 2e 01 	sts	0x012E, r18
     e5a:	20 91 2f 01 	lds	r18, 0x012F
     e5e:	23 1f       	adc	r18, r19
     e60:	20 93 2f 01 	sts	0x012F, r18
     e64:	20 91 30 01 	lds	r18, 0x0130
     e68:	23 1f       	adc	r18, r19
     e6a:	20 93 30 01 	sts	0x0130, r18
     e6e:	20 91 31 01 	lds	r18, 0x0131
     e72:	23 1f       	adc	r18, r19
     e74:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
     e78:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
     e7a:	2f ef       	ldi	r18, 0xFF	; 255
     e7c:	20 93 36 01 	sts	0x0136, r18
     e80:	20 e0       	ldi	r18, 0x00	; 0
     e82:	20 93 37 01 	sts	0x0137, r18
     e86:	58 2f       	mov	r21, r24

00000e88 <_KER_SCH_LOOP31>:
     e88:	20 93 34 01 	sts	0x0134, r18
     e8c:	85 2f       	mov	r24, r21
     e8e:	e3 e7       	ldi	r30, 0x73	; 115
     e90:	f1 e0       	ldi	r31, 0x01	; 1
     e92:	20 91 34 01 	lds	r18, 0x0134
     e96:	22 0f       	add	r18, r18
     e98:	e2 0f       	add	r30, r18
     e9a:	20 e0       	ldi	r18, 0x00	; 0
     e9c:	f2 1f       	adc	r31, r18
     e9e:	20 81       	ld	r18, Z
     ea0:	31 81       	ldd	r19, Z+1	; 0x01
     ea2:	42 2f       	mov	r20, r18
     ea4:	43 2b       	or	r20, r19
     ea6:	59 f0       	breq	.+22     	; 0xebe <_VAL_NULL32>
     ea8:	81 30       	cpi	r24, 0x01	; 1
     eaa:	99 f0       	breq	.+38     	; 0xed2 <_VAL_NOT_NULL32>
     eac:	41 e0       	ldi	r20, 0x01	; 1
     eae:	24 1b       	sub	r18, r20
     eb0:	40 e0       	ldi	r20, 0x00	; 0
     eb2:	34 0b       	sbc	r19, r20
     eb4:	20 83       	st	Z, r18
     eb6:	31 83       	std	Z+1, r19	; 0x01
     eb8:	42 2f       	mov	r20, r18
     eba:	43 2b       	or	r20, r19
     ebc:	51 f4       	brne	.+20     	; 0xed2 <_VAL_NOT_NULL32>

00000ebe <_VAL_NULL32>:
     ebe:	ef e5       	ldi	r30, 0x5F	; 95
     ec0:	f1 e0       	ldi	r31, 0x01	; 1
     ec2:	20 91 34 01 	lds	r18, 0x0134
     ec6:	e2 0f       	add	r30, r18
     ec8:	20 e0       	ldi	r18, 0x00	; 0
     eca:	f2 1f       	adc	r31, r18
     ecc:	81 e0       	ldi	r24, 0x01	; 1
     ece:	80 83       	st	Z, r24
     ed0:	08 c0       	rjmp	.+16     	; 0xee2 <_EXIT_SLP_TIME32>

00000ed2 <_VAL_NOT_NULL32>:
     ed2:	ef e5       	ldi	r30, 0x5F	; 95
     ed4:	f1 e0       	ldi	r31, 0x01	; 1
     ed6:	20 91 34 01 	lds	r18, 0x0134
     eda:	e2 0f       	add	r30, r18
     edc:	20 e0       	ldi	r18, 0x00	; 0
     ede:	f2 1f       	adc	r31, r18
     ee0:	80 81       	ld	r24, Z

00000ee2 <_EXIT_SLP_TIME32>:
     ee2:	81 30       	cpi	r24, 0x01	; 1
     ee4:	19 f0       	breq	.+6      	; 0xeec <_KER_CALC_PRIO31>
     ee6:	84 30       	cpi	r24, 0x04	; 4
     ee8:	09 f0       	breq	.+2      	; 0xeec <_KER_CALC_PRIO31>
     eea:	12 c0       	rjmp	.+36     	; 0xf10 <_KER_SCH_NEXT31>

00000eec <_KER_CALC_PRIO31>:
     eec:	e9 e6       	ldi	r30, 0x69	; 105
     eee:	f1 e0       	ldi	r31, 0x01	; 1
     ef0:	20 e0       	ldi	r18, 0x00	; 0
     ef2:	80 91 34 01 	lds	r24, 0x0134
     ef6:	e8 0f       	add	r30, r24
     ef8:	f2 1f       	adc	r31, r18
     efa:	80 81       	ld	r24, Z
     efc:	20 91 36 01 	lds	r18, 0x0136
     f00:	82 17       	cp	r24, r18
     f02:	30 f4       	brcc	.+12     	; 0xf10 <_KER_SCH_NEXT31>
     f04:	80 93 36 01 	sts	0x0136, r24
     f08:	20 91 34 01 	lds	r18, 0x0134
     f0c:	20 93 37 01 	sts	0x0137, r18

00000f10 <_KER_SCH_NEXT31>:
     f10:	20 91 34 01 	lds	r18, 0x0134
     f14:	23 95       	inc	r18
     f16:	30 91 35 01 	lds	r19, 0x0135
     f1a:	23 17       	cp	r18, r19
     f1c:	08 f4       	brcc	.+2      	; 0xf20 <_KER_SCH_EXIT31>
     f1e:	b4 cf       	rjmp	.-152    	; 0xe88 <_KER_SCH_LOOP31>

00000f20 <_KER_SCH_EXIT31>:
     f20:	20 91 37 01 	lds	r18, 0x0137
     f24:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
     f28:	20 91 34 01 	lds	r18, 0x0134
     f2c:	22 23       	and	r18, r18
     f2e:	29 f0       	breq	.+10     	; 0xf3a <_KER_USG_TICK37>
     f30:	20 91 39 01 	lds	r18, 0x0139
     f34:	23 95       	inc	r18
     f36:	20 93 39 01 	sts	0x0139, r18

00000f3a <_KER_USG_TICK37>:
     f3a:	20 91 38 01 	lds	r18, 0x0138
     f3e:	23 95       	inc	r18
     f40:	24 36       	cpi	r18, 0x64	; 100
     f42:	40 f0       	brcs	.+16     	; 0xf54 <_KER_USG_UTC_SV37>
     f44:	20 e0       	ldi	r18, 0x00	; 0
     f46:	30 91 39 01 	lds	r19, 0x0139
     f4a:	30 93 3a 01 	sts	0x013A, r19
     f4e:	30 e0       	ldi	r19, 0x00	; 0
     f50:	30 93 39 01 	sts	0x0139, r19

00000f54 <_KER_USG_UTC_SV37>:
     f54:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
     f58:	ed e3       	ldi	r30, 0x3D	; 61
     f5a:	f1 e0       	ldi	r31, 0x01	; 1
     f5c:	20 91 34 01 	lds	r18, 0x0134
     f60:	22 0f       	add	r18, r18
     f62:	e2 0f       	add	r30, r18
     f64:	20 e0       	ldi	r18, 0x00	; 0
     f66:	f2 1f       	adc	r31, r18
     f68:	20 81       	ld	r18, Z
     f6a:	31 81       	ldd	r19, Z+1	; 0x01
     f6c:	2d bf       	out	0x3d, r18	; 61
     f6e:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
     f70:	ff 91       	pop	r31
     f72:	ef 91       	pop	r30
     f74:	df 91       	pop	r29
     f76:	cf 91       	pop	r28
     f78:	bf 91       	pop	r27
     f7a:	af 91       	pop	r26
     f7c:	9f 91       	pop	r25
     f7e:	8f 91       	pop	r24
     f80:	7f 91       	pop	r23
     f82:	6f 91       	pop	r22
     f84:	5f 91       	pop	r21
     f86:	4f 91       	pop	r20
     f88:	3f 91       	pop	r19
     f8a:	2f 91       	pop	r18
     f8c:	1f 91       	pop	r17
     f8e:	0f 91       	pop	r16
     f90:	ff 90       	pop	r15
     f92:	ef 90       	pop	r14
     f94:	df 90       	pop	r13
     f96:	cf 90       	pop	r12
     f98:	bf 90       	pop	r11
     f9a:	af 90       	pop	r10
     f9c:	9f 90       	pop	r9
     f9e:	8f 90       	pop	r8
     fa0:	7f 90       	pop	r7
     fa2:	6f 90       	pop	r6
     fa4:	5f 90       	pop	r5
     fa6:	4f 90       	pop	r4
     fa8:	3f 90       	pop	r3
     faa:	2f 90       	pop	r2
     fac:	1f 90       	pop	r1
     fae:	0f 90       	pop	r0
     fb0:	0f be       	out	0x3f, r0	; 63
     fb2:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
     fb4:	18 95       	reti

00000fb6 <Kernel_SysTick_Reg_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_SysTick_Reg_Init:                                  ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
     fb6:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
     fb8:	a0 91 51 01 	lds	r26, 0x0151
     fbc:	b0 91 52 01 	lds	r27, 0x0152
     fc0:	2d b7       	in	r18, 0x3d	; 61
     fc2:	3e b7       	in	r19, 0x3e	; 62
     fc4:	2d 93       	st	X+, r18
     fc6:	3d 93       	st	X+, r19
     fc8:	ed 93       	st	X+, r30
     fca:	fd 93       	st	X+, r31
     fcc:	a0 93 51 01 	sts	0x0151, r26
     fd0:	b0 93 52 01 	sts	0x0152, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
     fd4:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
     fd6:	20 93 2d 01 	sts	0x012D, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
     fda:	20 93 2e 01 	sts	0x012E, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
     fde:	20 93 2f 01 	sts	0x012F, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
     fe2:	20 93 30 01 	sts	0x0130, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
     fe6:	20 93 31 01 	sts	0x0131, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
     fea:	20 93 32 01 	sts	0x0132, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
     fee:	20 93 33 01 	sts	0x0133, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
     ff2:	20 93 34 01 	sts	0x0134, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
     ff6:	20 93 35 01 	sts	0x0135, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
     ffa:	20 93 36 01 	sts	0x0136, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
     ffe:	20 93 37 01 	sts	0x0137, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    1002:	20 93 38 01 	sts	0x0138, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    1006:	20 93 39 01 	sts	0x0139, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    100a:	20 93 3a 01 	sts	0x013A, r18
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		#endif                                                                                 
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
        LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
    100e:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
    1010:	20 93 70 00 	sts	0x0070, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1014:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
    1016:	20 93 b1 00 	sts	0x00B1, r18
		LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
    101a:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
    101c:	20 93 b6 00 	sts	0x00B6, r18
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    1020:	80 93 32 01 	sts	0x0132, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    1024:	60 93 33 01 	sts	0x0133, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1028:	a0 91 51 01 	lds	r26, 0x0151
    102c:	b0 91 52 01 	lds	r27, 0x0152
    1030:	fe 91       	ld	r31, -X
    1032:	ee 91       	ld	r30, -X
    1034:	3e 91       	ld	r19, -X
    1036:	2e 91       	ld	r18, -X
    1038:	2d bf       	out	0x3d, r18	; 61
    103a:	3e bf       	out	0x3e, r19	; 62
    103c:	a0 93 51 01 	sts	0x0151, r26
    1040:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    1044:	08 95       	ret

00001046 <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1046:	a0 91 51 01 	lds	r26, 0x0151
    104a:	b0 91 52 01 	lds	r27, 0x0152
    104e:	2d b7       	in	r18, 0x3d	; 61
    1050:	3e b7       	in	r19, 0x3e	; 62
    1052:	2d 93       	st	X+, r18
    1054:	3d 93       	st	X+, r19
    1056:	ed 93       	st	X+, r30
    1058:	fd 93       	st	X+, r31
    105a:	a0 93 51 01 	sts	0x0151, r26
    105e:	b0 93 52 01 	sts	0x0152, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1062:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1064:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1066:	20 91 34 01 	lds	r18, 0x0134
    106a:	e2 0f       	add	r30, r18
    106c:	20 e0       	ldi	r18, 0x00	; 0
    106e:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    1070:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1072:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1074:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1076:	20 91 34 01 	lds	r18, 0x0134
    107a:	e2 0f       	add	r30, r18
    107c:	20 e0       	ldi	r18, 0x00	; 0
    107e:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    1080:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    1082:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1084:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1088:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    108a:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    108c:	23 9f       	mul	r18, r19
		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
    108e:	e0 2d       	mov	r30, r0
		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
    1090:	f1 2d       	mov	r31, r1
		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    1092:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    1094:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    1096:	27 e8       	ldi	r18, 0x87	; 135
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    1098:	31 e0       	ldi	r19, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    109a:	e2 0f       	add	r30, r18
		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
    109c:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
    109e:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
    10a0:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    10a2:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    10a4:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    10a6:	0f 92       	push	r0
    10a8:	0f b6       	in	r0, 0x3f	; 63
    10aa:	0f 92       	push	r0
    10ac:	1f 92       	push	r1
    10ae:	11 24       	eor	r1, r1
    10b0:	2f 92       	push	r2
    10b2:	3f 92       	push	r3
    10b4:	4f 92       	push	r4
    10b6:	5f 92       	push	r5
    10b8:	6f 92       	push	r6
    10ba:	7f 92       	push	r7
    10bc:	8f 92       	push	r8
    10be:	9f 92       	push	r9
    10c0:	af 92       	push	r10
    10c2:	bf 92       	push	r11
    10c4:	cf 92       	push	r12
    10c6:	df 92       	push	r13
    10c8:	ef 92       	push	r14
    10ca:	ff 92       	push	r15
    10cc:	0f 93       	push	r16
    10ce:	1f 93       	push	r17
    10d0:	2f 93       	push	r18
    10d2:	3f 93       	push	r19
    10d4:	4f 93       	push	r20
    10d6:	5f 93       	push	r21
    10d8:	6f 93       	push	r22
    10da:	7f 93       	push	r23
    10dc:	8f 93       	push	r24
    10de:	9f 93       	push	r25
    10e0:	af 93       	push	r26
    10e2:	bf 93       	push	r27
    10e4:	cf 93       	push	r28
    10e6:	df 93       	push	r29
    10e8:	ef 93       	push	r30
    10ea:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    10ec:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    10ee:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    10f0:	40 91 34 01 	lds	r20, 0x0134
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    10f4:	44 0f       	add	r20, r20
		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    10f6:	ed e3       	ldi	r30, 0x3D	; 61
		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    10f8:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
    10fa:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    10fc:	40 e0       	ldi	r20, 0x00	; 0
		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
    10fe:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    1100:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    1102:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1104:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1108:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    110a:	20 93 34 01 	sts	0x0134, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    110e:	20 91 35 01 	lds	r18, 0x0135
		INC   R18                                         ;increment ntask        (  1 clock ) 
    1112:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    1114:	20 93 35 01 	sts	0x0135, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1118:	a0 91 51 01 	lds	r26, 0x0151
    111c:	b0 91 52 01 	lds	r27, 0x0152
    1120:	fe 91       	ld	r31, -X
    1122:	ee 91       	ld	r30, -X
    1124:	3e 91       	ld	r19, -X
    1126:	2e 91       	ld	r18, -X
    1128:	2d bf       	out	0x3d, r18	; 61
    112a:	3e bf       	out	0x3e, r19	; 62
    112c:	a0 93 51 01 	sts	0x0151, r26
    1130:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    1134:	08 95       	ret

00001136 <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1136:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1138:	2f ef       	ldi	r18, 0xFF	; 255
    113a:	20 93 36 01 	sts	0x0136, r18
    113e:	20 e0       	ldi	r18, 0x00	; 0
    1140:	20 93 37 01 	sts	0x0137, r18
    1144:	58 2f       	mov	r21, r24

00001146 <_KER_SCH_LOOP54>:
    1146:	20 93 34 01 	sts	0x0134, r18
    114a:	85 2f       	mov	r24, r21
    114c:	e3 e7       	ldi	r30, 0x73	; 115
    114e:	f1 e0       	ldi	r31, 0x01	; 1
    1150:	20 91 34 01 	lds	r18, 0x0134
    1154:	22 0f       	add	r18, r18
    1156:	e2 0f       	add	r30, r18
    1158:	20 e0       	ldi	r18, 0x00	; 0
    115a:	f2 1f       	adc	r31, r18
    115c:	20 81       	ld	r18, Z
    115e:	31 81       	ldd	r19, Z+1	; 0x01
    1160:	42 2f       	mov	r20, r18
    1162:	43 2b       	or	r20, r19
    1164:	59 f0       	breq	.+22     	; 0x117c <_VAL_NULL55>
    1166:	81 30       	cpi	r24, 0x01	; 1
    1168:	99 f0       	breq	.+38     	; 0x1190 <_VAL_NOT_NULL55>
    116a:	41 e0       	ldi	r20, 0x01	; 1
    116c:	24 1b       	sub	r18, r20
    116e:	40 e0       	ldi	r20, 0x00	; 0
    1170:	34 0b       	sbc	r19, r20
    1172:	20 83       	st	Z, r18
    1174:	31 83       	std	Z+1, r19	; 0x01
    1176:	42 2f       	mov	r20, r18
    1178:	43 2b       	or	r20, r19
    117a:	51 f4       	brne	.+20     	; 0x1190 <_VAL_NOT_NULL55>

0000117c <_VAL_NULL55>:
    117c:	ef e5       	ldi	r30, 0x5F	; 95
    117e:	f1 e0       	ldi	r31, 0x01	; 1
    1180:	20 91 34 01 	lds	r18, 0x0134
    1184:	e2 0f       	add	r30, r18
    1186:	20 e0       	ldi	r18, 0x00	; 0
    1188:	f2 1f       	adc	r31, r18
    118a:	81 e0       	ldi	r24, 0x01	; 1
    118c:	80 83       	st	Z, r24
    118e:	08 c0       	rjmp	.+16     	; 0x11a0 <_EXIT_SLP_TIME55>

00001190 <_VAL_NOT_NULL55>:
    1190:	ef e5       	ldi	r30, 0x5F	; 95
    1192:	f1 e0       	ldi	r31, 0x01	; 1
    1194:	20 91 34 01 	lds	r18, 0x0134
    1198:	e2 0f       	add	r30, r18
    119a:	20 e0       	ldi	r18, 0x00	; 0
    119c:	f2 1f       	adc	r31, r18
    119e:	80 81       	ld	r24, Z

000011a0 <_EXIT_SLP_TIME55>:
    11a0:	81 30       	cpi	r24, 0x01	; 1
    11a2:	19 f0       	breq	.+6      	; 0x11aa <_KER_CALC_PRIO54>
    11a4:	84 30       	cpi	r24, 0x04	; 4
    11a6:	09 f0       	breq	.+2      	; 0x11aa <_KER_CALC_PRIO54>
    11a8:	12 c0       	rjmp	.+36     	; 0x11ce <_KER_SCH_NEXT54>

000011aa <_KER_CALC_PRIO54>:
    11aa:	e9 e6       	ldi	r30, 0x69	; 105
    11ac:	f1 e0       	ldi	r31, 0x01	; 1
    11ae:	20 e0       	ldi	r18, 0x00	; 0
    11b0:	80 91 34 01 	lds	r24, 0x0134
    11b4:	e8 0f       	add	r30, r24
    11b6:	f2 1f       	adc	r31, r18
    11b8:	80 81       	ld	r24, Z
    11ba:	20 91 36 01 	lds	r18, 0x0136
    11be:	82 17       	cp	r24, r18
    11c0:	30 f4       	brcc	.+12     	; 0x11ce <_KER_SCH_NEXT54>
    11c2:	80 93 36 01 	sts	0x0136, r24
    11c6:	20 91 34 01 	lds	r18, 0x0134
    11ca:	20 93 37 01 	sts	0x0137, r18

000011ce <_KER_SCH_NEXT54>:
    11ce:	20 91 34 01 	lds	r18, 0x0134
    11d2:	23 95       	inc	r18
    11d4:	30 91 35 01 	lds	r19, 0x0135
    11d8:	23 17       	cp	r18, r19
    11da:	08 f4       	brcc	.+2      	; 0x11de <_KER_SCH_EXIT54>
    11dc:	b4 cf       	rjmp	.-152    	; 0x1146 <_KER_SCH_LOOP54>

000011de <_KER_SCH_EXIT54>:
    11de:	20 91 37 01 	lds	r18, 0x0137
    11e2:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    11e6:	ed e3       	ldi	r30, 0x3D	; 61
    11e8:	f1 e0       	ldi	r31, 0x01	; 1
    11ea:	20 91 34 01 	lds	r18, 0x0134
    11ee:	22 0f       	add	r18, r18
    11f0:	e2 0f       	add	r30, r18
    11f2:	20 e0       	ldi	r18, 0x00	; 0
    11f4:	f2 1f       	adc	r31, r18
    11f6:	20 81       	ld	r18, Z
    11f8:	31 81       	ldd	r19, Z+1	; 0x01
    11fa:	2d bf       	out	0x3d, r18	; 61
    11fc:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    11fe:	ff 91       	pop	r31
    1200:	ef 91       	pop	r30
    1202:	df 91       	pop	r29
    1204:	cf 91       	pop	r28
    1206:	bf 91       	pop	r27
    1208:	af 91       	pop	r26
    120a:	9f 91       	pop	r25
    120c:	8f 91       	pop	r24
    120e:	7f 91       	pop	r23
    1210:	6f 91       	pop	r22
    1212:	5f 91       	pop	r21
    1214:	4f 91       	pop	r20
    1216:	3f 91       	pop	r19
    1218:	2f 91       	pop	r18
    121a:	1f 91       	pop	r17
    121c:	0f 91       	pop	r16
    121e:	ff 90       	pop	r15
    1220:	ef 90       	pop	r14
    1222:	df 90       	pop	r13
    1224:	cf 90       	pop	r12
    1226:	bf 90       	pop	r11
    1228:	af 90       	pop	r10
    122a:	9f 90       	pop	r9
    122c:	8f 90       	pop	r8
    122e:	7f 90       	pop	r7
    1230:	6f 90       	pop	r6
    1232:	5f 90       	pop	r5
    1234:	4f 90       	pop	r4
    1236:	3f 90       	pop	r3
    1238:	2f 90       	pop	r2
    123a:	1f 90       	pop	r1
    123c:	0f 90       	pop	r0
    123e:	0f be       	out	0x3f, r0	; 63
    1240:	0f 90       	pop	r0
    1242:	78 94       	sei
		                                                                                       
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		SEI                                               ;force enable interrupt (  1 clock ) 
		#endif                                                                                 
                                                                                               
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
    1244:	20 e0       	ldi	r18, 0x00	; 0
    1246:	20 93 70 00 	sts	0x0070, r18
    124a:	20 e2       	ldi	r18, 0x20	; 32
    124c:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    1250:	20 e8       	ldi	r18, 0x80	; 128
    1252:	20 93 b3 00 	sts	0x00B3, r18
    1256:	20 e0       	ldi	r18, 0x00	; 0
    1258:	20 93 b4 00 	sts	0x00B4, r18
    125c:	22 e0       	ldi	r18, 0x02	; 2
    125e:	20 93 b0 00 	sts	0x00B0, r18
		LDI   R18                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    1262:	26 e0       	ldi	r18, 0x06	; 6
    1264:	20 93 b1 00 	sts	0x00B1, r18
    1268:	20 e0       	ldi	r18, 0x00	; 0
    126a:	20 93 b2 00 	sts	0x00B2, r18

0000126e <_KER_TC2_AUB65>:
    126e:	20 91 b6 00 	lds	r18, 0x00B6
    1272:	22 70       	andi	r18, 0x02	; 2
    1274:	e1 f7       	brne	.-8      	; 0x126e <_KER_TC2_AUB65>

00001276 <_KER_TC2_BUB65>:
    1276:	20 91 b6 00 	lds	r18, 0x00B6
    127a:	21 70       	andi	r18, 0x01	; 1
    127c:	e1 f7       	brne	.-8      	; 0x1276 <_KER_TC2_BUB65>

0000127e <_KER_OC2_AUB65>:
    127e:	20 91 b6 00 	lds	r18, 0x00B6
    1282:	28 70       	andi	r18, 0x08	; 8
    1284:	e1 f7       	brne	.-8      	; 0x127e <_KER_OC2_AUB65>

00001286 <_KER_OC2_BUB65>:
    1286:	20 91 b6 00 	lds	r18, 0x00B6
    128a:	24 70       	andi	r18, 0x04	; 4
    128c:	e1 f7       	brne	.-8      	; 0x1286 <_KER_OC2_BUB65>

0000128e <_KER_TC2_UB65>:
    128e:	20 91 b6 00 	lds	r18, 0x00B6
    1292:	20 71       	andi	r18, 0x10	; 16
    1294:	e1 f7       	brne	.-8      	; 0x128e <_KER_TC2_UB65>

00001296 <_KER_TC2_TOV265>:
    1296:	20 91 37 00 	lds	r18, 0x0037
    129a:	21 70       	andi	r18, 0x01	; 1
    129c:	19 f0       	breq	.+6      	; 0x12a4 <_KER_TC2_OCF2A65>
    129e:	21 e0       	ldi	r18, 0x01	; 1
    12a0:	20 93 37 00 	sts	0x0037, r18

000012a4 <_KER_TC2_OCF2A65>:
    12a4:	20 91 37 00 	lds	r18, 0x0037
    12a8:	22 70       	andi	r18, 0x02	; 2
    12aa:	19 f0       	breq	.+6      	; 0x12b2 <_KER_TC2_OCF2B65>
    12ac:	22 e0       	ldi	r18, 0x02	; 2
    12ae:	20 93 37 00 	sts	0x0037, r18

000012b2 <_KER_TC2_OCF2B65>:
    12b2:	20 91 37 00 	lds	r18, 0x0037
    12b6:	24 70       	andi	r18, 0x04	; 4
    12b8:	19 f0       	breq	.+6      	; 0x12c0 <_KER_TC2_INTEN65>
    12ba:	24 e0       	ldi	r18, 0x04	; 4
    12bc:	20 93 37 00 	sts	0x0037, r18

000012c0 <_KER_TC2_INTEN65>:
    12c0:	22 e0       	ldi	r18, 0x02	; 2
    12c2:	20 93 70 00 	sts	0x0070, r18
    12c6:	78 94       	sei
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    12c8:	08 95       	ret

000012ca <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    12ca:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    12cc:	23 e5       	ldi	r18, 0x53	; 83
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    12ce:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    12d0:	20 93 51 01 	sts	0x0151, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    12d4:	30 93 52 01 	sts	0x0152, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    12d8:	a0 91 51 01 	lds	r26, 0x0151
    12dc:	b0 91 52 01 	lds	r27, 0x0152
    12e0:	2d b7       	in	r18, 0x3d	; 61
    12e2:	3e b7       	in	r19, 0x3e	; 62
    12e4:	2d 93       	st	X+, r18
    12e6:	3d 93       	st	X+, r19
    12e8:	ed 93       	st	X+, r30
    12ea:	fd 93       	st	X+, r31
    12ec:	a0 93 51 01 	sts	0x0151, r26
    12f0:	b0 93 52 01 	sts	0x0152, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
    12f4:	83 e0       	ldi	r24, 0x03	; 3
		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
    12f6:	62 e8       	ldi	r22, 0x82	; 130
		CALL  Kernel_SysTick_Reg_Init                     ;init timer             ( 92 clocks) 
    12f8:	0e 94 db 07 	call	0xfb6	; 0xfb6 <Kernel_SysTick_Reg_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    12fc:	88 e2       	ldi	r24, 0x28	; 40
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    12fe:	93 e1       	ldi	r25, 0x13	; 19
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    1300:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    1302:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    1304:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    1306:	0e 94 23 08 	call	0x1046	; 0x1046 <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    130a:	a0 91 51 01 	lds	r26, 0x0151
    130e:	b0 91 52 01 	lds	r27, 0x0152
    1312:	fe 91       	ld	r31, -X
    1314:	ee 91       	ld	r30, -X
    1316:	3e 91       	ld	r19, -X
    1318:	2e 91       	ld	r18, -X
    131a:	2d bf       	out	0x3d, r18	; 61
    131c:	3e bf       	out	0x3e, r19	; 62
    131e:	a0 93 51 01 	sts	0x0151, r26
    1322:	b0 93 52 01 	sts	0x0152, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    1326:	08 95       	ret

00001328 <Kernel_Task_Idle>:
                                                                                               
		#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #endif                                                                                 
		                                                                                       
		#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
    1328:	26 e0       	ldi	r18, 0x06	; 6
    132a:	20 93 53 00 	sts	0x0053, r18
    132e:	20 93 3b 01 	sts	0x013B, r18

00001332 <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    1332:	20 91 7a 00 	lds	r18, 0x007A
    1336:	2f 7e       	andi	r18, 0xEF	; 239
    1338:	20 93 7a 00 	sts	0x007A, r18
    133c:	20 91 50 00 	lds	r18, 0x0050
    1340:	20 68       	ori	r18, 0x80	; 128
    1342:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    1346:	20 91 53 00 	lds	r18, 0x0053
    134a:	21 60       	ori	r18, 0x01	; 1
    134c:	20 93 53 00 	sts	0x0053, r18
    1350:	88 95       	sleep
		RJMP  _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    1352:	ef cf       	rjmp	.-34     	; 0x1332 <_IDLE_LOOP>

00001354 <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1354:	0f 92       	push	r0
    1356:	0f b6       	in	r0, 0x3f	; 63
    1358:	f8 94       	cli
    135a:	0f 92       	push	r0
    135c:	1f 92       	push	r1
    135e:	11 24       	eor	r1, r1
    1360:	2f 92       	push	r2
    1362:	3f 92       	push	r3
    1364:	4f 92       	push	r4
    1366:	5f 92       	push	r5
    1368:	6f 92       	push	r6
    136a:	7f 92       	push	r7
    136c:	8f 92       	push	r8
    136e:	9f 92       	push	r9
    1370:	af 92       	push	r10
    1372:	bf 92       	push	r11
    1374:	cf 92       	push	r12
    1376:	df 92       	push	r13
    1378:	ef 92       	push	r14
    137a:	ff 92       	push	r15
    137c:	0f 93       	push	r16
    137e:	1f 93       	push	r17
    1380:	2f 93       	push	r18
    1382:	3f 93       	push	r19
    1384:	4f 93       	push	r20
    1386:	5f 93       	push	r21
    1388:	6f 93       	push	r22
    138a:	7f 93       	push	r23
    138c:	8f 93       	push	r24
    138e:	9f 93       	push	r25
    1390:	af 93       	push	r26
    1392:	bf 93       	push	r27
    1394:	cf 93       	push	r28
    1396:	df 93       	push	r29
    1398:	ef 93       	push	r30
    139a:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    139c:	ed e3       	ldi	r30, 0x3D	; 61
    139e:	f1 e0       	ldi	r31, 0x01	; 1
    13a0:	20 91 34 01 	lds	r18, 0x0134
    13a4:	22 0f       	add	r18, r18
    13a6:	e2 0f       	add	r30, r18
    13a8:	20 e0       	ldi	r18, 0x00	; 0
    13aa:	f2 1f       	adc	r31, r18
    13ac:	2d b7       	in	r18, 0x3d	; 61
    13ae:	3e b7       	in	r19, 0x3e	; 62
    13b0:	20 83       	st	Z, r18
    13b2:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    13b4:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    13b6:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    13b8:	20 91 34 01 	lds	r18, 0x0134
    13bc:	22 0f       	add	r18, r18
    13be:	e2 0f       	add	r30, r18
    13c0:	20 e0       	ldi	r18, 0x00	; 0
    13c2:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    13c4:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    13c6:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    13c8:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    13ca:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    13cc:	20 91 34 01 	lds	r18, 0x0134
    13d0:	e2 0f       	add	r30, r18
    13d2:	20 e0       	ldi	r18, 0x00	; 0
    13d4:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    13d6:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    13d8:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    13da:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    13dc:	2f ef       	ldi	r18, 0xFF	; 255
    13de:	20 93 36 01 	sts	0x0136, r18
    13e2:	20 e0       	ldi	r18, 0x00	; 0
    13e4:	20 93 37 01 	sts	0x0137, r18
    13e8:	58 2f       	mov	r21, r24

000013ea <_KER_SCH_LOOP78>:
    13ea:	20 93 34 01 	sts	0x0134, r18
    13ee:	85 2f       	mov	r24, r21
    13f0:	e3 e7       	ldi	r30, 0x73	; 115
    13f2:	f1 e0       	ldi	r31, 0x01	; 1
    13f4:	20 91 34 01 	lds	r18, 0x0134
    13f8:	22 0f       	add	r18, r18
    13fa:	e2 0f       	add	r30, r18
    13fc:	20 e0       	ldi	r18, 0x00	; 0
    13fe:	f2 1f       	adc	r31, r18
    1400:	20 81       	ld	r18, Z
    1402:	31 81       	ldd	r19, Z+1	; 0x01
    1404:	42 2f       	mov	r20, r18
    1406:	43 2b       	or	r20, r19
    1408:	59 f0       	breq	.+22     	; 0x1420 <_VAL_NULL79>
    140a:	81 30       	cpi	r24, 0x01	; 1
    140c:	99 f0       	breq	.+38     	; 0x1434 <_VAL_NOT_NULL79>
    140e:	41 e0       	ldi	r20, 0x01	; 1
    1410:	24 1b       	sub	r18, r20
    1412:	40 e0       	ldi	r20, 0x00	; 0
    1414:	34 0b       	sbc	r19, r20
    1416:	20 83       	st	Z, r18
    1418:	31 83       	std	Z+1, r19	; 0x01
    141a:	42 2f       	mov	r20, r18
    141c:	43 2b       	or	r20, r19
    141e:	51 f4       	brne	.+20     	; 0x1434 <_VAL_NOT_NULL79>

00001420 <_VAL_NULL79>:
    1420:	ef e5       	ldi	r30, 0x5F	; 95
    1422:	f1 e0       	ldi	r31, 0x01	; 1
    1424:	20 91 34 01 	lds	r18, 0x0134
    1428:	e2 0f       	add	r30, r18
    142a:	20 e0       	ldi	r18, 0x00	; 0
    142c:	f2 1f       	adc	r31, r18
    142e:	81 e0       	ldi	r24, 0x01	; 1
    1430:	80 83       	st	Z, r24
    1432:	08 c0       	rjmp	.+16     	; 0x1444 <_EXIT_SLP_TIME79>

00001434 <_VAL_NOT_NULL79>:
    1434:	ef e5       	ldi	r30, 0x5F	; 95
    1436:	f1 e0       	ldi	r31, 0x01	; 1
    1438:	20 91 34 01 	lds	r18, 0x0134
    143c:	e2 0f       	add	r30, r18
    143e:	20 e0       	ldi	r18, 0x00	; 0
    1440:	f2 1f       	adc	r31, r18
    1442:	80 81       	ld	r24, Z

00001444 <_EXIT_SLP_TIME79>:
    1444:	81 30       	cpi	r24, 0x01	; 1
    1446:	19 f0       	breq	.+6      	; 0x144e <_KER_CALC_PRIO78>
    1448:	84 30       	cpi	r24, 0x04	; 4
    144a:	09 f0       	breq	.+2      	; 0x144e <_KER_CALC_PRIO78>
    144c:	12 c0       	rjmp	.+36     	; 0x1472 <_KER_SCH_NEXT78>

0000144e <_KER_CALC_PRIO78>:
    144e:	e9 e6       	ldi	r30, 0x69	; 105
    1450:	f1 e0       	ldi	r31, 0x01	; 1
    1452:	20 e0       	ldi	r18, 0x00	; 0
    1454:	80 91 34 01 	lds	r24, 0x0134
    1458:	e8 0f       	add	r30, r24
    145a:	f2 1f       	adc	r31, r18
    145c:	80 81       	ld	r24, Z
    145e:	20 91 36 01 	lds	r18, 0x0136
    1462:	82 17       	cp	r24, r18
    1464:	30 f4       	brcc	.+12     	; 0x1472 <_KER_SCH_NEXT78>
    1466:	80 93 36 01 	sts	0x0136, r24
    146a:	20 91 34 01 	lds	r18, 0x0134
    146e:	20 93 37 01 	sts	0x0137, r18

00001472 <_KER_SCH_NEXT78>:
    1472:	20 91 34 01 	lds	r18, 0x0134
    1476:	23 95       	inc	r18
    1478:	30 91 35 01 	lds	r19, 0x0135
    147c:	23 17       	cp	r18, r19
    147e:	08 f4       	brcc	.+2      	; 0x1482 <_KER_SCH_EXIT78>
    1480:	b4 cf       	rjmp	.-152    	; 0x13ea <_KER_SCH_LOOP78>

00001482 <_KER_SCH_EXIT78>:
    1482:	20 91 37 01 	lds	r18, 0x0137
    1486:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    148a:	ed e3       	ldi	r30, 0x3D	; 61
    148c:	f1 e0       	ldi	r31, 0x01	; 1
    148e:	20 91 34 01 	lds	r18, 0x0134
    1492:	22 0f       	add	r18, r18
    1494:	e2 0f       	add	r30, r18
    1496:	20 e0       	ldi	r18, 0x00	; 0
    1498:	f2 1f       	adc	r31, r18
    149a:	20 81       	ld	r18, Z
    149c:	31 81       	ldd	r19, Z+1	; 0x01
    149e:	2d bf       	out	0x3d, r18	; 61
    14a0:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    14a2:	ff 91       	pop	r31
    14a4:	ef 91       	pop	r30
    14a6:	df 91       	pop	r29
    14a8:	cf 91       	pop	r28
    14aa:	bf 91       	pop	r27
    14ac:	af 91       	pop	r26
    14ae:	9f 91       	pop	r25
    14b0:	8f 91       	pop	r24
    14b2:	7f 91       	pop	r23
    14b4:	6f 91       	pop	r22
    14b6:	5f 91       	pop	r21
    14b8:	4f 91       	pop	r20
    14ba:	3f 91       	pop	r19
    14bc:	2f 91       	pop	r18
    14be:	1f 91       	pop	r17
    14c0:	0f 91       	pop	r16
    14c2:	ff 90       	pop	r15
    14c4:	ef 90       	pop	r14
    14c6:	df 90       	pop	r13
    14c8:	cf 90       	pop	r12
    14ca:	bf 90       	pop	r11
    14cc:	af 90       	pop	r10
    14ce:	9f 90       	pop	r9
    14d0:	8f 90       	pop	r8
    14d2:	7f 90       	pop	r7
    14d4:	6f 90       	pop	r6
    14d6:	5f 90       	pop	r5
    14d8:	4f 90       	pop	r4
    14da:	3f 90       	pop	r3
    14dc:	2f 90       	pop	r2
    14de:	1f 90       	pop	r1
    14e0:	0f 90       	pop	r0
    14e2:	0f be       	out	0x3f, r0	; 63
    14e4:	0f 90       	pop	r0
    14e6:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    14e8:	08 95       	ret

000014ea <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    14ea:	f8 94       	cli
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    14ec:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    14ee:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    14f0:	20 91 34 01 	lds	r18, 0x0134
    14f4:	22 0f       	add	r18, r18
    14f6:	e2 0f       	add	r30, r18
    14f8:	20 e0       	ldi	r18, 0x00	; 0
    14fa:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    14fc:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    14fe:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1500:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1502:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1504:	20 91 34 01 	lds	r18, 0x0134
    1508:	e2 0f       	add	r30, r18
    150a:	20 e0       	ldi	r18, 0x00	; 0
    150c:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    150e:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1510:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    1512:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1514:	08 95       	ret

00001516 <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1516:	0f 92       	push	r0
    1518:	0f b6       	in	r0, 0x3f	; 63
    151a:	f8 94       	cli
    151c:	0f 92       	push	r0
    151e:	1f 92       	push	r1
    1520:	11 24       	eor	r1, r1
    1522:	2f 92       	push	r2
    1524:	3f 92       	push	r3
    1526:	4f 92       	push	r4
    1528:	5f 92       	push	r5
    152a:	6f 92       	push	r6
    152c:	7f 92       	push	r7
    152e:	8f 92       	push	r8
    1530:	9f 92       	push	r9
    1532:	af 92       	push	r10
    1534:	bf 92       	push	r11
    1536:	cf 92       	push	r12
    1538:	df 92       	push	r13
    153a:	ef 92       	push	r14
    153c:	ff 92       	push	r15
    153e:	0f 93       	push	r16
    1540:	1f 93       	push	r17
    1542:	2f 93       	push	r18
    1544:	3f 93       	push	r19
    1546:	4f 93       	push	r20
    1548:	5f 93       	push	r21
    154a:	6f 93       	push	r22
    154c:	7f 93       	push	r23
    154e:	8f 93       	push	r24
    1550:	9f 93       	push	r25
    1552:	af 93       	push	r26
    1554:	bf 93       	push	r27
    1556:	cf 93       	push	r28
    1558:	df 93       	push	r29
    155a:	ef 93       	push	r30
    155c:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    155e:	ed e3       	ldi	r30, 0x3D	; 61
    1560:	f1 e0       	ldi	r31, 0x01	; 1
    1562:	20 91 34 01 	lds	r18, 0x0134
    1566:	22 0f       	add	r18, r18
    1568:	e2 0f       	add	r30, r18
    156a:	20 e0       	ldi	r18, 0x00	; 0
    156c:	f2 1f       	adc	r31, r18
    156e:	2d b7       	in	r18, 0x3d	; 61
    1570:	3e b7       	in	r19, 0x3e	; 62
    1572:	20 83       	st	Z, r18
    1574:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1576:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1578:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    157a:	20 91 34 01 	lds	r18, 0x0134
    157e:	e2 0f       	add	r30, r18
    1580:	20 e0       	ldi	r18, 0x00	; 0
    1582:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    1584:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1586:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1588:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    158a:	2f ef       	ldi	r18, 0xFF	; 255
    158c:	20 93 36 01 	sts	0x0136, r18
    1590:	20 e0       	ldi	r18, 0x00	; 0
    1592:	20 93 37 01 	sts	0x0137, r18
    1596:	58 2f       	mov	r21, r24

00001598 <_KER_SCH_LOOP97>:
    1598:	20 93 34 01 	sts	0x0134, r18
    159c:	85 2f       	mov	r24, r21
    159e:	e3 e7       	ldi	r30, 0x73	; 115
    15a0:	f1 e0       	ldi	r31, 0x01	; 1
    15a2:	20 91 34 01 	lds	r18, 0x0134
    15a6:	22 0f       	add	r18, r18
    15a8:	e2 0f       	add	r30, r18
    15aa:	20 e0       	ldi	r18, 0x00	; 0
    15ac:	f2 1f       	adc	r31, r18
    15ae:	20 81       	ld	r18, Z
    15b0:	31 81       	ldd	r19, Z+1	; 0x01
    15b2:	42 2f       	mov	r20, r18
    15b4:	43 2b       	or	r20, r19
    15b6:	59 f0       	breq	.+22     	; 0x15ce <_VAL_NULL98>
    15b8:	81 30       	cpi	r24, 0x01	; 1
    15ba:	99 f0       	breq	.+38     	; 0x15e2 <_VAL_NOT_NULL98>
    15bc:	41 e0       	ldi	r20, 0x01	; 1
    15be:	24 1b       	sub	r18, r20
    15c0:	40 e0       	ldi	r20, 0x00	; 0
    15c2:	34 0b       	sbc	r19, r20
    15c4:	20 83       	st	Z, r18
    15c6:	31 83       	std	Z+1, r19	; 0x01
    15c8:	42 2f       	mov	r20, r18
    15ca:	43 2b       	or	r20, r19
    15cc:	51 f4       	brne	.+20     	; 0x15e2 <_VAL_NOT_NULL98>

000015ce <_VAL_NULL98>:
    15ce:	ef e5       	ldi	r30, 0x5F	; 95
    15d0:	f1 e0       	ldi	r31, 0x01	; 1
    15d2:	20 91 34 01 	lds	r18, 0x0134
    15d6:	e2 0f       	add	r30, r18
    15d8:	20 e0       	ldi	r18, 0x00	; 0
    15da:	f2 1f       	adc	r31, r18
    15dc:	81 e0       	ldi	r24, 0x01	; 1
    15de:	80 83       	st	Z, r24
    15e0:	08 c0       	rjmp	.+16     	; 0x15f2 <_EXIT_SLP_TIME98>

000015e2 <_VAL_NOT_NULL98>:
    15e2:	ef e5       	ldi	r30, 0x5F	; 95
    15e4:	f1 e0       	ldi	r31, 0x01	; 1
    15e6:	20 91 34 01 	lds	r18, 0x0134
    15ea:	e2 0f       	add	r30, r18
    15ec:	20 e0       	ldi	r18, 0x00	; 0
    15ee:	f2 1f       	adc	r31, r18
    15f0:	80 81       	ld	r24, Z

000015f2 <_EXIT_SLP_TIME98>:
    15f2:	81 30       	cpi	r24, 0x01	; 1
    15f4:	19 f0       	breq	.+6      	; 0x15fc <_KER_CALC_PRIO97>
    15f6:	84 30       	cpi	r24, 0x04	; 4
    15f8:	09 f0       	breq	.+2      	; 0x15fc <_KER_CALC_PRIO97>
    15fa:	12 c0       	rjmp	.+36     	; 0x1620 <_KER_SCH_NEXT97>

000015fc <_KER_CALC_PRIO97>:
    15fc:	e9 e6       	ldi	r30, 0x69	; 105
    15fe:	f1 e0       	ldi	r31, 0x01	; 1
    1600:	20 e0       	ldi	r18, 0x00	; 0
    1602:	80 91 34 01 	lds	r24, 0x0134
    1606:	e8 0f       	add	r30, r24
    1608:	f2 1f       	adc	r31, r18
    160a:	80 81       	ld	r24, Z
    160c:	20 91 36 01 	lds	r18, 0x0136
    1610:	82 17       	cp	r24, r18
    1612:	30 f4       	brcc	.+12     	; 0x1620 <_KER_SCH_NEXT97>
    1614:	80 93 36 01 	sts	0x0136, r24
    1618:	20 91 34 01 	lds	r18, 0x0134
    161c:	20 93 37 01 	sts	0x0137, r18

00001620 <_KER_SCH_NEXT97>:
    1620:	20 91 34 01 	lds	r18, 0x0134
    1624:	23 95       	inc	r18
    1626:	30 91 35 01 	lds	r19, 0x0135
    162a:	23 17       	cp	r18, r19
    162c:	08 f4       	brcc	.+2      	; 0x1630 <_KER_SCH_EXIT97>
    162e:	b4 cf       	rjmp	.-152    	; 0x1598 <_KER_SCH_LOOP97>

00001630 <_KER_SCH_EXIT97>:
    1630:	20 91 37 01 	lds	r18, 0x0137
    1634:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1638:	ed e3       	ldi	r30, 0x3D	; 61
    163a:	f1 e0       	ldi	r31, 0x01	; 1
    163c:	20 91 34 01 	lds	r18, 0x0134
    1640:	22 0f       	add	r18, r18
    1642:	e2 0f       	add	r30, r18
    1644:	20 e0       	ldi	r18, 0x00	; 0
    1646:	f2 1f       	adc	r31, r18
    1648:	20 81       	ld	r18, Z
    164a:	31 81       	ldd	r19, Z+1	; 0x01
    164c:	2d bf       	out	0x3d, r18	; 61
    164e:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1650:	ff 91       	pop	r31
    1652:	ef 91       	pop	r30
    1654:	df 91       	pop	r29
    1656:	cf 91       	pop	r28
    1658:	bf 91       	pop	r27
    165a:	af 91       	pop	r26
    165c:	9f 91       	pop	r25
    165e:	8f 91       	pop	r24
    1660:	7f 91       	pop	r23
    1662:	6f 91       	pop	r22
    1664:	5f 91       	pop	r21
    1666:	4f 91       	pop	r20
    1668:	3f 91       	pop	r19
    166a:	2f 91       	pop	r18
    166c:	1f 91       	pop	r17
    166e:	0f 91       	pop	r16
    1670:	ff 90       	pop	r15
    1672:	ef 90       	pop	r14
    1674:	df 90       	pop	r13
    1676:	cf 90       	pop	r12
    1678:	bf 90       	pop	r11
    167a:	af 90       	pop	r10
    167c:	9f 90       	pop	r9
    167e:	8f 90       	pop	r8
    1680:	7f 90       	pop	r7
    1682:	6f 90       	pop	r6
    1684:	5f 90       	pop	r5
    1686:	4f 90       	pop	r4
    1688:	3f 90       	pop	r3
    168a:	2f 90       	pop	r2
    168c:	1f 90       	pop	r1
    168e:	0f 90       	pop	r0
    1690:	0f be       	out	0x3f, r0	; 63
    1692:	0f 90       	pop	r0
    1694:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1696:	08 95       	ret

00001698 <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    1698:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    169a:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    169c:	08 95       	ret

0000169e <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    169e:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    16a0:	22 0f       	add	r18, r18
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    16a2:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    16a4:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    16a6:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    16a8:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    16aa:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    16ac:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    16ae:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    16b0:	08 95       	ret

000016b2 <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    16b2:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    16b4:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    16b6:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    16b8:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    16ba:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    16bc:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    16be:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    16c0:	08 95       	ret

000016c2 <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    16c2:	80 91 35 01 	lds	r24, 0x0135
		RET                                               ;return from subroutine (  4 clocks) 
    16c6:	08 95       	ret

000016c8 <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    16c8:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    16ca:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    16cc:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    16ce:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    16d0:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    16d2:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    16d4:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    16d6:	08 95       	ret

000016d8 <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    16d8:	80 91 36 01 	lds	r24, 0x0136
		RET                                               ;return from subroutine (  4 clocks) 
    16dc:	08 95       	ret

000016de <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    16de:	80 91 37 01 	lds	r24, 0x0137
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    16e2:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    16e4:	08 95       	ret

000016e6 <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    16e6:	80 91 37 01 	lds	r24, 0x0137
		RET                                               ;return from subroutine (  4 clocks) 
    16ea:	08 95       	ret

000016ec <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    16ec:	80 91 3a 01 	lds	r24, 0x013A
		RET                                               ;return from subroutine (  4 clocks) 
    16f0:	08 95       	ret

000016f2 <__udivmodsi4>:
    16f2:	a1 e2       	ldi	r26, 0x21	; 33
    16f4:	1a 2e       	mov	r1, r26
    16f6:	aa 1b       	sub	r26, r26
    16f8:	bb 1b       	sub	r27, r27
    16fa:	fd 01       	movw	r30, r26
    16fc:	0d c0       	rjmp	.+26     	; 0x1718 <__udivmodsi4_ep>

000016fe <__udivmodsi4_loop>:
    16fe:	aa 1f       	adc	r26, r26
    1700:	bb 1f       	adc	r27, r27
    1702:	ee 1f       	adc	r30, r30
    1704:	ff 1f       	adc	r31, r31
    1706:	a2 17       	cp	r26, r18
    1708:	b3 07       	cpc	r27, r19
    170a:	e4 07       	cpc	r30, r20
    170c:	f5 07       	cpc	r31, r21
    170e:	20 f0       	brcs	.+8      	; 0x1718 <__udivmodsi4_ep>
    1710:	a2 1b       	sub	r26, r18
    1712:	b3 0b       	sbc	r27, r19
    1714:	e4 0b       	sbc	r30, r20
    1716:	f5 0b       	sbc	r31, r21

00001718 <__udivmodsi4_ep>:
    1718:	66 1f       	adc	r22, r22
    171a:	77 1f       	adc	r23, r23
    171c:	88 1f       	adc	r24, r24
    171e:	99 1f       	adc	r25, r25
    1720:	1a 94       	dec	r1
    1722:	69 f7       	brne	.-38     	; 0x16fe <__udivmodsi4_loop>
    1724:	60 95       	com	r22
    1726:	70 95       	com	r23
    1728:	80 95       	com	r24
    172a:	90 95       	com	r25
    172c:	9b 01       	movw	r18, r22
    172e:	ac 01       	movw	r20, r24
    1730:	bd 01       	movw	r22, r26
    1732:	cf 01       	movw	r24, r30
    1734:	08 95       	ret

00001736 <_exit>:
    1736:	f8 94       	cli

00001738 <__stop_program>:
    1738:	ff cf       	rjmp	.-2      	; 0x1738 <__stop_program>
