Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 40a86e15cb8147148d6b8e1b274a3f43 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sample_behav xil_defaultlib.Sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sample
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sample_behav
