{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 11:02:32 2015 " "Info: Processing started: Sun Nov 01 11:02:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off memtest -c memtest --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memtest -c memtest --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { 176 -496 -328 192 "CLK" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_AR2 " "Info: Assuming node \"CLK_AR2\" is an undefined clock" {  } { { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -16 -504 -336 0 "CLK_AR2" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_AR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_AR3 " "Info: Assuming node \"CLK_AR3\" is an undefined clock" {  } { { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { 24 -504 -336 40 "CLK_AR3" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_AR3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_AR1 " "Info: Assuming node \"CLK_AR1\" is an undefined clock" {  } { { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -40 -504 -336 -24 "CLK_AR1" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_AR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register dm_4k:MEM_DATA\|dmem~2788 memory RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|ram_block1a0~porta_datain_reg2 114.5 MHz 8.734 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 114.5 MHz between source register \"dm_4k:MEM_DATA\|dmem~2788\" and destination memory \"RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|ram_block1a0~porta_datain_reg2\" (period= 8.734 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.726 ns + Longest register memory " "Info: + Longest register to memory delay is 8.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dm_4k:MEM_DATA\|dmem~2788 1 REG LCFF_X60_Y22_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y22_N13; Fanout = 1; REG Node = 'dm_4k:MEM_DATA\|dmem~2788'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dm_4k:MEM_DATA|dmem~2788 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.150 ns) 1.898 ns dm_4k:MEM_DATA\|dmem~43377 2 COMB LCCOMB_X89_Y21_N24 1 " "Info: 2: + IC(1.748 ns) + CELL(0.150 ns) = 1.898 ns; Loc. = LCCOMB_X89_Y21_N24; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~43377'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { dm_4k:MEM_DATA|dmem~2788 dm_4k:MEM_DATA|dmem~43377 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.150 ns) 4.082 ns dm_4k:MEM_DATA\|dmem~43378 3 COMB LCCOMB_X60_Y28_N16 1 " "Info: 3: + IC(2.034 ns) + CELL(0.150 ns) = 4.082 ns; Loc. = LCCOMB_X60_Y28_N16; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~43378'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { dm_4k:MEM_DATA|dmem~43377 dm_4k:MEM_DATA|dmem~43378 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.150 ns) 5.469 ns dm_4k:MEM_DATA\|dmem~43386 4 COMB LCCOMB_X67_Y25_N14 1 " "Info: 4: + IC(1.237 ns) + CELL(0.150 ns) = 5.469 ns; Loc. = LCCOMB_X67_Y25_N14; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~43386'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { dm_4k:MEM_DATA|dmem~43378 dm_4k:MEM_DATA|dmem~43386 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.150 ns) 6.018 ns dm_4k:MEM_DATA\|dmem~43418 5 COMB LCCOMB_X68_Y25_N12 1 " "Info: 5: + IC(0.399 ns) + CELL(0.150 ns) = 6.018 ns; Loc. = LCCOMB_X68_Y25_N12; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~43418'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { dm_4k:MEM_DATA|dmem~43386 dm_4k:MEM_DATA|dmem~43418 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.415 ns dm_4k:MEM_DATA\|dmem~43419 6 COMB LCCOMB_X68_Y25_N30 2 " "Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 6.415 ns; Loc. = LCCOMB_X68_Y25_N30; Fanout = 2; COMB Node = 'dm_4k:MEM_DATA\|dmem~43419'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { dm_4k:MEM_DATA|dmem~43418 dm_4k:MEM_DATA|dmem~43419 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 6.820 ns mux4:MUX_RFWD\|Mux29~413 7 COMB LCCOMB_X68_Y25_N24 3 " "Info: 7: + IC(0.255 ns) + CELL(0.150 ns) = 6.820 ns; Loc. = LCCOMB_X68_Y25_N24; Fanout = 3; COMB Node = 'mux4:MUX_RFWD\|Mux29~413'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { dm_4k:MEM_DATA|dmem~43419 mux4:MUX_RFWD|Mux29~413 } "NODE_NAME" } } { "mux.v" "" { Text "E:/temp/p2/mux.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.106 ns) 8.726 ns RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|ram_block1a0~porta_datain_reg2 8 MEM M4K_X84_Y26 1 " "Info: 8: + IC(1.800 ns) + CELL(0.106 ns) = 8.726 ns; Loc. = M4K_X84_Y26; Fanout = 1; MEM Node = 'RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { mux4:MUX_RFWD|Mux29~413 RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_7se1.tdf" "" { Text "E:/temp/p2/db/altsyncram_7se1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.006 ns ( 11.53 % ) " "Info: Total cell delay = 1.006 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.720 ns ( 88.47 % ) " "Info: Total interconnect delay = 7.720 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.726 ns" { dm_4k:MEM_DATA|dmem~2788 dm_4k:MEM_DATA|dmem~43377 dm_4k:MEM_DATA|dmem~43378 dm_4k:MEM_DATA|dmem~43386 dm_4k:MEM_DATA|dmem~43418 dm_4k:MEM_DATA|dmem~43419 mux4:MUX_RFWD|Mux29~413 RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.726 ns" { dm_4k:MEM_DATA|dmem~2788 {} dm_4k:MEM_DATA|dmem~43377 {} dm_4k:MEM_DATA|dmem~43378 {} dm_4k:MEM_DATA|dmem~43386 {} dm_4k:MEM_DATA|dmem~43418 {} dm_4k:MEM_DATA|dmem~43419 {} mux4:MUX_RFWD|Mux29~413 {} RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 1.748ns 2.034ns 1.237ns 0.399ns 0.247ns 0.255ns 1.800ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.277 ns - Smallest " "Info: - Smallest clock skew is 0.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.570 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 3.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 4236 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 4236; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { 176 -496 -328 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.068 ns) + CELL(0.660 ns) 3.570 ns RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|ram_block1a0~porta_datain_reg2 2 MEM M4K_X84_Y26 1 " "Info: 2: + IC(2.068 ns) + CELL(0.660 ns) = 3.570 ns; Loc. = M4K_X84_Y26; Fanout = 1; MEM Node = 'RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { CLK RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_7se1.tdf" "" { Text "E:/temp/p2/db/altsyncram_7se1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 42.07 % ) " "Info: Total cell delay = 1.502 ns ( 42.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.068 ns ( 57.93 % ) " "Info: Total interconnect delay = 2.068 ns ( 57.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { CLK RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.570 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 2.068ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.293 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 4236 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 4236; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { 176 -496 -328 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.537 ns) 3.293 ns dm_4k:MEM_DATA\|dmem~2788 2 REG LCFF_X60_Y22_N13 1 " "Info: 2: + IC(1.914 ns) + CELL(0.537 ns) = 3.293 ns; Loc. = LCFF_X60_Y22_N13; Fanout = 1; REG Node = 'dm_4k:MEM_DATA\|dmem~2788'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLK dm_4k:MEM_DATA|dmem~2788 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 41.88 % ) " "Info: Total cell delay = 1.379 ns ( 41.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.914 ns ( 58.12 % ) " "Info: Total interconnect delay = 1.914 ns ( 58.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.293 ns" { CLK dm_4k:MEM_DATA|dmem~2788 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.293 ns" { CLK {} CLK~combout {} dm_4k:MEM_DATA|dmem~2788 {} } { 0.000ns 0.000ns 1.914ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { CLK RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.570 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 2.068ns } { 0.000ns 0.842ns 0.660ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.293 ns" { CLK dm_4k:MEM_DATA|dmem~2788 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.293 ns" { CLK {} CLK~combout {} dm_4k:MEM_DATA|dmem~2788 {} } { 0.000ns 0.000ns 1.914ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_7se1.tdf" "" { Text "E:/temp/p2/db/altsyncram_7se1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.726 ns" { dm_4k:MEM_DATA|dmem~2788 dm_4k:MEM_DATA|dmem~43377 dm_4k:MEM_DATA|dmem~43378 dm_4k:MEM_DATA|dmem~43386 dm_4k:MEM_DATA|dmem~43418 dm_4k:MEM_DATA|dmem~43419 mux4:MUX_RFWD|Mux29~413 RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.726 ns" { dm_4k:MEM_DATA|dmem~2788 {} dm_4k:MEM_DATA|dmem~43377 {} dm_4k:MEM_DATA|dmem~43378 {} dm_4k:MEM_DATA|dmem~43386 {} dm_4k:MEM_DATA|dmem~43418 {} dm_4k:MEM_DATA|dmem~43419 {} mux4:MUX_RFWD|Mux29~413 {} RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 1.748ns 2.034ns 1.237ns 0.399ns 0.247ns 0.255ns 1.800ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.106ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { CLK RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.570 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 2.068ns } { 0.000ns 0.842ns 0.660ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.293 ns" { CLK dm_4k:MEM_DATA|dmem~2788 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.293 ns" { CLK {} CLK~combout {} dm_4k:MEM_DATA|dmem~2788 {} } { 0.000ns 0.000ns 1.914ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK_AR2 " "Info: No valid register-to-register data paths exist for clock \"CLK_AR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK_AR3 " "Info: No valid register-to-register data paths exist for clock \"CLK_AR3\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK_AR1 " "Info: No valid register-to-register data paths exist for clock \"CLK_AR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "dm_4k:MEM_DATA\|dmem~6432 SW_B CLK 28.074 ns register " "Info: tsu for register \"dm_4k:MEM_DATA\|dmem~6432\" (data pin = \"SW_B\", clock pin = \"CLK\") is 28.074 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.151 ns + Longest pin register " "Info: + Longest pin to register delay is 31.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SW_B 1 PIN PIN_U9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_U9; Fanout = 15; PIN Node = 'SW_B'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW_B } "NODE_NAME" } } { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -72 -616 -448 -56 "SW_B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.540 ns) + CELL(0.420 ns) 8.782 ns KGATE_3S:SW_DATA\|B\[1\]~88 2 COMB LCCOMB_X74_Y19_N18 6 " "Info: 2: + IC(7.540 ns) + CELL(0.420 ns) = 8.782 ns; Loc. = LCCOMB_X74_Y19_N18; Fanout = 6; COMB Node = 'KGATE_3S:SW_DATA\|B\[1\]~88'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.960 ns" { SW_B KGATE_3S:SW_DATA|B[1]~88 } "NODE_NAME" } } { "74ls245.v" "" { Text "E:/temp/p2/74ls245.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.436 ns) 10.499 ns mux2:MUX_ALUB\|y\[1\]~1333 3 COMB LCCOMB_X76_Y20_N30 4 " "Info: 3: + IC(1.281 ns) + CELL(0.436 ns) = 10.499 ns; Loc. = LCCOMB_X76_Y20_N30; Fanout = 4; COMB Node = 'mux2:MUX_ALUB\|y\[1\]~1333'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { KGATE_3S:SW_DATA|B[1]~88 mux2:MUX_ALUB|y[1]~1333 } "NODE_NAME" } } { "mux.v" "" { Text "E:/temp/p2/mux.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.275 ns) 12.749 ns alu:ALU\|Add0~9303 4 COMB LCCOMB_X57_Y24_N24 2 " "Info: 4: + IC(1.975 ns) + CELL(0.275 ns) = 12.749 ns; Loc. = LCCOMB_X57_Y24_N24; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9303'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { mux2:MUX_ALUB|y[1]~1333 alu:ALU|Add0~9303 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.435 ns) + CELL(0.393 ns) 15.577 ns alu:ALU\|Add0~9310 5 COMB LCCOMB_X80_Y20_N20 2 " "Info: 5: + IC(2.435 ns) + CELL(0.393 ns) = 15.577 ns; Loc. = LCCOMB_X80_Y20_N20; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9310'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { alu:ALU|Add0~9303 alu:ALU|Add0~9310 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.648 ns alu:ALU\|Add0~9312 6 COMB LCCOMB_X80_Y20_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 15.648 ns; Loc. = LCCOMB_X80_Y20_N22; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9312'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~9310 alu:ALU|Add0~9312 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.719 ns alu:ALU\|Add0~9317 7 COMB LCCOMB_X80_Y20_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 15.719 ns; Loc. = LCCOMB_X80_Y20_N24; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9317'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~9312 alu:ALU|Add0~9317 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.790 ns alu:ALU\|Add0~9326 8 COMB LCCOMB_X80_Y20_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 15.790 ns; Loc. = LCCOMB_X80_Y20_N26; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9326'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~9317 alu:ALU|Add0~9326 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.861 ns alu:ALU\|Add0~9331 9 COMB LCCOMB_X80_Y20_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 15.861 ns; Loc. = LCCOMB_X80_Y20_N28; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9331'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~9326 alu:ALU|Add0~9331 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.271 ns alu:ALU\|Add0~9335 10 COMB LCCOMB_X80_Y20_N30 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 16.271 ns; Loc. = LCCOMB_X80_Y20_N30; Fanout = 1; COMB Node = 'alu:ALU\|Add0~9335'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { alu:ALU|Add0~9331 alu:ALU|Add0~9335 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.275 ns) 17.846 ns alu:ALU\|Add0~9338 11 COMB LCCOMB_X87_Y24_N30 42 " "Info: 11: + IC(1.300 ns) + CELL(0.275 ns) = 17.846 ns; Loc. = LCCOMB_X87_Y24_N30; Fanout = 42; COMB Node = 'alu:ALU\|Add0~9338'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { alu:ALU|Add0~9335 alu:ALU|Add0~9338 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.658 ns) + CELL(0.150 ns) 20.654 ns dm_4k:MEM_DATA\|dmem~45915 12 COMB LCCOMB_X62_Y20_N2 32 " "Info: 12: + IC(2.658 ns) + CELL(0.150 ns) = 20.654 ns; Loc. = LCCOMB_X62_Y20_N2; Fanout = 32; COMB Node = 'dm_4k:MEM_DATA\|dmem~45915'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { alu:ALU|Add0~9338 dm_4k:MEM_DATA|dmem~45915 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.651 ns) + CELL(0.275 ns) 24.580 ns dm_4k:MEM_DATA\|dmem~45924 13 COMB LCCOMB_X83_Y30_N20 32 " "Info: 13: + IC(3.651 ns) + CELL(0.275 ns) = 24.580 ns; Loc. = LCCOMB_X83_Y30_N20; Fanout = 32; COMB Node = 'dm_4k:MEM_DATA\|dmem~45924'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.926 ns" { dm_4k:MEM_DATA|dmem~45915 dm_4k:MEM_DATA|dmem~45924 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.911 ns) + CELL(0.660 ns) 31.151 ns dm_4k:MEM_DATA\|dmem~6432 14 REG LCFF_X76_Y22_N25 1 " "Info: 14: + IC(5.911 ns) + CELL(0.660 ns) = 31.151 ns; Loc. = LCFF_X76_Y22_N25; Fanout = 1; REG Node = 'dm_4k:MEM_DATA\|dmem~6432'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.571 ns" { dm_4k:MEM_DATA|dmem~45924 dm_4k:MEM_DATA|dmem~6432 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.400 ns ( 14.12 % ) " "Info: Total cell delay = 4.400 ns ( 14.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "26.751 ns ( 85.88 % ) " "Info: Total interconnect delay = 26.751 ns ( 85.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "31.151 ns" { SW_B KGATE_3S:SW_DATA|B[1]~88 mux2:MUX_ALUB|y[1]~1333 alu:ALU|Add0~9303 alu:ALU|Add0~9310 alu:ALU|Add0~9312 alu:ALU|Add0~9317 alu:ALU|Add0~9326 alu:ALU|Add0~9331 alu:ALU|Add0~9335 alu:ALU|Add0~9338 dm_4k:MEM_DATA|dmem~45915 dm_4k:MEM_DATA|dmem~45924 dm_4k:MEM_DATA|dmem~6432 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "31.151 ns" { SW_B {} SW_B~combout {} KGATE_3S:SW_DATA|B[1]~88 {} mux2:MUX_ALUB|y[1]~1333 {} alu:ALU|Add0~9303 {} alu:ALU|Add0~9310 {} alu:ALU|Add0~9312 {} alu:ALU|Add0~9317 {} alu:ALU|Add0~9326 {} alu:ALU|Add0~9331 {} alu:ALU|Add0~9335 {} alu:ALU|Add0~9338 {} dm_4k:MEM_DATA|dmem~45915 {} dm_4k:MEM_DATA|dmem~45924 {} dm_4k:MEM_DATA|dmem~6432 {} } { 0.000ns 0.000ns 7.540ns 1.281ns 1.975ns 2.435ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.300ns 2.658ns 3.651ns 5.911ns } { 0.000ns 0.822ns 0.420ns 0.436ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.041 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 4236 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 4236; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { 176 -496 -328 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.662 ns) + CELL(0.537 ns) 3.041 ns dm_4k:MEM_DATA\|dmem~6432 2 REG LCFF_X76_Y22_N25 1 " "Info: 2: + IC(1.662 ns) + CELL(0.537 ns) = 3.041 ns; Loc. = LCFF_X76_Y22_N25; Fanout = 1; REG Node = 'dm_4k:MEM_DATA\|dmem~6432'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { CLK dm_4k:MEM_DATA|dmem~6432 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 45.35 % ) " "Info: Total cell delay = 1.379 ns ( 45.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.662 ns ( 54.65 % ) " "Info: Total interconnect delay = 1.662 ns ( 54.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { CLK dm_4k:MEM_DATA|dmem~6432 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.041 ns" { CLK {} CLK~combout {} dm_4k:MEM_DATA|dmem~6432 {} } { 0.000ns 0.000ns 1.662ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "31.151 ns" { SW_B KGATE_3S:SW_DATA|B[1]~88 mux2:MUX_ALUB|y[1]~1333 alu:ALU|Add0~9303 alu:ALU|Add0~9310 alu:ALU|Add0~9312 alu:ALU|Add0~9317 alu:ALU|Add0~9326 alu:ALU|Add0~9331 alu:ALU|Add0~9335 alu:ALU|Add0~9338 dm_4k:MEM_DATA|dmem~45915 dm_4k:MEM_DATA|dmem~45924 dm_4k:MEM_DATA|dmem~6432 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "31.151 ns" { SW_B {} SW_B~combout {} KGATE_3S:SW_DATA|B[1]~88 {} mux2:MUX_ALUB|y[1]~1333 {} alu:ALU|Add0~9303 {} alu:ALU|Add0~9310 {} alu:ALU|Add0~9312 {} alu:ALU|Add0~9317 {} alu:ALU|Add0~9326 {} alu:ALU|Add0~9331 {} alu:ALU|Add0~9335 {} alu:ALU|Add0~9338 {} dm_4k:MEM_DATA|dmem~45915 {} dm_4k:MEM_DATA|dmem~45924 {} dm_4k:MEM_DATA|dmem~6432 {} } { 0.000ns 0.000ns 7.540ns 1.281ns 1.975ns 2.435ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.300ns 2.658ns 3.651ns 5.911ns } { 0.000ns 0.822ns 0.420ns 0.436ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.660ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { CLK dm_4k:MEM_DATA|dmem~6432 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.041 ns" { CLK {} CLK~combout {} dm_4k:MEM_DATA|dmem~6432 {} } { 0.000ns 0.000ns 1.662ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_AR2 oSEG6\[4\] RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|ram_block1a0~portb_address_reg0 43.559 ns memory " "Info: tco from clock \"CLK_AR2\" to destination pin \"oSEG6\[4\]\" through memory \"RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|ram_block1a0~portb_address_reg0\" is 43.559 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_AR2 source 3.060 ns + Longest memory " "Info: + Longest clock path from clock \"CLK_AR2\" to source memory is 3.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK_AR2 1 CLK PIN_U30 10 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U30; Fanout = 10; CLK Node = 'CLK_AR2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_AR2 } "NODE_NAME" } } { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -16 -504 -336 0 "CLK_AR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.689 ns) 3.060 ns RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|ram_block1a0~portb_address_reg0 2 MEM M4K_X84_Y26 32 " "Info: 2: + IC(1.519 ns) + CELL(0.689 ns) = 3.060 ns; Loc. = M4K_X84_Y26; Fanout = 32; MEM Node = 'RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { CLK_AR2 RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7se1.tdf" "" { Text "E:/temp/p2/db/altsyncram_7se1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.541 ns ( 50.36 % ) " "Info: Total cell delay = 1.541 ns ( 50.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.519 ns ( 49.64 % ) " "Info: Total interconnect delay = 1.519 ns ( 49.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.060 ns" { CLK_AR2 RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.060 ns" { CLK_AR2 {} CLK_AR2~combout {} RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 1.519ns } { 0.000ns 0.852ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_7se1.tdf" "" { Text "E:/temp/p2/db/altsyncram_7se1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "40.290 ns + Longest memory pin " "Info: + Longest memory to pin delay is 40.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X84_Y26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X84_Y26; Fanout = 32; MEM Node = 'RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7se1.tdf" "" { Text "E:/temp/p2/db/altsyncram_7se1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|q_b\[1\] 2 MEM M4K_X84_Y26 2 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X84_Y26; Fanout = 2; MEM Node = 'RF:REG_FILE\|altsyncram:rf__dual_rtl_1\|altsyncram_7se1:auto_generated\|q_b\[1\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|q_b[1] } "NODE_NAME" } } { "db/altsyncram_7se1.tdf" "" { Text "E:/temp/p2/db/altsyncram_7se1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.420 ns) 4.917 ns mux2:MUX_ALUB\|y\[1\]~1333 3 COMB LCCOMB_X76_Y20_N30 4 " "Info: 3: + IC(1.506 ns) + CELL(0.420 ns) = 4.917 ns; Loc. = LCCOMB_X76_Y20_N30; Fanout = 4; COMB Node = 'mux2:MUX_ALUB\|y\[1\]~1333'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|q_b[1] mux2:MUX_ALUB|y[1]~1333 } "NODE_NAME" } } { "mux.v" "" { Text "E:/temp/p2/mux.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.275 ns) 7.167 ns alu:ALU\|Add0~9303 4 COMB LCCOMB_X57_Y24_N24 2 " "Info: 4: + IC(1.975 ns) + CELL(0.275 ns) = 7.167 ns; Loc. = LCCOMB_X57_Y24_N24; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9303'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { mux2:MUX_ALUB|y[1]~1333 alu:ALU|Add0~9303 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.435 ns) + CELL(0.393 ns) 9.995 ns alu:ALU\|Add0~9310 5 COMB LCCOMB_X80_Y20_N20 2 " "Info: 5: + IC(2.435 ns) + CELL(0.393 ns) = 9.995 ns; Loc. = LCCOMB_X80_Y20_N20; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9310'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { alu:ALU|Add0~9303 alu:ALU|Add0~9310 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.066 ns alu:ALU\|Add0~9312 6 COMB LCCOMB_X80_Y20_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 10.066 ns; Loc. = LCCOMB_X80_Y20_N22; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9312'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~9310 alu:ALU|Add0~9312 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.137 ns alu:ALU\|Add0~9317 7 COMB LCCOMB_X80_Y20_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.137 ns; Loc. = LCCOMB_X80_Y20_N24; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9317'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~9312 alu:ALU|Add0~9317 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.208 ns alu:ALU\|Add0~9326 8 COMB LCCOMB_X80_Y20_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.208 ns; Loc. = LCCOMB_X80_Y20_N26; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9326'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~9317 alu:ALU|Add0~9326 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.618 ns alu:ALU\|Add0~9330 9 COMB LCCOMB_X80_Y20_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 10.618 ns; Loc. = LCCOMB_X80_Y20_N28; Fanout = 1; COMB Node = 'alu:ALU\|Add0~9330'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { alu:ALU|Add0~9326 alu:ALU|Add0~9330 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.420 ns) 12.813 ns alu:ALU\|Add0~9333 10 COMB LCCOMB_X81_Y30_N24 631 " "Info: 10: + IC(1.775 ns) + CELL(0.420 ns) = 12.813 ns; Loc. = LCCOMB_X81_Y30_N24; Fanout = 631; COMB Node = 'alu:ALU\|Add0~9333'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { alu:ALU|Add0~9330 alu:ALU|Add0~9333 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.689 ns) + CELL(0.420 ns) 17.922 ns dm_4k:MEM_DATA\|dmem~45504 11 COMB LCCOMB_X61_Y22_N20 1 " "Info: 11: + IC(4.689 ns) + CELL(0.420 ns) = 17.922 ns; Loc. = LCCOMB_X61_Y22_N20; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~45504'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.109 ns" { alu:ALU|Add0~9333 dm_4k:MEM_DATA|dmem~45504 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 18.799 ns dm_4k:MEM_DATA\|dmem~45505 12 COMB LCCOMB_X61_Y23_N2 1 " "Info: 12: + IC(0.727 ns) + CELL(0.150 ns) = 18.799 ns; Loc. = LCCOMB_X61_Y23_N2; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~45505'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { dm_4k:MEM_DATA|dmem~45504 dm_4k:MEM_DATA|dmem~45505 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.438 ns) 20.370 ns dm_4k:MEM_DATA\|dmem~45506 13 COMB LCCOMB_X61_Y28_N20 1 " "Info: 13: + IC(1.133 ns) + CELL(0.438 ns) = 20.370 ns; Loc. = LCCOMB_X61_Y28_N20; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~45506'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { dm_4k:MEM_DATA|dmem~45505 dm_4k:MEM_DATA|dmem~45506 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.150 ns) 20.961 ns dm_4k:MEM_DATA\|dmem~45509 14 COMB LCCOMB_X61_Y28_N22 1 " "Info: 14: + IC(0.441 ns) + CELL(0.150 ns) = 20.961 ns; Loc. = LCCOMB_X61_Y28_N22; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~45509'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { dm_4k:MEM_DATA|dmem~45506 dm_4k:MEM_DATA|dmem~45509 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.976 ns) + CELL(0.420 ns) 23.357 ns dm_4k:MEM_DATA\|dmem~45541 15 COMB LCCOMB_X85_Y26_N10 2 " "Info: 15: + IC(1.976 ns) + CELL(0.420 ns) = 23.357 ns; Loc. = LCCOMB_X85_Y26_N10; Fanout = 2; COMB Node = 'dm_4k:MEM_DATA\|dmem~45541'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { dm_4k:MEM_DATA|dmem~45509 dm_4k:MEM_DATA|dmem~45541 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 23.762 ns mux4:MUX_RFWD\|Mux4~180 16 COMB LCCOMB_X85_Y26_N22 1 " "Info: 16: + IC(0.255 ns) + CELL(0.150 ns) = 23.762 ns; Loc. = LCCOMB_X85_Y26_N22; Fanout = 1; COMB Node = 'mux4:MUX_RFWD\|Mux4~180'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { dm_4k:MEM_DATA|dmem~45541 mux4:MUX_RFWD|Mux4~180 } "NODE_NAME" } } { "mux.v" "" { Text "E:/temp/p2/mux.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 24.161 ns mux4:MUX_RFWD\|Mux4~181 17 COMB LCCOMB_X85_Y26_N8 3 " "Info: 17: + IC(0.249 ns) + CELL(0.150 ns) = 24.161 ns; Loc. = LCCOMB_X85_Y26_N8; Fanout = 3; COMB Node = 'mux4:MUX_RFWD\|Mux4~181'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { mux4:MUX_RFWD|Mux4~180 mux4:MUX_RFWD|Mux4~181 } "NODE_NAME" } } { "mux.v" "" { Text "E:/temp/p2/mux.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.099 ns) + CELL(0.275 ns) 27.535 ns mux8:MUX_DISPDATA\|Mux4~363 18 COMB LCCOMB_X65_Y24_N20 1 " "Info: 18: + IC(3.099 ns) + CELL(0.275 ns) = 27.535 ns; Loc. = LCCOMB_X65_Y24_N20; Fanout = 1; COMB Node = 'mux8:MUX_DISPDATA\|Mux4~363'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { mux4:MUX_RFWD|Mux4~181 mux8:MUX_DISPDATA|Mux4~363 } "NODE_NAME" } } { "mux.v" "" { Text "E:/temp/p2/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.150 ns) 29.164 ns mux8:MUX_DISPDATA\|Mux4~365 19 COMB LCCOMB_X76_Y21_N16 7 " "Info: 19: + IC(1.479 ns) + CELL(0.150 ns) = 29.164 ns; Loc. = LCCOMB_X76_Y21_N16; Fanout = 7; COMB Node = 'mux8:MUX_DISPDATA\|Mux4~365'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { mux8:MUX_DISPDATA|Mux4~363 mux8:MUX_DISPDATA|Mux4~365 } "NODE_NAME" } } { "mux.v" "" { Text "E:/temp/p2/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.275 ns) 29.728 ns SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u6\|WideOr2~19 20 COMB LCCOMB_X76_Y21_N22 1 " "Info: 20: + IC(0.289 ns) + CELL(0.275 ns) = 29.728 ns; Loc. = LCCOMB_X76_Y21_N22; Fanout = 1; COMB Node = 'SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u6\|WideOr2~19'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { mux8:MUX_DISPDATA|Mux4~365 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u6|WideOr2~19 } "NODE_NAME" } } { "SEG7_LUT.v" "" { Text "E:/temp/p2/SEG7_LUT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.910 ns) + CELL(2.652 ns) 40.290 ns oSEG6\[4\] 21 PIN PIN_G4 0 " "Info: 21: + IC(7.910 ns) + CELL(2.652 ns) = 40.290 ns; Loc. = PIN_G4; Fanout = 0; PIN Node = 'oSEG6\[4\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.562 ns" { SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u6|WideOr2~19 oSEG6[4] } "NODE_NAME" } } { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -536 512 688 -520 "oSEG6\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.352 ns ( 25.69 % ) " "Info: Total cell delay = 10.352 ns ( 25.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "29.938 ns ( 74.31 % ) " "Info: Total interconnect delay = 29.938 ns ( 74.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "40.290 ns" { RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|q_b[1] mux2:MUX_ALUB|y[1]~1333 alu:ALU|Add0~9303 alu:ALU|Add0~9310 alu:ALU|Add0~9312 alu:ALU|Add0~9317 alu:ALU|Add0~9326 alu:ALU|Add0~9330 alu:ALU|Add0~9333 dm_4k:MEM_DATA|dmem~45504 dm_4k:MEM_DATA|dmem~45505 dm_4k:MEM_DATA|dmem~45506 dm_4k:MEM_DATA|dmem~45509 dm_4k:MEM_DATA|dmem~45541 mux4:MUX_RFWD|Mux4~180 mux4:MUX_RFWD|Mux4~181 mux8:MUX_DISPDATA|Mux4~363 mux8:MUX_DISPDATA|Mux4~365 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u6|WideOr2~19 oSEG6[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "40.290 ns" { RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~portb_address_reg0 {} RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|q_b[1] {} mux2:MUX_ALUB|y[1]~1333 {} alu:ALU|Add0~9303 {} alu:ALU|Add0~9310 {} alu:ALU|Add0~9312 {} alu:ALU|Add0~9317 {} alu:ALU|Add0~9326 {} alu:ALU|Add0~9330 {} alu:ALU|Add0~9333 {} dm_4k:MEM_DATA|dmem~45504 {} dm_4k:MEM_DATA|dmem~45505 {} dm_4k:MEM_DATA|dmem~45506 {} dm_4k:MEM_DATA|dmem~45509 {} dm_4k:MEM_DATA|dmem~45541 {} mux4:MUX_RFWD|Mux4~180 {} mux4:MUX_RFWD|Mux4~181 {} mux8:MUX_DISPDATA|Mux4~363 {} mux8:MUX_DISPDATA|Mux4~365 {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u6|WideOr2~19 {} oSEG6[4] {} } { 0.000ns 0.000ns 1.506ns 1.975ns 2.435ns 0.000ns 0.000ns 0.000ns 0.000ns 1.775ns 4.689ns 0.727ns 1.133ns 0.441ns 1.976ns 0.255ns 0.249ns 3.099ns 1.479ns 0.289ns 7.910ns } { 0.000ns 2.991ns 0.420ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.420ns 0.150ns 0.438ns 0.150ns 0.420ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.060 ns" { CLK_AR2 RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.060 ns" { CLK_AR2 {} CLK_AR2~combout {} RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 1.519ns } { 0.000ns 0.852ns 0.689ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "40.290 ns" { RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|q_b[1] mux2:MUX_ALUB|y[1]~1333 alu:ALU|Add0~9303 alu:ALU|Add0~9310 alu:ALU|Add0~9312 alu:ALU|Add0~9317 alu:ALU|Add0~9326 alu:ALU|Add0~9330 alu:ALU|Add0~9333 dm_4k:MEM_DATA|dmem~45504 dm_4k:MEM_DATA|dmem~45505 dm_4k:MEM_DATA|dmem~45506 dm_4k:MEM_DATA|dmem~45509 dm_4k:MEM_DATA|dmem~45541 mux4:MUX_RFWD|Mux4~180 mux4:MUX_RFWD|Mux4~181 mux8:MUX_DISPDATA|Mux4~363 mux8:MUX_DISPDATA|Mux4~365 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u6|WideOr2~19 oSEG6[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "40.290 ns" { RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|ram_block1a0~portb_address_reg0 {} RF:REG_FILE|altsyncram:rf__dual_rtl_1|altsyncram_7se1:auto_generated|q_b[1] {} mux2:MUX_ALUB|y[1]~1333 {} alu:ALU|Add0~9303 {} alu:ALU|Add0~9310 {} alu:ALU|Add0~9312 {} alu:ALU|Add0~9317 {} alu:ALU|Add0~9326 {} alu:ALU|Add0~9330 {} alu:ALU|Add0~9333 {} dm_4k:MEM_DATA|dmem~45504 {} dm_4k:MEM_DATA|dmem~45505 {} dm_4k:MEM_DATA|dmem~45506 {} dm_4k:MEM_DATA|dmem~45509 {} dm_4k:MEM_DATA|dmem~45541 {} mux4:MUX_RFWD|Mux4~180 {} mux4:MUX_RFWD|Mux4~181 {} mux8:MUX_DISPDATA|Mux4~363 {} mux8:MUX_DISPDATA|Mux4~365 {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u6|WideOr2~19 {} oSEG6[4] {} } { 0.000ns 0.000ns 1.506ns 1.975ns 2.435ns 0.000ns 0.000ns 0.000ns 0.000ns 1.775ns 4.689ns 0.727ns 1.133ns 0.441ns 1.976ns 0.255ns 0.249ns 3.099ns 1.479ns 0.289ns 7.910ns } { 0.000ns 2.991ns 0.420ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.420ns 0.150ns 0.438ns 0.150ns 0.420ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW_B oSEG6\[4\] 45.872 ns Longest " "Info: Longest tpd from source pin \"SW_B\" to destination pin \"oSEG6\[4\]\" is 45.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SW_B 1 PIN PIN_U9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_U9; Fanout = 15; PIN Node = 'SW_B'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW_B } "NODE_NAME" } } { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -72 -616 -448 -56 "SW_B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.540 ns) + CELL(0.420 ns) 8.782 ns KGATE_3S:SW_DATA\|B\[1\]~88 2 COMB LCCOMB_X74_Y19_N18 6 " "Info: 2: + IC(7.540 ns) + CELL(0.420 ns) = 8.782 ns; Loc. = LCCOMB_X74_Y19_N18; Fanout = 6; COMB Node = 'KGATE_3S:SW_DATA\|B\[1\]~88'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.960 ns" { SW_B KGATE_3S:SW_DATA|B[1]~88 } "NODE_NAME" } } { "74ls245.v" "" { Text "E:/temp/p2/74ls245.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.436 ns) 10.499 ns mux2:MUX_ALUB\|y\[1\]~1333 3 COMB LCCOMB_X76_Y20_N30 4 " "Info: 3: + IC(1.281 ns) + CELL(0.436 ns) = 10.499 ns; Loc. = LCCOMB_X76_Y20_N30; Fanout = 4; COMB Node = 'mux2:MUX_ALUB\|y\[1\]~1333'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { KGATE_3S:SW_DATA|B[1]~88 mux2:MUX_ALUB|y[1]~1333 } "NODE_NAME" } } { "mux.v" "" { Text "E:/temp/p2/mux.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.275 ns) 12.749 ns alu:ALU\|Add0~9303 4 COMB LCCOMB_X57_Y24_N24 2 " "Info: 4: + IC(1.975 ns) + CELL(0.275 ns) = 12.749 ns; Loc. = LCCOMB_X57_Y24_N24; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9303'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { mux2:MUX_ALUB|y[1]~1333 alu:ALU|Add0~9303 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.435 ns) + CELL(0.393 ns) 15.577 ns alu:ALU\|Add0~9310 5 COMB LCCOMB_X80_Y20_N20 2 " "Info: 5: + IC(2.435 ns) + CELL(0.393 ns) = 15.577 ns; Loc. = LCCOMB_X80_Y20_N20; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9310'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { alu:ALU|Add0~9303 alu:ALU|Add0~9310 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.648 ns alu:ALU\|Add0~9312 6 COMB LCCOMB_X80_Y20_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 15.648 ns; Loc. = LCCOMB_X80_Y20_N22; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9312'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~9310 alu:ALU|Add0~9312 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.719 ns alu:ALU\|Add0~9317 7 COMB LCCOMB_X80_Y20_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 15.719 ns; Loc. = LCCOMB_X80_Y20_N24; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9317'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~9312 alu:ALU|Add0~9317 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.790 ns alu:ALU\|Add0~9326 8 COMB LCCOMB_X80_Y20_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 15.790 ns; Loc. = LCCOMB_X80_Y20_N26; Fanout = 2; COMB Node = 'alu:ALU\|Add0~9326'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~9317 alu:ALU|Add0~9326 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.200 ns alu:ALU\|Add0~9330 9 COMB LCCOMB_X80_Y20_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 16.200 ns; Loc. = LCCOMB_X80_Y20_N28; Fanout = 1; COMB Node = 'alu:ALU\|Add0~9330'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { alu:ALU|Add0~9326 alu:ALU|Add0~9330 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.420 ns) 18.395 ns alu:ALU\|Add0~9333 10 COMB LCCOMB_X81_Y30_N24 631 " "Info: 10: + IC(1.775 ns) + CELL(0.420 ns) = 18.395 ns; Loc. = LCCOMB_X81_Y30_N24; Fanout = 631; COMB Node = 'alu:ALU\|Add0~9333'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { alu:ALU|Add0~9330 alu:ALU|Add0~9333 } "NODE_NAME" } } { "alu.v" "" { Text "E:/temp/p2/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.689 ns) + CELL(0.420 ns) 23.504 ns dm_4k:MEM_DATA\|dmem~45504 11 COMB LCCOMB_X61_Y22_N20 1 " "Info: 11: + IC(4.689 ns) + CELL(0.420 ns) = 23.504 ns; Loc. = LCCOMB_X61_Y22_N20; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~45504'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.109 ns" { alu:ALU|Add0~9333 dm_4k:MEM_DATA|dmem~45504 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 24.381 ns dm_4k:MEM_DATA\|dmem~45505 12 COMB LCCOMB_X61_Y23_N2 1 " "Info: 12: + IC(0.727 ns) + CELL(0.150 ns) = 24.381 ns; Loc. = LCCOMB_X61_Y23_N2; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~45505'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { dm_4k:MEM_DATA|dmem~45504 dm_4k:MEM_DATA|dmem~45505 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.438 ns) 25.952 ns dm_4k:MEM_DATA\|dmem~45506 13 COMB LCCOMB_X61_Y28_N20 1 " "Info: 13: + IC(1.133 ns) + CELL(0.438 ns) = 25.952 ns; Loc. = LCCOMB_X61_Y28_N20; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~45506'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { dm_4k:MEM_DATA|dmem~45505 dm_4k:MEM_DATA|dmem~45506 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.150 ns) 26.543 ns dm_4k:MEM_DATA\|dmem~45509 14 COMB LCCOMB_X61_Y28_N22 1 " "Info: 14: + IC(0.441 ns) + CELL(0.150 ns) = 26.543 ns; Loc. = LCCOMB_X61_Y28_N22; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~45509'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { dm_4k:MEM_DATA|dmem~45506 dm_4k:MEM_DATA|dmem~45509 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.976 ns) + CELL(0.420 ns) 28.939 ns dm_4k:MEM_DATA\|dmem~45541 15 COMB LCCOMB_X85_Y26_N10 2 " "Info: 15: + IC(1.976 ns) + CELL(0.420 ns) = 28.939 ns; Loc. = LCCOMB_X85_Y26_N10; Fanout = 2; COMB Node = 'dm_4k:MEM_DATA\|dmem~45541'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { dm_4k:MEM_DATA|dmem~45509 dm_4k:MEM_DATA|dmem~45541 } "NODE_NAME" } } { "dm.v" "" { Text "E:/temp/p2/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 29.344 ns mux4:MUX_RFWD\|Mux4~180 16 COMB LCCOMB_X85_Y26_N22 1 " "Info: 16: + IC(0.255 ns) + CELL(0.150 ns) = 29.344 ns; Loc. = LCCOMB_X85_Y26_N22; Fanout = 1; COMB Node = 'mux4:MUX_RFWD\|Mux4~180'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { dm_4k:MEM_DATA|dmem~45541 mux4:MUX_RFWD|Mux4~180 } "NODE_NAME" } } { "mux.v" "" { Text "E:/temp/p2/mux.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 29.743 ns mux4:MUX_RFWD\|Mux4~181 17 COMB LCCOMB_X85_Y26_N8 3 " "Info: 17: + IC(0.249 ns) + CELL(0.150 ns) = 29.743 ns; Loc. = LCCOMB_X85_Y26_N8; Fanout = 3; COMB Node = 'mux4:MUX_RFWD\|Mux4~181'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { mux4:MUX_RFWD|Mux4~180 mux4:MUX_RFWD|Mux4~181 } "NODE_NAME" } } { "mux.v" "" { Text "E:/temp/p2/mux.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.099 ns) + CELL(0.275 ns) 33.117 ns mux8:MUX_DISPDATA\|Mux4~363 18 COMB LCCOMB_X65_Y24_N20 1 " "Info: 18: + IC(3.099 ns) + CELL(0.275 ns) = 33.117 ns; Loc. = LCCOMB_X65_Y24_N20; Fanout = 1; COMB Node = 'mux8:MUX_DISPDATA\|Mux4~363'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { mux4:MUX_RFWD|Mux4~181 mux8:MUX_DISPDATA|Mux4~363 } "NODE_NAME" } } { "mux.v" "" { Text "E:/temp/p2/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.150 ns) 34.746 ns mux8:MUX_DISPDATA\|Mux4~365 19 COMB LCCOMB_X76_Y21_N16 7 " "Info: 19: + IC(1.479 ns) + CELL(0.150 ns) = 34.746 ns; Loc. = LCCOMB_X76_Y21_N16; Fanout = 7; COMB Node = 'mux8:MUX_DISPDATA\|Mux4~365'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { mux8:MUX_DISPDATA|Mux4~363 mux8:MUX_DISPDATA|Mux4~365 } "NODE_NAME" } } { "mux.v" "" { Text "E:/temp/p2/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.275 ns) 35.310 ns SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u6\|WideOr2~19 20 COMB LCCOMB_X76_Y21_N22 1 " "Info: 20: + IC(0.289 ns) + CELL(0.275 ns) = 35.310 ns; Loc. = LCCOMB_X76_Y21_N22; Fanout = 1; COMB Node = 'SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u6\|WideOr2~19'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { mux8:MUX_DISPDATA|Mux4~365 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u6|WideOr2~19 } "NODE_NAME" } } { "SEG7_LUT.v" "" { Text "E:/temp/p2/SEG7_LUT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.910 ns) + CELL(2.652 ns) 45.872 ns oSEG6\[4\] 21 PIN PIN_G4 0 " "Info: 21: + IC(7.910 ns) + CELL(2.652 ns) = 45.872 ns; Loc. = PIN_G4; Fanout = 0; PIN Node = 'oSEG6\[4\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.562 ns" { SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u6|WideOr2~19 oSEG6[4] } "NODE_NAME" } } { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -536 512 688 -520 "oSEG6\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.619 ns ( 18.79 % ) " "Info: Total cell delay = 8.619 ns ( 18.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "37.253 ns ( 81.21 % ) " "Info: Total interconnect delay = 37.253 ns ( 81.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "45.872 ns" { SW_B KGATE_3S:SW_DATA|B[1]~88 mux2:MUX_ALUB|y[1]~1333 alu:ALU|Add0~9303 alu:ALU|Add0~9310 alu:ALU|Add0~9312 alu:ALU|Add0~9317 alu:ALU|Add0~9326 alu:ALU|Add0~9330 alu:ALU|Add0~9333 dm_4k:MEM_DATA|dmem~45504 dm_4k:MEM_DATA|dmem~45505 dm_4k:MEM_DATA|dmem~45506 dm_4k:MEM_DATA|dmem~45509 dm_4k:MEM_DATA|dmem~45541 mux4:MUX_RFWD|Mux4~180 mux4:MUX_RFWD|Mux4~181 mux8:MUX_DISPDATA|Mux4~363 mux8:MUX_DISPDATA|Mux4~365 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u6|WideOr2~19 oSEG6[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "45.872 ns" { SW_B {} SW_B~combout {} KGATE_3S:SW_DATA|B[1]~88 {} mux2:MUX_ALUB|y[1]~1333 {} alu:ALU|Add0~9303 {} alu:ALU|Add0~9310 {} alu:ALU|Add0~9312 {} alu:ALU|Add0~9317 {} alu:ALU|Add0~9326 {} alu:ALU|Add0~9330 {} alu:ALU|Add0~9333 {} dm_4k:MEM_DATA|dmem~45504 {} dm_4k:MEM_DATA|dmem~45505 {} dm_4k:MEM_DATA|dmem~45506 {} dm_4k:MEM_DATA|dmem~45509 {} dm_4k:MEM_DATA|dmem~45541 {} mux4:MUX_RFWD|Mux4~180 {} mux4:MUX_RFWD|Mux4~181 {} mux8:MUX_DISPDATA|Mux4~363 {} mux8:MUX_DISPDATA|Mux4~365 {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u6|WideOr2~19 {} oSEG6[4] {} } { 0.000ns 0.000ns 7.540ns 1.281ns 1.975ns 2.435ns 0.000ns 0.000ns 0.000ns 0.000ns 1.775ns 4.689ns 0.727ns 1.133ns 0.441ns 1.976ns 0.255ns 0.249ns 3.099ns 1.479ns 0.289ns 7.910ns } { 0.000ns 0.822ns 0.420ns 0.436ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.420ns 0.150ns 0.438ns 0.150ns 0.420ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_7se1:auto_generated\|ram_block1a0~porta_we_reg RFWr CLK -3.160 ns memory " "Info: th for memory \"RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_7se1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"RFWr\", clock pin = \"CLK\") is -3.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.531 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 3.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 4236 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 4236; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { 176 -496 -328 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.661 ns) 3.531 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_7se1:auto_generated\|ram_block1a0~porta_we_reg 2 MEM M4K_X84_Y25 0 " "Info: 2: + IC(2.028 ns) + CELL(0.661 ns) = 3.531 ns; Loc. = M4K_X84_Y25; Fanout = 0; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_7se1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_7se1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_7se1.tdf" "" { Text "E:/temp/p2/db/altsyncram_7se1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.503 ns ( 42.57 % ) " "Info: Total cell delay = 1.503 ns ( 42.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.028 ns ( 57.43 % ) " "Info: Total interconnect delay = 2.028 ns ( 57.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_7se1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_7se1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 2.028ns } { 0.000ns 0.842ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_7se1.tdf" "" { Text "E:/temp/p2/db/altsyncram_7se1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.925 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns RFWr 1 PIN PIN_AB26 78 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 78; PIN Node = 'RFWr'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RFWr } "NODE_NAME" } } { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { 216 -496 -328 232 "RFWr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.784 ns) + CELL(0.309 ns) 6.925 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_7se1:auto_generated\|ram_block1a0~porta_we_reg 2 MEM M4K_X84_Y25 0 " "Info: 2: + IC(5.784 ns) + CELL(0.309 ns) = 6.925 ns; Loc. = M4K_X84_Y25; Fanout = 0; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_7se1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { RFWr RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_7se1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_7se1.tdf" "" { Text "E:/temp/p2/db/altsyncram_7se1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.141 ns ( 16.48 % ) " "Info: Total cell delay = 1.141 ns ( 16.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.784 ns ( 83.52 % ) " "Info: Total interconnect delay = 5.784 ns ( 83.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.925 ns" { RFWr RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_7se1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.925 ns" { RFWr {} RFWr~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_7se1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.784ns } { 0.000ns 0.832ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_7se1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_7se1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 2.028ns } { 0.000ns 0.842ns 0.661ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.925 ns" { RFWr RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_7se1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.925 ns" { RFWr {} RFWr~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_7se1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.784ns } { 0.000ns 0.832ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 11:02:34 2015 " "Info: Processing ended: Sun Nov 01 11:02:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
