C:\ispLEVER_Classic2_0\synpbase\bin64\c_vhdl.exe  -osyn  "D:\isplever projects\zadanie1\synwork\adder3bit_comp.srs"  -top  adder3bit  -prodtype  synplify_pro  -nostructver -dfltencoding sequential -encrypt  -pro  -dmgen  "D:\isplever projects\zadanie1\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib  -lib work "D:\isplever projects\zadanie1\sum1b.vhd" -lib work "D:\isplever projects\zadanie1\three_bit_adder.vhd" -loga  "D:\isplever projects\zadanie1\adder3bit.srr" 
rc:0 success:1
D:\isplever projects\zadanie1\synwork\adder3bit_comp.srs|o|1543565209|2473
"D:\isplever|i|0|0
projects\zadanie1\sum1b.vhd"|i|0|0
"D:\isplever|i|0|0
projects\zadanie1\three_bit_adder.vhd"|i|0|0
D:\isplever projects\zadanie1\adder3bit.srr|o|1543565209|2050
C:\ispLEVER_Classic2_0\synpbase\bin\c_vhdl.exe|i|1401220298|2046976
C:\ispLEVER_Classic2_0\synpbase\bin64\c_vhdl.exe|i|1401220504|5533184
