## VERILOG

### Important things to remember

[Signed operations](http://www.tumbush.com/published_papers/Tumbush%20DVCon%2005.pdf)

Division vs Shift (including signed numbers)

Memory read write timing

Create instances of module

Snippets

Tools used : irun, dc_shell, simvision, verdi, vcs

Static Time Analysis

Clock Domain Crossing

Asynchronous FIFO

---

<p align="center">
  <b>
  <a href="https://gs1293.github.io/blog.html"> <font size="-1">Go Back</font></a>
  </b>
</p>
