var classLmk048Base =
[
    [ "mapping", "classLmk048Base_1_1mapping.html", "classLmk048Base_1_1mapping" ],
    [ "TPD_G", "classLmk048Base.html#a67a837684e4f18c2d236ac1d053b419b", null ],
    [ "CLK_PERIOD_G", "classLmk048Base.html#aa1b05411769edd4978c581f756b8b4a4", null ],
    [ "SPI_SCLK_PERIOD_G", "classLmk048Base.html#a694a3179e8ee20ca5c12f0da5599e0cd", null ],
    [ "lmkCsL", "classLmk048Base.html#a9500dd37a5ed298cce9a8421c2def6d4", null ],
    [ "lmkSck", "classLmk048Base.html#ae75cc38c421596b4b907cc059b55fcb3", null ],
    [ "lmkSdio", "classLmk048Base.html#a9360b84e37138bba04ef249ca050a7d5", null ],
    [ "axilClk", "classLmk048Base.html#a8e1fd4ab848b98a0c700b34cf7c90b36", null ],
    [ "axilRst", "classLmk048Base.html#a4b36ee28c73fadc67fe1a670f1ba11ff", null ],
    [ "axilReadMaster", "classLmk048Base.html#aada3e73ee8db4190524295bfa4dff085", null ],
    [ "axilReadSlave", "classLmk048Base.html#a22f8db74a5a4c77e7e2767279ca36e7f", null ],
    [ "axilWriteMaster", "classLmk048Base.html#a8cc88283087926e934bb67651263b053", null ],
    [ "axilWriteSlave", "classLmk048Base.html#a80e5574c28ce6fd06510648d63787843", null ],
    [ "ieee", "classLmk048Base.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classLmk048Base.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "std_logic_unsigned", "classLmk048Base.html#a598da929e807d58939b47499e8bc9fa8", null ],
    [ "std_logic_arith", "classLmk048Base.html#a0f5ecc6613f63d07f7963a97b1b26095", null ],
    [ "surf", "classLmk048Base.html#acabf3ea45bb9ea54f778c194fc238b6d", null ],
    [ "StdRtlPkg", "classLmk048Base.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "AxiLitePkg", "classLmk048Base.html#af98a1f0df20cf0e5f0fdb9f5999ad782", null ],
    [ "unisim", "classLmk048Base.html#a962f1c6a2adaac3e10a6f7fa3d111e01", null ],
    [ "vcomponents", "classLmk048Base.html#aa1cb22e959d47364391e5eb4ef86927c", null ]
];