Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/ps/p_s_tb_isim_par.exe -prj /home/ise/ps/p_s_tb_par.prj work.p_s_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ps/netgen/par/p_s_timesim.v" into library work
Analyzing Verilog file "/home/ise/ps/p_s_tb.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 113144 KB
Fuse CPU Usage: 1010 ms
Compiling module X_IPAD
Compiling module X_ZERO
Compiling module X_IBUF_INTERMDISABLE_TPWRGT(LOC=...
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_CKBUF
Compiling module X_LUT6(INIT=64'b0111111111111111...
Compiling module ffsrce
Compiling module X_FF
Compiling module X_BUF
Compiling module X_LUT5(INIT=32'b1110001011100010...
Compiling module mux
Compiling module X_MUX2
Compiling module X_ONE
Compiling module p_s
Compiling module p_s_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 1343 Verilog Units
Built simulation executable /home/ise/ps/p_s_tb_isim_par.exe
Fuse Memory Usage: 129284 KB
Fuse CPU Usage: 2240 ms
GCC CPU Usage: 2110 ms
