{"Source Block": ["oh/elink/dv/elink_e16_model.v@2160:2170@HdlIdDef", "   //##########\n   //# REGS\n   //##########\n\n   reg [14*LW-1:0] fifo_mem[MD-1:0];\n   reg [FAD:0] \t   wr_binary_pointer_rlc;\n   reg [FAD:0] \t   wr_gray_pointer_rlc;\n   reg \t\t   fifo_full_rlc;\n\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg [FAD:0] \t   rd_gray_pointer;\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2165:2175", "   reg [FAD:0] \t   wr_binary_pointer_rlc;\n   reg [FAD:0] \t   wr_gray_pointer_rlc;\n   reg \t\t   fifo_full_rlc;\n\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg [FAD:0] \t   rd_gray_pointer;\n   reg \t\t   fifo_empty;\n\n   //#########\n   //# WIRES\n   //#########\n"], ["oh/elink/dv/elink_e16_model.v@2159:2169", "\n   //##########\n   //# REGS\n   //##########\n\n   reg [14*LW-1:0] fifo_mem[MD-1:0];\n   reg [FAD:0] \t   wr_binary_pointer_rlc;\n   reg [FAD:0] \t   wr_gray_pointer_rlc;\n   reg \t\t   fifo_full_rlc;\n\n   reg [FAD:0] \t   rd_binary_pointer;\n"], ["oh/elink/dv/elink_e16_model.v@2161:2171", "   //# REGS\n   //##########\n\n   reg [14*LW-1:0] fifo_mem[MD-1:0];\n   reg [FAD:0] \t   wr_binary_pointer_rlc;\n   reg [FAD:0] \t   wr_gray_pointer_rlc;\n   reg \t\t   fifo_full_rlc;\n\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg [FAD:0] \t   rd_gray_pointer;\n   reg \t\t   fifo_empty;\n"]], "Diff Content": {"Delete": [[2165, "   reg [FAD:0] \t   wr_binary_pointer_rlc;\n"]], "Add": []}}