From 9da84c30655f688d6994f74e04f085e4c545e8c9 Mon Sep 17 00:00:00 2001
From: huzhen <george.hu@spacemit.com>
Date: Thu, 13 Jun 2024 16:25:16 +0800
Subject: [PATCH 0910/1448] dts: modify pcie bar area layout

Change-Id: I25516cd718679d668312d962793bf67897284ce7
---
 arch/riscv/boot/dts/spacemit/k1-x.dtsi | 18 +++++++++---------
 1 file changed, 9 insertions(+), 9 deletions(-)

diff --git a/arch/riscv/boot/dts/spacemit/k1-x.dtsi b/arch/riscv/boot/dts/spacemit/k1-x.dtsi
index 68c79ad9a4b3..7f71b54c7fc4 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x.dtsi
+++ b/arch/riscv/boot/dts/spacemit/k1-x.dtsi
@@ -2062,7 +2062,7 @@ pcie0_rc: pcie@ca000000 {
 			compatible = "k1x,dwc-pcie";
 			reg = <0x0 0xca000000 0x0 0x00001000>, /* dbi */
 			      <0x0 0xca300000 0x0 0x0001ff24>, /* atu registers */
-			      <0x0 0x80000000 0x0 0x00002000>, /* config space */
+			      <0x0 0x8f000000 0x0 0x00002000>, /* config space */
 			      <0x0 0xd4282bcc 0x0 0x00000008>, /* k1x soc config addr */
 			      <0x0 0xc0b20000 0x0 0x00001000>, /* phy ahb */
 			      <0x0 0xc0b10000 0x0 0x00001000>, /* phy addr */
@@ -2084,8 +2084,8 @@ pcie0_rc: pcie@ca000000 {
 			device_type = "pci";
 			#address-cells = <3>;
 			#size-cells = <2>;
-			ranges = <0x01000000 0x0 0x80002000 0 0x80002000 0x0 0x100000>,
-				<0x02000000 0x0 0x80102000 0 0x80102000 0x0 0x0f000000>;
+			ranges = <0x01000000 0x0 0x8f002000 0 0x8f002000 0x0 0x100000>,
+				 <0x02000000 0x0 0x80000000 0 0x80000000 0x0 0x0f000000>;
 			interconnects = <&dram_range2>;
 			interconnect-names = "dma-mem";
 
@@ -2111,7 +2111,7 @@ pcie1_rc: pcie@ca400000 {
 			compatible = "k1x,dwc-pcie";
 			reg = <0x0 0xca400000 0x0 0x00001000>, /* dbi */
 			      <0x0 0xca700000 0x0 0x0001ff24>, /* atu registers */
-			      <0x0 0x90000000 0x0 0x00002000>, /* config space */
+			      <0x0 0x9f000000 0x0 0x00002000>, /* config space */
 			      <0x0 0xd4282bd4 0x0 0x00000008>, /* k1x soc config addr */
 			      <0x0 0xc0c20000 0x0 0x00001000>, /* phy ahb */
 			      <0x0 0xc0c10000 0x0 0x00001000>, /* phy addr */
@@ -2133,8 +2133,8 @@ pcie1_rc: pcie@ca400000 {
 			device_type = "pci";
 			#address-cells = <3>;
 			#size-cells = <2>;
-			ranges = <0x01000000 0x0 0x90002000 0 0x90002000 0x0 0x100000>,
-				<0x02000000 0x0 0x90102000 0 0x90102000 0x0 0x0f000000>;
+			ranges = <0x01000000 0x0 0x9f002000 0 0x9f002000 0x0 0x100000>,
+				 <0x02000000 0x0 0x90000000 0 0x90000000 0x0 0x0f000000>;
 			interconnects = <&dram_range2>;
 			interconnect-names = "dma-mem";
 
@@ -2160,7 +2160,7 @@ pcie2_rc: pcie@ca800000 {
 			compatible = "k1x,dwc-pcie";
 			reg = <0x0 0xca800000 0x0 0x00001000>, /* dbi */
 			      <0x0 0xcab00000 0x0 0x0001ff24>, /* atu registers */
-			      <0x0 0xa0000000 0x0 0x00002000>, /* config space */
+			      <0x0 0xb7000000 0x0 0x00002000>, /* config space */
 			      <0x0 0xd4282bdc 0x0 0x00000008>, /* k1x soc config addr */
 			      <0x0 0xc0d20000 0x0 0x00001000>, /* phy ahb */
 			      <0x0 0xc0d10000 0x0 0x00001000>, /* phy addr */
@@ -2182,8 +2182,8 @@ pcie2_rc: pcie@ca800000 {
 			device_type = "pci";
 			#address-cells = <3>;
 			#size-cells = <2>;
-			ranges = <0x01000000 0x0 0xa0002000 0 0xa0002000 0x0 0x100000>,
-				 <0x02000000 0x0 0xa0102000 0 0xa0102000 0x0 0x10000000>;
+			ranges = <0x01000000 0x0 0xb7002000 0 0xb7002000 0x0 0x100000>,
+				 <0x02000000 0x0 0xa0000000 0 0xa0000000 0x0 0x17000000>;
 			interconnects = <&dram_range2>;
 			interconnect-names = "dma-mem";
 
-- 
2.47.0

