

================================================================
== Vitis HLS Report for 'AXI_DMA_SLAVE'
================================================================
* Date:           Sun Nov  3 13:42:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67  |AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76  |AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     134|   6528|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    194|    -|
|Register         |        -|    -|     372|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     506|   6767|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+----+------+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP| FF |  LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+----+------+-----+
    |grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76  |AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1  |        0|   0|  67|   138|    0|
    |grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67  |AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2  |        0|   0|  67|   138|    0|
    |mul_32s_32s_32_1_1_U7                             |mul_32s_32s_32_1_1                      |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U8                             |mul_32s_32s_32_1_1                      |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U9                             |mul_32s_32s_32_1_1                      |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U10                            |mul_32s_32s_32_1_1                      |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U11                            |mul_32s_32s_32_1_1                      |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U12                            |mul_32s_32s_32_1_1                      |        0|   0|   0|  1042|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+------+-----+
    |Total                                             |                                        |        0|   0| 134|  6528|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |icmp_ln41_fu_90_p2                |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          35|           4|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         16|    1|         16|
    |ap_done                        |   9|          2|    1|          2|
    |connect_0_blk_n                |   9|          2|    1|          2|
    |connect_0_din                  |  53|         10|   32|        320|
    |connect_0_write                |  20|          4|    1|          4|
    |in_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |in_stream_TREADY_int_regslice  |  20|          4|    1|          4|
    |real_start                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 194|         42|   39|        352|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |IFM_bound_reg_212                                              |  32|   0|   32|          0|
    |IFM_size_0_reg_192                                             |  32|   0|   32|          0|
    |IFM_size_1_reg_207                                             |  32|   0|   32|          0|
    |KER_bound_reg_202                                              |  32|   0|   32|          0|
    |KER_size_0_reg_187                                             |  32|   0|   32|          0|
    |KER_size_1_reg_197                                             |  32|   0|   32|          0|
    |ap_CS_fsm                                                      |  15|   0|   15|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln41_reg_155                                              |   1|   0|    1|          0|
    |start_once_reg                                                 |   1|   0|    1|          0|
    |valIn_data_3_reg_159                                           |  32|   0|   32|          0|
    |valIn_data_4_reg_164                                           |  32|   0|   32|          0|
    |valIn_data_5_reg_170                                           |  32|   0|   32|          0|
    |valIn_data_6_reg_176                                           |  32|   0|   32|          0|
    |valIn_data_7_reg_182                                           |  32|   0|   32|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 372|   0|  372|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|in_stream_TDATA           |   in|   64|        axis|      in_stream|       pointer|
|in_stream_TVALID          |   in|    1|        axis|      in_stream|       pointer|
|in_stream_TREADY          |  out|    1|        axis|      in_stream|       pointer|
|connect_0_din             |  out|   32|     ap_fifo|      connect_0|       pointer|
|connect_0_num_data_valid  |   in|    7|     ap_fifo|      connect_0|       pointer|
|connect_0_fifo_cap        |   in|    7|     ap_fifo|      connect_0|       pointer|
|connect_0_full_n          |   in|    1|     ap_fifo|      connect_0|       pointer|
|connect_0_write           |  out|    1|     ap_fifo|      connect_0|       pointer|
+--------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 
13 --> 14 
14 --> 15 
15 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.58>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%in_stream_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:9]   --->   Operation 16 'read' 'in_stream_read' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%valIn_data_2 = trunc i64 %in_stream_read" [./../hw_library/axi_dma_slave.h:9]   --->   Operation 17 'trunc' 'valIn_data_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.58ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_2" [./../hw_library/axi_dma_slave.h:11]   --->   Operation 18 'write' 'write_ln11' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%icmp_ln41 = icmp_eq  i32 %valIn_data_2, i32 0" [./../hw_library/axi_dma_slave.h:41]   --->   Operation 19 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.58>
ST_2 : Operation 20 [1/1] (1.00ns)   --->   "%in_stream_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:13]   --->   Operation 20 'read' 'in_stream_read_1' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%valIn_data_3 = trunc i64 %in_stream_read_1" [./../hw_library/axi_dma_slave.h:13]   --->   Operation 21 'trunc' 'valIn_data_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.58ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_3" [./../hw_library/axi_dma_slave.h:15]   --->   Operation 22 'write' 'write_ln15' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 3 <SV = 2> <Delay = 4.58>
ST_3 : Operation 23 [1/1] (1.00ns)   --->   "%in_stream_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:17]   --->   Operation 23 'read' 'in_stream_read_2' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%valIn_data_4 = trunc i64 %in_stream_read_2" [./../hw_library/axi_dma_slave.h:17]   --->   Operation 24 'trunc' 'valIn_data_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (3.58ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_4" [./../hw_library/axi_dma_slave.h:19]   --->   Operation 25 'write' 'write_ln19' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 4 <SV = 3> <Delay = 4.58>
ST_4 : Operation 26 [1/1] (1.00ns)   --->   "%in_stream_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:21]   --->   Operation 26 'read' 'in_stream_read_3' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%valIn_data_5 = trunc i64 %in_stream_read_3" [./../hw_library/axi_dma_slave.h:21]   --->   Operation 27 'trunc' 'valIn_data_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (3.58ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_5" [./../hw_library/axi_dma_slave.h:23]   --->   Operation 28 'write' 'write_ln23' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 5 <SV = 4> <Delay = 4.58>
ST_5 : Operation 29 [1/1] (1.00ns)   --->   "%in_stream_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:25]   --->   Operation 29 'read' 'in_stream_read_4' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%valIn_data_6 = trunc i64 %in_stream_read_4" [./../hw_library/axi_dma_slave.h:25]   --->   Operation 30 'trunc' 'valIn_data_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (3.58ns)   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_6" [./../hw_library/axi_dma_slave.h:27]   --->   Operation 31 'write' 'write_ln27' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 6 <SV = 5> <Delay = 4.58>
ST_6 : Operation 32 [1/1] (1.00ns)   --->   "%in_stream_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:29]   --->   Operation 32 'read' 'in_stream_read_5' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%valIn_data_7 = trunc i64 %in_stream_read_5" [./../hw_library/axi_dma_slave.h:29]   --->   Operation 33 'trunc' 'valIn_data_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (3.58ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_7" [./../hw_library/axi_dma_slave.h:31]   --->   Operation 34 'write' 'write_ln31' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 7 <SV = 6> <Delay = 4.58>
ST_7 : Operation 35 [1/1] (1.00ns)   --->   "%in_stream_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:33]   --->   Operation 35 'read' 'in_stream_read_6' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%valIn_data = trunc i64 %in_stream_read_6" [./../hw_library/axi_dma_slave.h:33]   --->   Operation 36 'trunc' 'valIn_data' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (3.58ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data" [./../hw_library/axi_dma_slave.h:35]   --->   Operation 37 'write' 'write_ln35' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream, void @empty_7, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (1.00ns)   --->   "%in_stream_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:37]   --->   Operation 40 'read' 'in_stream_read_7' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%valIn_data_1 = trunc i64 %in_stream_read_7" [./../hw_library/axi_dma_slave.h:37]   --->   Operation 41 'trunc' 'valIn_data_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (3.58ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_1" [./../hw_library/axi_dma_slave.h:39]   --->   Operation 42 'write' 'write_ln39' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %fpga_resource_hint.if.else.2, void %fpga_resource_hint.if.then.5" [./../hw_library/axi_dma_slave.h:41]   --->   Operation 43 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_data_7, i32 %valIn_data_4" [./../hw_library/axi_dma_slave.h:56]   --->   Operation 44 'mul' 'KER_size_0' <Predicate = (!icmp_ln41)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_slave.h:59]   --->   Operation 45 'specfucore' 'specfucore_ln59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%empty_206 = wait i32 @_ssdm_op_Wait"   --->   Operation 46 'wait' 'empty_206' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (12.5ns)   --->   "%IFM_size_0 = mul i32 %valIn_data_6, i32 %valIn_data_5" [./../hw_library/axi_dma_slave.h:42]   --->   Operation 47 'mul' 'IFM_size_0' <Predicate = (icmp_ln41)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %IFM_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_slave.h:45]   --->   Operation 48 'specfucore' 'specfucore_ln45' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 49 'wait' 'empty' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 50 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %KER_size_0, i32 %valIn_data_4" [./../hw_library/axi_dma_slave.h:57]   --->   Operation 50 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_slave.h:60]   --->   Operation 51 'specfucore' 'specfucore_ln60' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 52 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %KER_size_1, i32 %valIn_data_5" [./../hw_library/axi_dma_slave.h:58]   --->   Operation 52 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_slave.h:61]   --->   Operation 53 'specfucore' 'specfucore_ln61' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.14>
ST_11 : Operation 54 [2/2] (4.14ns)   --->   "%call_ln58 = call void @AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2, i32 %KER_bound, i64 %in_stream, i32 %connect_0" [./../hw_library/axi_dma_slave.h:58]   --->   Operation 54 'call' 'call_ln58' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [./../hw_library/axi_dma_slave.h:56]   --->   Operation 55 'specregionbegin' 'rbegin8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin8" [./../hw_library/axi_dma_slave.h:56]   --->   Operation 56 'specregionend' 'rend9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [./../hw_library/axi_dma_slave.h:57]   --->   Operation 57 'specregionbegin' 'rbegin6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin6" [./../hw_library/axi_dma_slave.h:57]   --->   Operation 58 'specregionend' 'rend7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [./../hw_library/axi_dma_slave.h:58]   --->   Operation 59 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin" [./../hw_library/axi_dma_slave.h:58]   --->   Operation 60 'specregionend' 'rend' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln58 = call void @AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2, i32 %KER_bound, i64 %in_stream, i32 %connect_0" [./../hw_library/axi_dma_slave.h:58]   --->   Operation 61 'call' 'call_ln58' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [./../hw_library/axi_dma_slave.h:42]   --->   Operation 63 'specregionbegin' 'rbegin7' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin7" [./../hw_library/axi_dma_slave.h:42]   --->   Operation 64 'specregionend' 'rend15' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [./../hw_library/axi_dma_slave.h:43]   --->   Operation 65 'specregionbegin' 'rbegin9' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%rend13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin9" [./../hw_library/axi_dma_slave.h:43]   --->   Operation 66 'specregionend' 'rend13' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [./../hw_library/axi_dma_slave.h:44]   --->   Operation 67 'specregionbegin' 'rbegin1' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin1" [./../hw_library/axi_dma_slave.h:44]   --->   Operation 68 'specregionend' 'rend11' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln44 = call void @AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1, i32 %IFM_bound, i64 %in_stream, i32 %connect_0" [./../hw_library/axi_dma_slave.h:44]   --->   Operation 69 'call' 'call_ln44' <Predicate = (icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 70 'br' 'br_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [./../hw_library/axi_dma_slave.h:69]   --->   Operation 71 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 12.5>
ST_13 : Operation 72 [1/1] (12.5ns)   --->   "%IFM_size_1 = mul i32 %IFM_size_0, i32 %valIn_data_6" [./../hw_library/axi_dma_slave.h:43]   --->   Operation 72 'mul' 'IFM_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%specfucore_ln46 = specfucore void @_ssdm_op_SpecFUCore, i32 %IFM_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_slave.h:46]   --->   Operation 73 'specfucore' 'specfucore_ln46' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 12.5>
ST_14 : Operation 74 [1/1] (12.5ns)   --->   "%IFM_bound = mul i32 %IFM_size_1, i32 %valIn_data_3" [./../hw_library/axi_dma_slave.h:44]   --->   Operation 74 'mul' 'IFM_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%specfucore_ln47 = specfucore void @_ssdm_op_SpecFUCore, i32 %IFM_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_slave.h:47]   --->   Operation 75 'specfucore' 'specfucore_ln47' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 4.14>
ST_15 : Operation 76 [2/2] (4.14ns)   --->   "%call_ln44 = call void @AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1, i32 %IFM_bound, i64 %in_stream, i32 %connect_0" [./../hw_library/axi_dma_slave.h:44]   --->   Operation 76 'call' 'call_ln44' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ connect_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_stream_read    (read           ) [ 0000000000000000]
valIn_data_2      (trunc          ) [ 0000000000000000]
write_ln11        (write          ) [ 0000000000000000]
icmp_ln41         (icmp           ) [ 0011111111111111]
in_stream_read_1  (read           ) [ 0000000000000000]
valIn_data_3      (trunc          ) [ 0001111110000110]
write_ln15        (write          ) [ 0000000000000000]
in_stream_read_2  (read           ) [ 0000000000000000]
valIn_data_4      (trunc          ) [ 0000111111000000]
write_ln19        (write          ) [ 0000000000000000]
in_stream_read_3  (read           ) [ 0000000000000000]
valIn_data_5      (trunc          ) [ 0000011111100000]
write_ln23        (write          ) [ 0000000000000000]
in_stream_read_4  (read           ) [ 0000000000000000]
valIn_data_6      (trunc          ) [ 0000001110000100]
write_ln27        (write          ) [ 0000000000000000]
in_stream_read_5  (read           ) [ 0000000000000000]
valIn_data_7      (trunc          ) [ 0000000110000000]
write_ln31        (write          ) [ 0000000000000000]
in_stream_read_6  (read           ) [ 0000000000000000]
valIn_data        (trunc          ) [ 0000000000000000]
write_ln35        (write          ) [ 0000000000000000]
specinterface_ln0 (specinterface  ) [ 0000000000000000]
specinterface_ln0 (specinterface  ) [ 0000000000000000]
in_stream_read_7  (read           ) [ 0000000000000000]
valIn_data_1      (trunc          ) [ 0000000000000000]
write_ln39        (write          ) [ 0000000000000000]
br_ln41           (br             ) [ 0000000000000000]
KER_size_0        (mul            ) [ 0000000001000000]
specfucore_ln59   (specfucore     ) [ 0000000000000000]
empty_206         (wait           ) [ 0000000000000000]
IFM_size_0        (mul            ) [ 0000000000000100]
specfucore_ln45   (specfucore     ) [ 0000000000000000]
empty             (wait           ) [ 0000000000000000]
KER_size_1        (mul            ) [ 0000000000100000]
specfucore_ln60   (specfucore     ) [ 0000000000000000]
KER_bound         (mul            ) [ 0000000000011000]
specfucore_ln61   (specfucore     ) [ 0000000000000000]
rbegin8           (specregionbegin) [ 0000000000000000]
rend9             (specregionend  ) [ 0000000000000000]
rbegin6           (specregionbegin) [ 0000000000000000]
rend7             (specregionend  ) [ 0000000000000000]
rbegin            (specregionbegin) [ 0000000000000000]
rend              (specregionend  ) [ 0000000000000000]
call_ln58         (call           ) [ 0000000000000000]
br_ln0            (br             ) [ 0000000000000000]
rbegin7           (specregionbegin) [ 0000000000000000]
rend15            (specregionend  ) [ 0000000000000000]
rbegin9           (specregionbegin) [ 0000000000000000]
rend13            (specregionend  ) [ 0000000000000000]
rbegin1           (specregionbegin) [ 0000000000000000]
rend11            (specregionend  ) [ 0000000000000000]
call_ln44         (call           ) [ 0000000000000000]
br_ln0            (br             ) [ 0000000000000000]
ret_ln69          (ret            ) [ 0000000000000000]
IFM_size_1        (mul            ) [ 0000000000000010]
specfucore_ln46   (specfucore     ) [ 0000000000000000]
IFM_bound         (mul            ) [ 0000000000001001]
specfucore_ln47   (specfucore     ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connect_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="grp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_stream_read/1 in_stream_read_1/2 in_stream_read_2/3 in_stream_read_3/4 in_stream_read_4/5 in_stream_read_5/6 in_stream_read_6/7 in_stream_read_7/8 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/1 write_ln15/2 write_ln19/3 write_ln23/4 write_ln27/5 write_ln31/6 write_ln35/7 write_ln39/8 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="1"/>
<pin id="70" dir="0" index="2" bw="64" slack="0"/>
<pin id="71" dir="0" index="3" bw="32" slack="0"/>
<pin id="72" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/11 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="1"/>
<pin id="79" dir="0" index="2" bw="64" slack="0"/>
<pin id="80" dir="0" index="3" bw="32" slack="0"/>
<pin id="81" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/15 "/>
</bind>
</comp>

<comp id="85" class="1004" name="valIn_data_2_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln41_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="valIn_data_3_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_3/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="valIn_data_4_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_4/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="valIn_data_5_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_5/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="valIn_data_6_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_6/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="valIn_data_7_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_7/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="valIn_data_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="valIn_data_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_1/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="KER_size_0_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="2"/>
<pin id="133" dir="0" index="1" bw="32" slack="5"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="IFM_size_0_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="3"/>
<pin id="137" dir="0" index="1" bw="32" slack="4"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="IFM_size_0/8 "/>
</bind>
</comp>

<comp id="139" class="1004" name="KER_size_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="32" slack="6"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="KER_bound_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="32" slack="6"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/10 "/>
</bind>
</comp>

<comp id="147" class="1004" name="IFM_size_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="0" index="1" bw="32" slack="4"/>
<pin id="150" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="IFM_size_1/13 "/>
</bind>
</comp>

<comp id="151" class="1004" name="IFM_bound_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="32" slack="8"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="IFM_bound/14 "/>
</bind>
</comp>

<comp id="155" class="1005" name="icmp_ln41_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="7"/>
<pin id="157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="159" class="1005" name="valIn_data_3_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="8"/>
<pin id="161" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="valIn_data_3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="valIn_data_4_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="5"/>
<pin id="166" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="valIn_data_4 "/>
</bind>
</comp>

<comp id="170" class="1005" name="valIn_data_5_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="4"/>
<pin id="172" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="valIn_data_5 "/>
</bind>
</comp>

<comp id="176" class="1005" name="valIn_data_6_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="3"/>
<pin id="178" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="valIn_data_6 "/>
</bind>
</comp>

<comp id="182" class="1005" name="valIn_data_7_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2"/>
<pin id="184" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_data_7 "/>
</bind>
</comp>

<comp id="187" class="1005" name="KER_size_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="192" class="1005" name="IFM_size_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IFM_size_0 "/>
</bind>
</comp>

<comp id="197" class="1005" name="KER_size_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="202" class="1005" name="KER_bound_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="207" class="1005" name="IFM_size_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IFM_size_1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="IFM_bound_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IFM_bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="67" pin=3"/></net>

<net id="82"><net_src comp="52" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="88"><net_src comp="54" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="94"><net_src comp="85" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="54" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="104"><net_src comp="54" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="109"><net_src comp="54" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="114"><net_src comp="54" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="119"><net_src comp="54" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="124"><net_src comp="54" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="129"><net_src comp="54" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="158"><net_src comp="90" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="96" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="167"><net_src comp="101" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="173"><net_src comp="106" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="179"><net_src comp="111" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="185"><net_src comp="116" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="190"><net_src comp="131" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="195"><net_src comp="135" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="200"><net_src comp="139" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="205"><net_src comp="143" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="210"><net_src comp="147" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="215"><net_src comp="151" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="76" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream | {}
	Port: connect_0 | {1 2 3 4 5 6 7 8 11 12 15 }
 - Input state : 
	Port: AXI_DMA_SLAVE : in_stream | {1 2 3 4 5 6 7 8 11 12 15 }
  - Chain level:
	State 1
		write_ln11 : 1
		icmp_ln41 : 1
	State 2
		write_ln15 : 1
	State 3
		write_ln19 : 1
	State 4
		write_ln23 : 1
	State 5
		write_ln27 : 1
	State 6
		write_ln31 : 1
	State 7
		write_ln35 : 1
	State 8
		write_ln39 : 1
		specfucore_ln59 : 1
		specfucore_ln45 : 1
	State 9
		specfucore_ln60 : 1
	State 10
		specfucore_ln61 : 1
	State 11
	State 12
		rend9 : 1
		rend7 : 1
		rend : 1
		rend15 : 1
		rend13 : 1
		rend11 : 1
	State 13
		specfucore_ln46 : 1
	State 14
		specfucore_ln47 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                 |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 KER_size_0_fu_131                |    0    |    0    |   1042  |
|          |                 IFM_size_0_fu_135                |    0    |    0    |   1042  |
|    mul   |                 KER_size_1_fu_139                |    0    |    0    |   1042  |
|          |                 KER_bound_fu_143                 |    0    |    0    |   1042  |
|          |                 IFM_size_1_fu_147                |    0    |    0    |   1042  |
|          |                 IFM_bound_fu_151                 |    0    |    0    |   1042  |
|----------|--------------------------------------------------|---------|---------|---------|
|   call   | grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67 |    0    |    64   |    78   |
|          | grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76 |    0    |    64   |    78   |
|----------|--------------------------------------------------|---------|---------|---------|
|   icmp   |                  icmp_ln41_fu_90                 |    0    |    0    |    39   |
|----------|--------------------------------------------------|---------|---------|---------|
|   read   |                  grp_read_fu_54                  |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   write  |                  grp_write_fu_60                 |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                valIn_data_2_fu_85                |    0    |    0    |    0    |
|          |                valIn_data_3_fu_96                |    0    |    0    |    0    |
|          |                valIn_data_4_fu_101               |    0    |    0    |    0    |
|   trunc  |                valIn_data_5_fu_106               |    0    |    0    |    0    |
|          |                valIn_data_6_fu_111               |    0    |    0    |    0    |
|          |                valIn_data_7_fu_116               |    0    |    0    |    0    |
|          |                 valIn_data_fu_121                |    0    |    0    |    0    |
|          |                valIn_data_1_fu_126               |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   Total  |                                                  |    0    |   128   |   6447  |
|----------|--------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  IFM_bound_reg_212 |   32   |
| IFM_size_0_reg_192 |   32   |
| IFM_size_1_reg_207 |   32   |
|  KER_bound_reg_202 |   32   |
| KER_size_0_reg_187 |   32   |
| KER_size_1_reg_197 |   32   |
|  icmp_ln41_reg_155 |    1   |
|valIn_data_3_reg_159|   32   |
|valIn_data_4_reg_164|   32   |
|valIn_data_5_reg_170|   32   |
|valIn_data_6_reg_176|   32   |
|valIn_data_7_reg_182|   32   |
+--------------------+--------+
|        Total       |   353  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_60 |  p2  |   8  |  32  |   256  ||    42   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   256  ||  2.3038 ||    42   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   128  |  6447  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   42   |
|  Register |    -   |    -   |   353  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   481  |  6489  |
+-----------+--------+--------+--------+--------+
