# system info sonic_application_top_testbench_tb on 2011.07.13.14:03:54
system_info:
name,value
DEVICE,
DEVICE_FAMILY,Stratix IV
GENERATION_ID,1310580231
#
#
# Files generated for sonic_application_top_testbench_tb on 2011.07.13.14:03:54
files:
filepath,kind,attributes,module,is_top
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/sonic_application_top_testbench_tb.v,VERILOG,,sonic_application_top_testbench_tb,true
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst.v,VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_legacy_irq_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_legacy_irq_bfm.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_legacy_irq_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_msi_irq_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_msi_irq_bfm.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_msi_irq_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_err_desc_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_err_desc_bfm.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_err_desc_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_pex_msi_num_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_pex_msi_num_bfm.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_pex_msi_num_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/altera_avalon_st_source_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_rx_st_misc_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_rx_st_misc_bfm.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_rx_st_misc_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cpl_err_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cpl_err_bfm.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cpl_err_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cpl_pending_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cpl_pending_bfm.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cpl_pending_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tl_cfg_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tl_cfg_bfm.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tl_cfg_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tx_st_cred_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tx_st_cred_bfm.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tx_st_cred_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tx_st_fifo_empty_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tx_st_fifo_empty_bfm.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tx_st_fifo_empty_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cfg_linkcsr_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cfg_linkcsr_bfm.sv,SYSTEM_VERILOG,,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cfg_linkcsr_bfm,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top.sv,SYSTEM_VERILOG,,sonic_application_top,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst.sonic_application_top_0,sonic_application_top
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst.rst_controller,altera_reset_controller
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_xcvr_rx_clkout_bfm,altera_avalon_clock_source
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_xcvr_tx_clkout_bfm,altera_avalon_clock_source
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_clk_bfm,altera_avalon_clock_source
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_reset_bfm,altera_avalon_reset_source
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_legacy_irq_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_legacy_irq_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_msi_irq_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_msi_irq_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_err_desc_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_err_desc_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_pex_msi_num_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_pex_msi_num_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_rx_st_bfm,altera_avalon_st_source_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_tx_st_bfm,altera_avalon_st_sink_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_rx_st_misc_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_rx_st_misc_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_cpl_err_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cpl_err_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_cpl_pending_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cpl_pending_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_gen2_speed_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cpl_pending_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_tl_cfg_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tl_cfg_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_tx_st_cred_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tx_st_cred_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_tx_st_fifo_empty_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tx_st_fifo_empty_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_pma_tx_ready_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tx_st_fifo_empty_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_pma_rx_ready_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tx_st_fifo_empty_bfm
sonic_application_top_testbench_tb.sonic_application_top_testbench_inst_cfg_linkcsr_bfm,sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cfg_linkcsr_bfm
sonic_application_top_testbench_tb.rst_controller,altera_reset_controller
