Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr  8 13:24:52 2018
| Host         : DESKTOP-RLAF3FD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/MW/Ww_rf_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: s/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 146 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.676        0.000                      0                 7679        0.032        0.000                      0                 7679        3.000        0.000                       0                  1919  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
c/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz       37.676        0.000                      0                 7647        0.032        0.000                      0                 7647       48.750        0.000                       0                  1915  
  clkfbout_clk_wiz                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_wiz   clk_out1_clk_wiz        45.550        0.000                      0                   32       48.684        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c/inst/clk_in1
  To Clock:  c/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       37.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.676ns  (required time - arrival time)
  Source:                 CPU/ID/rf/u23/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/PC/pc/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz fall@50.000ns)
  Data Path Delay:        9.357ns  (logic 2.744ns (29.325%)  route 6.613ns (70.675%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    4.328ns = ( 54.328 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.604    54.328    CPU/ID/rf/u23/CLK
    SLICE_X58Y119        FDCE                                         r  CPU/ID/rf/u23/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDCE (Prop_fdce_C_Q)         0.518    54.846 r  CPU/ID/rf/u23/q_reg[1]/Q
                         net (fo=2, routed)           1.456    56.302    CPU/ID/rf/u23/q_reg_n_1_[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I0_O)        0.124    56.426 r  CPU/ID/rf/u23/Eb[1]_i_10/O
                         net (fo=1, routed)           0.000    56.426    CPU/ID/rf/u19/q_reg[1]_1
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.245    56.671 r  CPU/ID/rf/u19/Eb_reg[1]_i_4/O
                         net (fo=1, routed)           1.095    57.765    CPU/ID/rf/u27/q_reg[18]_4
    SLICE_X58Y124        LUT6 (Prop_lut6_I1_O)        0.298    58.063 r  CPU/ID/rf/u27/Eb[1]_i_2/O
                         net (fo=1, routed)           1.154    59.218    CPU/DE/qb[1]
    SLICE_X49Y124        LUT6 (Prop_lut6_I4_O)        0.124    59.342 r  CPU/DE/Eb[1]_i_1/O
                         net (fo=2, routed)           0.880    60.221    CPU/DE/Db[1]
    SLICE_X48Y129        LUT6 (Prop_lut6_I4_O)        0.124    60.345 r  CPU/DE/zero_carry_i_4/O
                         net (fo=1, routed)           0.000    60.345    CPU/ID/S[0]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.877 r  CPU/ID/zero_carry/CO[3]
                         net (fo=1, routed)           0.000    60.877    CPU/ID/zero_carry_n_1
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  CPU/ID/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.991    CPU/ID/zero_carry__0_n_1
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.219 r  CPU/ID/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.690    61.909    CPU/IR/instruction/CO[0]
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.313    62.222 r  CPU/IR/instruction/q[31]_i_2/O
                         net (fo=32, routed)          1.338    63.561    CPU/IR/instruction/pcsource[0]
    SLICE_X53Y130        LUT6 (Prop_lut6_I2_O)        0.124    63.685 r  CPU/IR/instruction/q[21]_i_1/O
                         net (fo=1, routed)           0.000    63.685    CPU/PC/pc/D[21]
    SLICE_X53Y130        FDCE                                         r  CPU/PC/pc/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.480   101.483    CPU/PC/pc/clk_out1
    SLICE_X53Y130        FDCE                                         r  CPU/PC/pc/q_reg[21]/C
                         clock pessimism             -0.001   101.482    
                         clock uncertainty           -0.149   101.332    
    SLICE_X53Y130        FDCE (Setup_fdce_C_D)        0.029   101.361    CPU/PC/pc/q_reg[21]
  -------------------------------------------------------------------
                         required time                        101.361    
                         arrival time                         -63.685    
  -------------------------------------------------------------------
                         slack                                 37.676    

Slack (MET) :             37.858ns  (required time - arrival time)
  Source:                 CPU/ID/rf/u23/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/PC/pc/q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz fall@50.000ns)
  Data Path Delay:        9.188ns  (logic 2.744ns (29.865%)  route 6.444ns (70.135%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 101.495 - 100.000 ) 
    Source Clock Delay      (SCD):    4.328ns = ( 54.328 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.604    54.328    CPU/ID/rf/u23/CLK
    SLICE_X58Y119        FDCE                                         r  CPU/ID/rf/u23/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDCE (Prop_fdce_C_Q)         0.518    54.846 r  CPU/ID/rf/u23/q_reg[1]/Q
                         net (fo=2, routed)           1.456    56.302    CPU/ID/rf/u23/q_reg_n_1_[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I0_O)        0.124    56.426 r  CPU/ID/rf/u23/Eb[1]_i_10/O
                         net (fo=1, routed)           0.000    56.426    CPU/ID/rf/u19/q_reg[1]_1
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.245    56.671 r  CPU/ID/rf/u19/Eb_reg[1]_i_4/O
                         net (fo=1, routed)           1.095    57.765    CPU/ID/rf/u27/q_reg[18]_4
    SLICE_X58Y124        LUT6 (Prop_lut6_I1_O)        0.298    58.063 r  CPU/ID/rf/u27/Eb[1]_i_2/O
                         net (fo=1, routed)           1.154    59.218    CPU/DE/qb[1]
    SLICE_X49Y124        LUT6 (Prop_lut6_I4_O)        0.124    59.342 r  CPU/DE/Eb[1]_i_1/O
                         net (fo=2, routed)           0.880    60.221    CPU/DE/Db[1]
    SLICE_X48Y129        LUT6 (Prop_lut6_I4_O)        0.124    60.345 r  CPU/DE/zero_carry_i_4/O
                         net (fo=1, routed)           0.000    60.345    CPU/ID/S[0]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.877 r  CPU/ID/zero_carry/CO[3]
                         net (fo=1, routed)           0.000    60.877    CPU/ID/zero_carry_n_1
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  CPU/ID/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.991    CPU/ID/zero_carry__0_n_1
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.219 r  CPU/ID/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.690    61.909    CPU/IR/instruction/CO[0]
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.313    62.222 r  CPU/IR/instruction/q[31]_i_2/O
                         net (fo=32, routed)          1.169    63.392    CPU/IR/pcplus4/pcsource[0]
    SLICE_X48Y132        LUT6 (Prop_lut6_I2_O)        0.124    63.516 r  CPU/IR/pcplus4/q[29]_i_1/O
                         net (fo=1, routed)           0.000    63.516    CPU/PC/pc/D[29]
    SLICE_X48Y132        FDCE                                         r  CPU/PC/pc/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.492   101.495    CPU/PC/pc/clk_out1
    SLICE_X48Y132        FDCE                                         r  CPU/PC/pc/q_reg[29]/C
                         clock pessimism             -0.001   101.494    
                         clock uncertainty           -0.149   101.344    
    SLICE_X48Y132        FDCE (Setup_fdce_C_D)        0.029   101.373    CPU/PC/pc/q_reg[29]
  -------------------------------------------------------------------
                         required time                        101.373    
                         arrival time                         -63.516    
  -------------------------------------------------------------------
                         slack                                 37.858    

Slack (MET) :             37.949ns  (required time - arrival time)
  Source:                 CPU/ID/rf/u23/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/PC/pc/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz fall@50.000ns)
  Data Path Delay:        9.098ns  (logic 2.744ns (30.162%)  route 6.354ns (69.839%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    4.328ns = ( 54.328 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.604    54.328    CPU/ID/rf/u23/CLK
    SLICE_X58Y119        FDCE                                         r  CPU/ID/rf/u23/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDCE (Prop_fdce_C_Q)         0.518    54.846 r  CPU/ID/rf/u23/q_reg[1]/Q
                         net (fo=2, routed)           1.456    56.302    CPU/ID/rf/u23/q_reg_n_1_[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I0_O)        0.124    56.426 r  CPU/ID/rf/u23/Eb[1]_i_10/O
                         net (fo=1, routed)           0.000    56.426    CPU/ID/rf/u19/q_reg[1]_1
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.245    56.671 r  CPU/ID/rf/u19/Eb_reg[1]_i_4/O
                         net (fo=1, routed)           1.095    57.765    CPU/ID/rf/u27/q_reg[18]_4
    SLICE_X58Y124        LUT6 (Prop_lut6_I1_O)        0.298    58.063 r  CPU/ID/rf/u27/Eb[1]_i_2/O
                         net (fo=1, routed)           1.154    59.218    CPU/DE/qb[1]
    SLICE_X49Y124        LUT6 (Prop_lut6_I4_O)        0.124    59.342 r  CPU/DE/Eb[1]_i_1/O
                         net (fo=2, routed)           0.880    60.221    CPU/DE/Db[1]
    SLICE_X48Y129        LUT6 (Prop_lut6_I4_O)        0.124    60.345 r  CPU/DE/zero_carry_i_4/O
                         net (fo=1, routed)           0.000    60.345    CPU/ID/S[0]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.877 r  CPU/ID/zero_carry/CO[3]
                         net (fo=1, routed)           0.000    60.877    CPU/ID/zero_carry_n_1
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  CPU/ID/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.991    CPU/ID/zero_carry__0_n_1
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.219 r  CPU/ID/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.690    61.909    CPU/IR/instruction/CO[0]
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.313    62.222 r  CPU/IR/instruction/q[31]_i_2/O
                         net (fo=32, routed)          1.079    63.301    CPU/IR/pcplus4/pcsource[0]
    SLICE_X51Y133        LUT6 (Prop_lut6_I2_O)        0.124    63.425 r  CPU/IR/pcplus4/q[28]_i_1/O
                         net (fo=1, routed)           0.000    63.425    CPU/PC/pc/D[28]
    SLICE_X51Y133        FDCE                                         r  CPU/PC/pc/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.491   101.494    CPU/PC/pc/clk_out1
    SLICE_X51Y133        FDCE                                         r  CPU/PC/pc/q_reg[28]/C
                         clock pessimism             -0.001   101.493    
                         clock uncertainty           -0.149   101.343    
    SLICE_X51Y133        FDCE (Setup_fdce_C_D)        0.031   101.374    CPU/PC/pc/q_reg[28]
  -------------------------------------------------------------------
                         required time                        101.374    
                         arrival time                         -63.425    
  -------------------------------------------------------------------
                         slack                                 37.949    

Slack (MET) :             37.951ns  (required time - arrival time)
  Source:                 CPU/ID/rf/u23/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/PC/pc/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz fall@50.000ns)
  Data Path Delay:        9.097ns  (logic 2.744ns (30.165%)  route 6.353ns (69.835%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    4.328ns = ( 54.328 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.604    54.328    CPU/ID/rf/u23/CLK
    SLICE_X58Y119        FDCE                                         r  CPU/ID/rf/u23/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDCE (Prop_fdce_C_Q)         0.518    54.846 r  CPU/ID/rf/u23/q_reg[1]/Q
                         net (fo=2, routed)           1.456    56.302    CPU/ID/rf/u23/q_reg_n_1_[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I0_O)        0.124    56.426 r  CPU/ID/rf/u23/Eb[1]_i_10/O
                         net (fo=1, routed)           0.000    56.426    CPU/ID/rf/u19/q_reg[1]_1
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.245    56.671 r  CPU/ID/rf/u19/Eb_reg[1]_i_4/O
                         net (fo=1, routed)           1.095    57.765    CPU/ID/rf/u27/q_reg[18]_4
    SLICE_X58Y124        LUT6 (Prop_lut6_I1_O)        0.298    58.063 r  CPU/ID/rf/u27/Eb[1]_i_2/O
                         net (fo=1, routed)           1.154    59.218    CPU/DE/qb[1]
    SLICE_X49Y124        LUT6 (Prop_lut6_I4_O)        0.124    59.342 r  CPU/DE/Eb[1]_i_1/O
                         net (fo=2, routed)           0.880    60.221    CPU/DE/Db[1]
    SLICE_X48Y129        LUT6 (Prop_lut6_I4_O)        0.124    60.345 r  CPU/DE/zero_carry_i_4/O
                         net (fo=1, routed)           0.000    60.345    CPU/ID/S[0]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.877 r  CPU/ID/zero_carry/CO[3]
                         net (fo=1, routed)           0.000    60.877    CPU/ID/zero_carry_n_1
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  CPU/ID/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.991    CPU/ID/zero_carry__0_n_1
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.219 r  CPU/ID/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.690    61.909    CPU/IR/instruction/CO[0]
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.313    62.222 r  CPU/IR/instruction/q[31]_i_2/O
                         net (fo=32, routed)          1.078    63.300    CPU/IR/pcplus4/pcsource[0]
    SLICE_X51Y133        LUT6 (Prop_lut6_I2_O)        0.124    63.424 r  CPU/IR/pcplus4/q[31]_i_1/O
                         net (fo=1, routed)           0.000    63.424    CPU/PC/pc/D[31]
    SLICE_X51Y133        FDCE                                         r  CPU/PC/pc/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.491   101.494    CPU/PC/pc/clk_out1
    SLICE_X51Y133        FDCE                                         r  CPU/PC/pc/q_reg[31]/C
                         clock pessimism             -0.001   101.493    
                         clock uncertainty           -0.149   101.343    
    SLICE_X51Y133        FDCE (Setup_fdce_C_D)        0.032   101.375    CPU/PC/pc/q_reg[31]
  -------------------------------------------------------------------
                         required time                        101.375    
                         arrival time                         -63.424    
  -------------------------------------------------------------------
                         slack                                 37.951    

Slack (MET) :             37.982ns  (required time - arrival time)
  Source:                 CPU/ID/rf/u23/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/PC/pc/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz fall@50.000ns)
  Data Path Delay:        9.051ns  (logic 2.744ns (30.318%)  route 6.307ns (69.682%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 101.480 - 100.000 ) 
    Source Clock Delay      (SCD):    4.328ns = ( 54.328 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.604    54.328    CPU/ID/rf/u23/CLK
    SLICE_X58Y119        FDCE                                         r  CPU/ID/rf/u23/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDCE (Prop_fdce_C_Q)         0.518    54.846 r  CPU/ID/rf/u23/q_reg[1]/Q
                         net (fo=2, routed)           1.456    56.302    CPU/ID/rf/u23/q_reg_n_1_[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I0_O)        0.124    56.426 r  CPU/ID/rf/u23/Eb[1]_i_10/O
                         net (fo=1, routed)           0.000    56.426    CPU/ID/rf/u19/q_reg[1]_1
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.245    56.671 r  CPU/ID/rf/u19/Eb_reg[1]_i_4/O
                         net (fo=1, routed)           1.095    57.765    CPU/ID/rf/u27/q_reg[18]_4
    SLICE_X58Y124        LUT6 (Prop_lut6_I1_O)        0.298    58.063 r  CPU/ID/rf/u27/Eb[1]_i_2/O
                         net (fo=1, routed)           1.154    59.218    CPU/DE/qb[1]
    SLICE_X49Y124        LUT6 (Prop_lut6_I4_O)        0.124    59.342 r  CPU/DE/Eb[1]_i_1/O
                         net (fo=2, routed)           0.880    60.221    CPU/DE/Db[1]
    SLICE_X48Y129        LUT6 (Prop_lut6_I4_O)        0.124    60.345 r  CPU/DE/zero_carry_i_4/O
                         net (fo=1, routed)           0.000    60.345    CPU/ID/S[0]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.877 r  CPU/ID/zero_carry/CO[3]
                         net (fo=1, routed)           0.000    60.877    CPU/ID/zero_carry_n_1
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  CPU/ID/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.991    CPU/ID/zero_carry__0_n_1
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.219 r  CPU/ID/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.690    61.909    CPU/IR/instruction/CO[0]
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.313    62.222 r  CPU/IR/instruction/q[31]_i_2/O
                         net (fo=32, routed)          1.032    63.254    CPU/IR/instruction/pcsource[0]
    SLICE_X53Y127        LUT6 (Prop_lut6_I2_O)        0.124    63.378 r  CPU/IR/instruction/q[12]_i_1/O
                         net (fo=1, routed)           0.000    63.378    CPU/PC/pc/D[12]
    SLICE_X53Y127        FDCE                                         r  CPU/PC/pc/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.477   101.480    CPU/PC/pc/clk_out1
    SLICE_X53Y127        FDCE                                         r  CPU/PC/pc/q_reg[12]/C
                         clock pessimism             -0.001   101.479    
                         clock uncertainty           -0.149   101.329    
    SLICE_X53Y127        FDCE (Setup_fdce_C_D)        0.031   101.360    CPU/PC/pc/q_reg[12]
  -------------------------------------------------------------------
                         required time                        101.360    
                         arrival time                         -63.378    
  -------------------------------------------------------------------
                         slack                                 37.982    

Slack (MET) :             38.056ns  (required time - arrival time)
  Source:                 CPU/ID/rf/u23/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/PC/pc/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz fall@50.000ns)
  Data Path Delay:        8.989ns  (logic 2.744ns (30.527%)  route 6.245ns (69.473%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    4.328ns = ( 54.328 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.604    54.328    CPU/ID/rf/u23/CLK
    SLICE_X58Y119        FDCE                                         r  CPU/ID/rf/u23/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDCE (Prop_fdce_C_Q)         0.518    54.846 r  CPU/ID/rf/u23/q_reg[1]/Q
                         net (fo=2, routed)           1.456    56.302    CPU/ID/rf/u23/q_reg_n_1_[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I0_O)        0.124    56.426 r  CPU/ID/rf/u23/Eb[1]_i_10/O
                         net (fo=1, routed)           0.000    56.426    CPU/ID/rf/u19/q_reg[1]_1
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.245    56.671 r  CPU/ID/rf/u19/Eb_reg[1]_i_4/O
                         net (fo=1, routed)           1.095    57.765    CPU/ID/rf/u27/q_reg[18]_4
    SLICE_X58Y124        LUT6 (Prop_lut6_I1_O)        0.298    58.063 r  CPU/ID/rf/u27/Eb[1]_i_2/O
                         net (fo=1, routed)           1.154    59.218    CPU/DE/qb[1]
    SLICE_X49Y124        LUT6 (Prop_lut6_I4_O)        0.124    59.342 r  CPU/DE/Eb[1]_i_1/O
                         net (fo=2, routed)           0.880    60.221    CPU/DE/Db[1]
    SLICE_X48Y129        LUT6 (Prop_lut6_I4_O)        0.124    60.345 r  CPU/DE/zero_carry_i_4/O
                         net (fo=1, routed)           0.000    60.345    CPU/ID/S[0]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.877 r  CPU/ID/zero_carry/CO[3]
                         net (fo=1, routed)           0.000    60.877    CPU/ID/zero_carry_n_1
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  CPU/ID/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.991    CPU/ID/zero_carry__0_n_1
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.219 r  CPU/ID/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.690    61.909    CPU/IR/instruction/CO[0]
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.313    62.222 r  CPU/IR/instruction/q[31]_i_2/O
                         net (fo=32, routed)          0.970    63.192    CPU/IR/instruction/pcsource[0]
    SLICE_X51Y133        LUT6 (Prop_lut6_I2_O)        0.124    63.316 r  CPU/IR/instruction/q[26]_i_1/O
                         net (fo=1, routed)           0.000    63.316    CPU/PC/pc/D[26]
    SLICE_X51Y133        FDCE                                         r  CPU/PC/pc/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.491   101.494    CPU/PC/pc/clk_out1
    SLICE_X51Y133        FDCE                                         r  CPU/PC/pc/q_reg[26]/C
                         clock pessimism             -0.001   101.493    
                         clock uncertainty           -0.149   101.343    
    SLICE_X51Y133        FDCE (Setup_fdce_C_D)        0.029   101.372    CPU/PC/pc/q_reg[26]
  -------------------------------------------------------------------
                         required time                        101.372    
                         arrival time                         -63.316    
  -------------------------------------------------------------------
                         slack                                 38.056    

Slack (MET) :             38.058ns  (required time - arrival time)
  Source:                 CPU/ID/rf/u23/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/PC/pc/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz fall@50.000ns)
  Data Path Delay:        8.972ns  (logic 2.744ns (30.584%)  route 6.228ns (69.416%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 101.479 - 100.000 ) 
    Source Clock Delay      (SCD):    4.328ns = ( 54.328 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.604    54.328    CPU/ID/rf/u23/CLK
    SLICE_X58Y119        FDCE                                         r  CPU/ID/rf/u23/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDCE (Prop_fdce_C_Q)         0.518    54.846 r  CPU/ID/rf/u23/q_reg[1]/Q
                         net (fo=2, routed)           1.456    56.302    CPU/ID/rf/u23/q_reg_n_1_[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I0_O)        0.124    56.426 r  CPU/ID/rf/u23/Eb[1]_i_10/O
                         net (fo=1, routed)           0.000    56.426    CPU/ID/rf/u19/q_reg[1]_1
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.245    56.671 r  CPU/ID/rf/u19/Eb_reg[1]_i_4/O
                         net (fo=1, routed)           1.095    57.765    CPU/ID/rf/u27/q_reg[18]_4
    SLICE_X58Y124        LUT6 (Prop_lut6_I1_O)        0.298    58.063 r  CPU/ID/rf/u27/Eb[1]_i_2/O
                         net (fo=1, routed)           1.154    59.218    CPU/DE/qb[1]
    SLICE_X49Y124        LUT6 (Prop_lut6_I4_O)        0.124    59.342 r  CPU/DE/Eb[1]_i_1/O
                         net (fo=2, routed)           0.880    60.221    CPU/DE/Db[1]
    SLICE_X48Y129        LUT6 (Prop_lut6_I4_O)        0.124    60.345 r  CPU/DE/zero_carry_i_4/O
                         net (fo=1, routed)           0.000    60.345    CPU/ID/S[0]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.877 r  CPU/ID/zero_carry/CO[3]
                         net (fo=1, routed)           0.000    60.877    CPU/ID/zero_carry_n_1
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  CPU/ID/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.991    CPU/ID/zero_carry__0_n_1
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.219 r  CPU/ID/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.690    61.909    CPU/IR/instruction/CO[0]
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.313    62.222 r  CPU/IR/instruction/q[31]_i_2/O
                         net (fo=32, routed)          0.953    63.176    CPU/IR/instruction/pcsource[0]
    SLICE_X53Y126        LUT6 (Prop_lut6_I2_O)        0.124    63.300 r  CPU/IR/instruction/q[8]_i_1/O
                         net (fo=1, routed)           0.000    63.300    CPU/PC/pc/D[8]
    SLICE_X53Y126        FDCE                                         r  CPU/PC/pc/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.476   101.479    CPU/PC/pc/clk_out1
    SLICE_X53Y126        FDCE                                         r  CPU/PC/pc/q_reg[8]/C
                         clock pessimism             -0.001   101.478    
                         clock uncertainty           -0.149   101.328    
    SLICE_X53Y126        FDCE (Setup_fdce_C_D)        0.029   101.357    CPU/PC/pc/q_reg[8]
  -------------------------------------------------------------------
                         required time                        101.357    
                         arrival time                         -63.300    
  -------------------------------------------------------------------
                         slack                                 38.058    

Slack (MET) :             38.061ns  (required time - arrival time)
  Source:                 CPU/ID/rf/u23/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/PC/pc/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz fall@50.000ns)
  Data Path Delay:        8.986ns  (logic 2.744ns (30.538%)  route 6.242ns (69.463%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    4.328ns = ( 54.328 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.604    54.328    CPU/ID/rf/u23/CLK
    SLICE_X58Y119        FDCE                                         r  CPU/ID/rf/u23/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDCE (Prop_fdce_C_Q)         0.518    54.846 r  CPU/ID/rf/u23/q_reg[1]/Q
                         net (fo=2, routed)           1.456    56.302    CPU/ID/rf/u23/q_reg_n_1_[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I0_O)        0.124    56.426 r  CPU/ID/rf/u23/Eb[1]_i_10/O
                         net (fo=1, routed)           0.000    56.426    CPU/ID/rf/u19/q_reg[1]_1
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.245    56.671 r  CPU/ID/rf/u19/Eb_reg[1]_i_4/O
                         net (fo=1, routed)           1.095    57.765    CPU/ID/rf/u27/q_reg[18]_4
    SLICE_X58Y124        LUT6 (Prop_lut6_I1_O)        0.298    58.063 r  CPU/ID/rf/u27/Eb[1]_i_2/O
                         net (fo=1, routed)           1.154    59.218    CPU/DE/qb[1]
    SLICE_X49Y124        LUT6 (Prop_lut6_I4_O)        0.124    59.342 r  CPU/DE/Eb[1]_i_1/O
                         net (fo=2, routed)           0.880    60.221    CPU/DE/Db[1]
    SLICE_X48Y129        LUT6 (Prop_lut6_I4_O)        0.124    60.345 r  CPU/DE/zero_carry_i_4/O
                         net (fo=1, routed)           0.000    60.345    CPU/ID/S[0]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.877 r  CPU/ID/zero_carry/CO[3]
                         net (fo=1, routed)           0.000    60.877    CPU/ID/zero_carry_n_1
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  CPU/ID/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.991    CPU/ID/zero_carry__0_n_1
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.219 r  CPU/ID/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.690    61.909    CPU/IR/instruction/CO[0]
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.313    62.222 r  CPU/IR/instruction/q[31]_i_2/O
                         net (fo=32, routed)          0.967    63.189    CPU/IR/instruction/pcsource[0]
    SLICE_X51Y133        LUT6 (Prop_lut6_I2_O)        0.124    63.313 r  CPU/IR/instruction/q[27]_i_1/O
                         net (fo=1, routed)           0.000    63.313    CPU/PC/pc/D[27]
    SLICE_X51Y133        FDCE                                         r  CPU/PC/pc/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.491   101.494    CPU/PC/pc/clk_out1
    SLICE_X51Y133        FDCE                                         r  CPU/PC/pc/q_reg[27]/C
                         clock pessimism             -0.001   101.493    
                         clock uncertainty           -0.149   101.343    
    SLICE_X51Y133        FDCE (Setup_fdce_C_D)        0.031   101.374    CPU/PC/pc/q_reg[27]
  -------------------------------------------------------------------
                         required time                        101.374    
                         arrival time                         -63.313    
  -------------------------------------------------------------------
                         slack                                 38.061    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 CPU/ID/rf/u23/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/PC/pc/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz fall@50.000ns)
  Data Path Delay:        8.971ns  (logic 2.744ns (30.586%)  route 6.227ns (69.414%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    4.328ns = ( 54.328 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.604    54.328    CPU/ID/rf/u23/CLK
    SLICE_X58Y119        FDCE                                         r  CPU/ID/rf/u23/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDCE (Prop_fdce_C_Q)         0.518    54.846 r  CPU/ID/rf/u23/q_reg[1]/Q
                         net (fo=2, routed)           1.456    56.302    CPU/ID/rf/u23/q_reg_n_1_[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I0_O)        0.124    56.426 r  CPU/ID/rf/u23/Eb[1]_i_10/O
                         net (fo=1, routed)           0.000    56.426    CPU/ID/rf/u19/q_reg[1]_1
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.245    56.671 r  CPU/ID/rf/u19/Eb_reg[1]_i_4/O
                         net (fo=1, routed)           1.095    57.765    CPU/ID/rf/u27/q_reg[18]_4
    SLICE_X58Y124        LUT6 (Prop_lut6_I1_O)        0.298    58.063 r  CPU/ID/rf/u27/Eb[1]_i_2/O
                         net (fo=1, routed)           1.154    59.218    CPU/DE/qb[1]
    SLICE_X49Y124        LUT6 (Prop_lut6_I4_O)        0.124    59.342 r  CPU/DE/Eb[1]_i_1/O
                         net (fo=2, routed)           0.880    60.221    CPU/DE/Db[1]
    SLICE_X48Y129        LUT6 (Prop_lut6_I4_O)        0.124    60.345 r  CPU/DE/zero_carry_i_4/O
                         net (fo=1, routed)           0.000    60.345    CPU/ID/S[0]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.877 r  CPU/ID/zero_carry/CO[3]
                         net (fo=1, routed)           0.000    60.877    CPU/ID/zero_carry_n_1
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  CPU/ID/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.991    CPU/ID/zero_carry__0_n_1
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.219 r  CPU/ID/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.690    61.909    CPU/IR/instruction/CO[0]
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.313    62.222 r  CPU/IR/instruction/q[31]_i_2/O
                         net (fo=32, routed)          0.952    63.175    CPU/IR/instruction/pcsource[0]
    SLICE_X53Y129        LUT6 (Prop_lut6_I2_O)        0.124    63.299 r  CPU/IR/instruction/q[18]_i_1/O
                         net (fo=1, routed)           0.000    63.299    CPU/PC/pc/D[18]
    SLICE_X53Y129        FDCE                                         r  CPU/PC/pc/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.480   101.483    CPU/PC/pc/clk_out1
    SLICE_X53Y129        FDCE                                         r  CPU/PC/pc/q_reg[18]/C
                         clock pessimism             -0.001   101.482    
                         clock uncertainty           -0.149   101.332    
    SLICE_X53Y129        FDCE (Setup_fdce_C_D)        0.029   101.361    CPU/PC/pc/q_reg[18]
  -------------------------------------------------------------------
                         required time                        101.361    
                         arrival time                         -63.299    
  -------------------------------------------------------------------
                         slack                                 38.062    

Slack (MET) :             38.067ns  (required time - arrival time)
  Source:                 CPU/ID/rf/u23/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/PC/pc/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz fall@50.000ns)
  Data Path Delay:        8.968ns  (logic 2.744ns (30.597%)  route 6.224ns (69.404%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    4.328ns = ( 54.328 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.604    54.328    CPU/ID/rf/u23/CLK
    SLICE_X58Y119        FDCE                                         r  CPU/ID/rf/u23/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDCE (Prop_fdce_C_Q)         0.518    54.846 r  CPU/ID/rf/u23/q_reg[1]/Q
                         net (fo=2, routed)           1.456    56.302    CPU/ID/rf/u23/q_reg_n_1_[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I0_O)        0.124    56.426 r  CPU/ID/rf/u23/Eb[1]_i_10/O
                         net (fo=1, routed)           0.000    56.426    CPU/ID/rf/u19/q_reg[1]_1
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.245    56.671 r  CPU/ID/rf/u19/Eb_reg[1]_i_4/O
                         net (fo=1, routed)           1.095    57.765    CPU/ID/rf/u27/q_reg[18]_4
    SLICE_X58Y124        LUT6 (Prop_lut6_I1_O)        0.298    58.063 r  CPU/ID/rf/u27/Eb[1]_i_2/O
                         net (fo=1, routed)           1.154    59.218    CPU/DE/qb[1]
    SLICE_X49Y124        LUT6 (Prop_lut6_I4_O)        0.124    59.342 r  CPU/DE/Eb[1]_i_1/O
                         net (fo=2, routed)           0.880    60.221    CPU/DE/Db[1]
    SLICE_X48Y129        LUT6 (Prop_lut6_I4_O)        0.124    60.345 r  CPU/DE/zero_carry_i_4/O
                         net (fo=1, routed)           0.000    60.345    CPU/ID/S[0]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.877 r  CPU/ID/zero_carry/CO[3]
                         net (fo=1, routed)           0.000    60.877    CPU/ID/zero_carry_n_1
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  CPU/ID/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.991    CPU/ID/zero_carry__0_n_1
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.219 r  CPU/ID/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.690    61.909    CPU/IR/instruction/CO[0]
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.313    62.222 r  CPU/IR/instruction/q[31]_i_2/O
                         net (fo=32, routed)          0.949    63.172    CPU/IR/instruction/pcsource[0]
    SLICE_X53Y129        LUT6 (Prop_lut6_I2_O)        0.124    63.296 r  CPU/IR/instruction/q[23]_i_1/O
                         net (fo=1, routed)           0.000    63.296    CPU/PC/pc/D[23]
    SLICE_X53Y129        FDCE                                         r  CPU/PC/pc/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.480   101.483    CPU/PC/pc/clk_out1
    SLICE_X53Y129        FDCE                                         r  CPU/PC/pc/q_reg[23]/C
                         clock pessimism             -0.001   101.482    
                         clock uncertainty           -0.149   101.332    
    SLICE_X53Y129        FDCE (Setup_fdce_C_D)        0.031   101.363    CPU/PC/pc/q_reg[23]
  -------------------------------------------------------------------
                         required time                        101.363    
                         arrival time                         -63.296    
  -------------------------------------------------------------------
                         slack                                 38.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 CPU/PC/pc/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/IR/pcplus4/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (63.047%)  route 0.147ns (36.954%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624     0.624    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.551     0.553    CPU/PC/pc/clk_out1
    SLICE_X53Y129        FDCE                                         r  CPU/PC/pc/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141     0.694 r  CPU/PC/pc/q_reg[18]/Q
                         net (fo=1, routed)           0.147     0.841    CPU/IF/next_pc/Q[17]
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.951 r  CPU/IF/next_pc/0_carry__3/O[1]
                         net (fo=2, routed)           0.000     0.951    CPU/IR/pcplus4/q_reg[31]_1[18]
    SLICE_X51Y129        FDCE                                         r  CPU/IR/pcplus4/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898     0.898    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.820     0.822    CPU/IR/pcplus4/clk_out1
    SLICE_X51Y129        FDCE                                         r  CPU/IR/pcplus4/q_reg[18]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X51Y129        FDCE (Hold_fdce_C_D)         0.102     0.919    CPU/IR/pcplus4/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CPU/PC/pc/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/IR/pcplus4/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.209%)  route 0.147ns (36.791%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624     0.624    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.550     0.552    CPU/PC/pc/clk_out1
    SLICE_X53Y128        FDCE                                         r  CPU/PC/pc/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y128        FDCE (Prop_fdce_C_Q)         0.141     0.693 r  CPU/PC/pc/q_reg[15]/Q
                         net (fo=1, routed)           0.147     0.839    CPU/IF/next_pc/Q[14]
    SLICE_X51Y128        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.950 r  CPU/IF/next_pc/0_carry__2/O[2]
                         net (fo=2, routed)           0.000     0.950    CPU/IR/pcplus4/q_reg[31]_1[15]
    SLICE_X51Y128        FDCE                                         r  CPU/IR/pcplus4/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898     0.898    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.819     0.821    CPU/IR/pcplus4/clk_out1
    SLICE_X51Y128        FDCE                                         r  CPU/IR/pcplus4/q_reg[15]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X51Y128        FDCE (Hold_fdce_C_D)         0.102     0.918    CPU/IR/pcplus4/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 CPU/PC/pc/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/IR/pcplus4/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.351%)  route 0.150ns (37.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624     0.624    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.552     0.554    CPU/PC/pc/clk_out1
    SLICE_X53Y130        FDCE                                         r  CPU/PC/pc/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130        FDCE (Prop_fdce_C_Q)         0.141     0.695 r  CPU/PC/pc/q_reg[24]/Q
                         net (fo=1, routed)           0.150     0.845    CPU/IF/next_pc/Q[23]
    SLICE_X51Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.953 r  CPU/IF/next_pc/0_carry__4/O[3]
                         net (fo=2, routed)           0.000     0.953    CPU/IR/pcplus4/q_reg[31]_1[24]
    SLICE_X51Y130        FDCE                                         r  CPU/IR/pcplus4/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898     0.898    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.821     0.822    CPU/IR/pcplus4/clk_out1
    SLICE_X51Y130        FDCE                                         r  CPU/IR/pcplus4/q_reg[24]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X51Y130        FDCE (Hold_fdce_C_D)         0.102     0.920    CPU/IR/pcplus4/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CPU/PC/pc/q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/IR/pcplus4/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.256ns (63.348%)  route 0.148ns (36.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624     0.624    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.552     0.554    CPU/PC/pc/clk_out1
    SLICE_X53Y130        FDCE                                         r  CPU/PC/pc/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130        FDCE (Prop_fdce_C_Q)         0.141     0.695 r  CPU/PC/pc/q_reg[21]/Q
                         net (fo=1, routed)           0.148     0.843    CPU/IF/next_pc/Q[20]
    SLICE_X51Y130        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.958 r  CPU/IF/next_pc/0_carry__4/O[0]
                         net (fo=2, routed)           0.000     0.958    CPU/IR/pcplus4/q_reg[31]_1[21]
    SLICE_X51Y130        FDCE                                         r  CPU/IR/pcplus4/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898     0.898    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.821     0.822    CPU/IR/pcplus4/clk_out1
    SLICE_X51Y130        FDCE                                         r  CPU/IR/pcplus4/q_reg[21]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X51Y130        FDCE (Hold_fdce_C_D)         0.102     0.920    CPU/IR/pcplus4/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CPU/PC/pc/q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/IR/pcplus4/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.256ns (63.068%)  route 0.150ns (36.932%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624     0.624    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.552     0.554    CPU/PC/pc/clk_out1
    SLICE_X53Y130        FDCE                                         r  CPU/PC/pc/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130        FDCE (Prop_fdce_C_Q)         0.141     0.695 r  CPU/PC/pc/q_reg[25]/Q
                         net (fo=1, routed)           0.150     0.845    CPU/IF/next_pc/Q[24]
    SLICE_X51Y131        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.960 r  CPU/IF/next_pc/0_carry__5/O[0]
                         net (fo=2, routed)           0.000     0.960    CPU/IR/pcplus4/q_reg[31]_1[25]
    SLICE_X51Y131        FDCE                                         r  CPU/IR/pcplus4/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898     0.898    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.822     0.824    CPU/IR/pcplus4/clk_out1
    SLICE_X51Y131        FDCE                                         r  CPU/IR/pcplus4/q_reg[25]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X51Y131        FDCE (Hold_fdce_C_D)         0.102     0.921    CPU/IR/pcplus4/q_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CPU/PC/pc/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/IR/pcplus4/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.249ns (60.474%)  route 0.163ns (39.526%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624     0.624    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.550     0.552    CPU/PC/pc/clk_out1
    SLICE_X53Y127        FDCE                                         r  CPU/PC/pc/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDCE (Prop_fdce_C_Q)         0.141     0.693 r  CPU/PC/pc/q_reg[12]/Q
                         net (fo=6, routed)           0.163     0.855    CPU/IF/next_pc/Q[11]
    SLICE_X51Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.963 r  CPU/IF/next_pc/0_carry__1/O[3]
                         net (fo=2, routed)           0.000     0.963    CPU/IR/pcplus4/q_reg[31]_1[12]
    SLICE_X51Y127        FDCE                                         r  CPU/IR/pcplus4/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898     0.898    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.817     0.819    CPU/IR/pcplus4/clk_out1
    SLICE_X51Y127        FDCE                                         r  CPU/IR/pcplus4/q_reg[12]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y127        FDCE (Hold_fdce_C_D)         0.102     0.917    CPU/IR/pcplus4/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 CPU/PC/pc/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/IR/pcplus4/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.251ns (60.812%)  route 0.162ns (39.188%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624     0.624    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.550     0.552    CPU/PC/pc/clk_out1
    SLICE_X53Y127        FDCE                                         r  CPU/PC/pc/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDCE (Prop_fdce_C_Q)         0.141     0.693 r  CPU/PC/pc/q_reg[10]/Q
                         net (fo=6, routed)           0.162     0.854    CPU/IF/next_pc/Q[9]
    SLICE_X51Y127        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.964 r  CPU/IF/next_pc/0_carry__1/O[1]
                         net (fo=2, routed)           0.000     0.964    CPU/IR/pcplus4/q_reg[31]_1[10]
    SLICE_X51Y127        FDCE                                         r  CPU/IR/pcplus4/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898     0.898    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.817     0.819    CPU/IR/pcplus4/clk_out1
    SLICE_X51Y127        FDCE                                         r  CPU/IR/pcplus4/q_reg[10]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y127        FDCE (Hold_fdce_C_D)         0.102     0.917    CPU/IR/pcplus4/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 CPU/PC/pc/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/IR/pcplus4/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.252ns (60.097%)  route 0.167ns (39.903%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624     0.624    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.551     0.553    CPU/PC/pc/clk_out1
    SLICE_X53Y129        FDCE                                         r  CPU/PC/pc/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDCE (Prop_fdce_C_Q)         0.141     0.694 r  CPU/PC/pc/q_reg[23]/Q
                         net (fo=1, routed)           0.167     0.861    CPU/IF/next_pc/Q[22]
    SLICE_X51Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.972 r  CPU/IF/next_pc/0_carry__4/O[2]
                         net (fo=2, routed)           0.000     0.972    CPU/IR/pcplus4/q_reg[31]_1[23]
    SLICE_X51Y130        FDCE                                         r  CPU/IR/pcplus4/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898     0.898    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.821     0.822    CPU/IR/pcplus4/clk_out1
    SLICE_X51Y130        FDCE                                         r  CPU/IR/pcplus4/q_reg[23]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X51Y130        FDCE (Hold_fdce_C_D)         0.102     0.920    CPU/IR/pcplus4/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CPU/PC/pc/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/IR/pcplus4/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.285ns (66.021%)  route 0.147ns (33.979%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624     0.624    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.550     0.552    CPU/PC/pc/clk_out1
    SLICE_X53Y128        FDCE                                         r  CPU/PC/pc/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y128        FDCE (Prop_fdce_C_Q)         0.141     0.693 r  CPU/PC/pc/q_reg[15]/Q
                         net (fo=1, routed)           0.147     0.839    CPU/IF/next_pc/Q[14]
    SLICE_X51Y128        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.983 r  CPU/IF/next_pc/0_carry__2/O[3]
                         net (fo=2, routed)           0.000     0.983    CPU/IR/pcplus4/q_reg[31]_1[16]
    SLICE_X51Y128        FDCE                                         r  CPU/IR/pcplus4/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898     0.898    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.819     0.821    CPU/IR/pcplus4/clk_out1
    SLICE_X51Y128        FDCE                                         r  CPU/IR/pcplus4/q_reg[16]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X51Y128        FDCE (Hold_fdce_C_D)         0.102     0.918    CPU/IR/pcplus4/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 CPU/PC/pc/q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/IR/pcplus4/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.292ns (66.346%)  route 0.148ns (33.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624     0.624    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.552     0.554    CPU/PC/pc/clk_out1
    SLICE_X53Y130        FDCE                                         r  CPU/PC/pc/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130        FDCE (Prop_fdce_C_Q)         0.141     0.695 r  CPU/PC/pc/q_reg[21]/Q
                         net (fo=1, routed)           0.148     0.843    CPU/IF/next_pc/Q[20]
    SLICE_X51Y130        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.994 r  CPU/IF/next_pc/0_carry__4/O[1]
                         net (fo=2, routed)           0.000     0.994    CPU/IR/pcplus4/q_reg[31]_1[22]
    SLICE_X51Y130        FDCE                                         r  CPU/IR/pcplus4/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898     0.898    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.821     0.822    CPU/IR/pcplus4/clk_out1
    SLICE_X51Y130        FDCE                                         r  CPU/IR/pcplus4/q_reg[22]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X51Y130        FDCE (Hold_fdce_C_D)         0.102     0.920    CPU/IR/pcplus4/q_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { c/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    c/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    n_0_2119_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y133    CPU/EM/Malu_reg[30]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y134    CPU/EM/Malu_reg[31]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y125    CPU/EM/Malu_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X49Y127    CPU/EM/Malu_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y126    CPU/EM/Malu_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X47Y126    CPU/EM/Malu_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y125    CPU/EM/Malu_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y117    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y117    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y117    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y117    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y119    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y119    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y110    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y116    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y116    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y116    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y124    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y124    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y124    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y124    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y124    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y124    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y124    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y124    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y119    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y119    CPU/MEM/datamem/d/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    c/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       45.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       48.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.550ns  (required time - arrival time)
  Source:                 CPU/MW/Wrn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.580ns (9.292%)  route 5.662ns (90.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 53.947 - 50.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809     1.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.598     1.600    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.456     2.056 r  CPU/MW/Wrn_reg[1]/Q
                         net (fo=34, routed)          0.885     2.941    CPU/MW/Wrn_in[1]
    SLICE_X55Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          4.777     7.842    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X43Y122        FDCE                                         f  CPU/ID/rf/u0/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683    51.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.628    51.631    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    51.731 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    52.369    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.460 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.488    53.947    CPU/ID/rf/u0/CLK
    SLICE_X43Y122        FDCE                                         r  CPU/ID/rf/u0/q_reg[9]/C
                         clock pessimism             -0.001    53.946    
                         clock uncertainty           -0.149    53.797    
    SLICE_X43Y122        FDCE (Recov_fdce_C_CLR)     -0.405    53.392    CPU/ID/rf/u0/q_reg[9]
  -------------------------------------------------------------------
                         required time                         53.392    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                 45.550    

Slack (MET) :             45.697ns  (required time - arrival time)
  Source:                 CPU/MW/Wrn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 0.580ns (9.500%)  route 5.526ns (90.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 53.958 - 50.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809     1.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.598     1.600    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.456     2.056 r  CPU/MW/Wrn_reg[1]/Q
                         net (fo=34, routed)          0.885     2.941    CPU/MW/Wrn_in[1]
    SLICE_X55Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          4.641     7.706    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X35Y133        FDCE                                         f  CPU/ID/rf/u0/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683    51.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.628    51.631    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    51.731 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    52.369    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.460 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.499    53.958    CPU/ID/rf/u0/CLK
    SLICE_X35Y133        FDCE                                         r  CPU/ID/rf/u0/q_reg[26]/C
                         clock pessimism             -0.001    53.957    
                         clock uncertainty           -0.149    53.808    
    SLICE_X35Y133        FDCE (Recov_fdce_C_CLR)     -0.405    53.403    CPU/ID/rf/u0/q_reg[26]
  -------------------------------------------------------------------
                         required time                         53.403    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 45.697    

Slack (MET) :             46.176ns  (required time - arrival time)
  Source:                 CPU/MW/Wrn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 0.580ns (10.307%)  route 5.047ns (89.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 53.959 - 50.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809     1.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.598     1.600    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.456     2.056 r  CPU/MW/Wrn_reg[1]/Q
                         net (fo=34, routed)          0.885     2.941    CPU/MW/Wrn_in[1]
    SLICE_X55Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          4.163     7.227    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X35Y134        FDCE                                         f  CPU/ID/rf/u0/q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683    51.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.628    51.631    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    51.731 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    52.369    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.460 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.500    53.959    CPU/ID/rf/u0/CLK
    SLICE_X35Y134        FDCE                                         r  CPU/ID/rf/u0/q_reg[18]/C
                         clock pessimism             -0.001    53.958    
                         clock uncertainty           -0.149    53.809    
    SLICE_X35Y134        FDCE (Recov_fdce_C_CLR)     -0.405    53.404    CPU/ID/rf/u0/q_reg[18]
  -------------------------------------------------------------------
                         required time                         53.404    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                 46.176    

Slack (MET) :             46.272ns  (required time - arrival time)
  Source:                 CPU/MW/Wrn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.580ns (10.474%)  route 4.957ns (89.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 53.964 - 50.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809     1.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.598     1.600    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.456     2.056 r  CPU/MW/Wrn_reg[1]/Q
                         net (fo=34, routed)          0.885     2.941    CPU/MW/Wrn_in[1]
    SLICE_X55Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          4.073     7.137    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X35Y141        FDCE                                         f  CPU/ID/rf/u0/q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683    51.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.628    51.631    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    51.731 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    52.369    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.460 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.505    53.964    CPU/ID/rf/u0/CLK
    SLICE_X35Y141        FDCE                                         r  CPU/ID/rf/u0/q_reg[17]/C
                         clock pessimism             -0.001    53.963    
                         clock uncertainty           -0.149    53.814    
    SLICE_X35Y141        FDCE (Recov_fdce_C_CLR)     -0.405    53.409    CPU/ID/rf/u0/q_reg[17]
  -------------------------------------------------------------------
                         required time                         53.409    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                 46.272    

Slack (MET) :             46.272ns  (required time - arrival time)
  Source:                 CPU/MW/Wrn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.580ns (10.474%)  route 4.957ns (89.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 53.964 - 50.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809     1.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.598     1.600    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.456     2.056 r  CPU/MW/Wrn_reg[1]/Q
                         net (fo=34, routed)          0.885     2.941    CPU/MW/Wrn_in[1]
    SLICE_X55Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          4.073     7.137    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X35Y141        FDCE                                         f  CPU/ID/rf/u0/q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683    51.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.628    51.631    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    51.731 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    52.369    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.460 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.505    53.964    CPU/ID/rf/u0/CLK
    SLICE_X35Y141        FDCE                                         r  CPU/ID/rf/u0/q_reg[19]/C
                         clock pessimism             -0.001    53.963    
                         clock uncertainty           -0.149    53.814    
    SLICE_X35Y141        FDCE (Recov_fdce_C_CLR)     -0.405    53.409    CPU/ID/rf/u0/q_reg[19]
  -------------------------------------------------------------------
                         required time                         53.409    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                 46.272    

Slack (MET) :             46.272ns  (required time - arrival time)
  Source:                 CPU/MW/Wrn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.580ns (10.474%)  route 4.957ns (89.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 53.964 - 50.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809     1.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.598     1.600    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.456     2.056 r  CPU/MW/Wrn_reg[1]/Q
                         net (fo=34, routed)          0.885     2.941    CPU/MW/Wrn_in[1]
    SLICE_X55Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          4.073     7.137    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X35Y141        FDCE                                         f  CPU/ID/rf/u0/q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683    51.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.628    51.631    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    51.731 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    52.369    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.460 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.505    53.964    CPU/ID/rf/u0/CLK
    SLICE_X35Y141        FDCE                                         r  CPU/ID/rf/u0/q_reg[20]/C
                         clock pessimism             -0.001    53.963    
                         clock uncertainty           -0.149    53.814    
    SLICE_X35Y141        FDCE (Recov_fdce_C_CLR)     -0.405    53.409    CPU/ID/rf/u0/q_reg[20]
  -------------------------------------------------------------------
                         required time                         53.409    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                 46.272    

Slack (MET) :             46.272ns  (required time - arrival time)
  Source:                 CPU/MW/Wrn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.580ns (10.474%)  route 4.957ns (89.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 53.964 - 50.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809     1.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.598     1.600    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.456     2.056 r  CPU/MW/Wrn_reg[1]/Q
                         net (fo=34, routed)          0.885     2.941    CPU/MW/Wrn_in[1]
    SLICE_X55Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          4.073     7.137    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X35Y141        FDCE                                         f  CPU/ID/rf/u0/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683    51.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.628    51.631    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    51.731 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    52.369    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.460 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.505    53.964    CPU/ID/rf/u0/CLK
    SLICE_X35Y141        FDCE                                         r  CPU/ID/rf/u0/q_reg[21]/C
                         clock pessimism             -0.001    53.963    
                         clock uncertainty           -0.149    53.814    
    SLICE_X35Y141        FDCE (Recov_fdce_C_CLR)     -0.405    53.409    CPU/ID/rf/u0/q_reg[21]
  -------------------------------------------------------------------
                         required time                         53.409    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                 46.272    

Slack (MET) :             46.272ns  (required time - arrival time)
  Source:                 CPU/MW/Wrn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.580ns (10.474%)  route 4.957ns (89.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 53.964 - 50.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809     1.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.598     1.600    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.456     2.056 r  CPU/MW/Wrn_reg[1]/Q
                         net (fo=34, routed)          0.885     2.941    CPU/MW/Wrn_in[1]
    SLICE_X55Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          4.073     7.137    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X35Y141        FDCE                                         f  CPU/ID/rf/u0/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683    51.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.628    51.631    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    51.731 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    52.369    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.460 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.505    53.964    CPU/ID/rf/u0/CLK
    SLICE_X35Y141        FDCE                                         r  CPU/ID/rf/u0/q_reg[22]/C
                         clock pessimism             -0.001    53.963    
                         clock uncertainty           -0.149    53.814    
    SLICE_X35Y141        FDCE (Recov_fdce_C_CLR)     -0.405    53.409    CPU/ID/rf/u0/q_reg[22]
  -------------------------------------------------------------------
                         required time                         53.409    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                 46.272    

Slack (MET) :             46.272ns  (required time - arrival time)
  Source:                 CPU/MW/Wrn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.580ns (10.474%)  route 4.957ns (89.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 53.964 - 50.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809     1.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.598     1.600    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.456     2.056 r  CPU/MW/Wrn_reg[1]/Q
                         net (fo=34, routed)          0.885     2.941    CPU/MW/Wrn_in[1]
    SLICE_X55Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          4.073     7.137    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X35Y141        FDCE                                         f  CPU/ID/rf/u0/q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683    51.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.628    51.631    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    51.731 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    52.369    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.460 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.505    53.964    CPU/ID/rf/u0/CLK
    SLICE_X35Y141        FDCE                                         r  CPU/ID/rf/u0/q_reg[23]/C
                         clock pessimism             -0.001    53.963    
                         clock uncertainty           -0.149    53.814    
    SLICE_X35Y141        FDCE (Recov_fdce_C_CLR)     -0.405    53.409    CPU/ID/rf/u0/q_reg[23]
  -------------------------------------------------------------------
                         required time                         53.409    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                 46.272    

Slack (MET) :             46.679ns  (required time - arrival time)
  Source:                 CPU/MW/Wrn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 0.580ns (11.319%)  route 4.544ns (88.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 53.958 - 50.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809     1.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.598     1.600    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.456     2.056 r  CPU/MW/Wrn_reg[1]/Q
                         net (fo=34, routed)          0.885     2.941    CPU/MW/Wrn_in[1]
    SLICE_X55Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.065 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          3.659     6.724    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X43Y138        FDCE                                         f  CPU/ID/rf/u0/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683    51.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.628    51.631    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    51.731 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    52.369    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.460 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.499    53.958    CPU/ID/rf/u0/CLK
    SLICE_X43Y138        FDCE                                         r  CPU/ID/rf/u0/q_reg[25]/C
                         clock pessimism             -0.001    53.957    
                         clock uncertainty           -0.149    53.808    
    SLICE_X43Y138        FDCE (Recov_fdce_C_CLR)     -0.405    53.403    CPU/ID/rf/u0/q_reg[25]
  -------------------------------------------------------------------
                         required time                         53.403    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                 46.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.684ns  (arrival time - required time)
  Source:                 CPU/MW/Wrn_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@100.000ns)
  Data Path Delay:        1.520ns  (logic 0.467ns (30.726%)  route 1.053ns (69.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 54.323 - 50.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 101.483 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.480   101.483    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.367   101.850 r  CPU/MW/Wrn_reg[0]/Q
                         net (fo=34, routed)          0.371   102.220    CPU/MW/Wrn_in[0]
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.100   102.320 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          0.682   103.003    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X58Y122        FDCE                                         f  CPU/ID/rf/u0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.599    54.323    CPU/ID/rf/u0/CLK
    SLICE_X58Y122        FDCE                                         r  CPU/ID/rf/u0/q_reg[1]/C
                         clock pessimism              0.001    54.324    
                         clock uncertainty            0.149    54.473    
    SLICE_X58Y122        FDCE (Remov_fdce_C_CLR)     -0.155    54.318    CPU/ID/rf/u0/q_reg[1]
  -------------------------------------------------------------------
                         required time                        -54.318    
                         arrival time                         103.003    
  -------------------------------------------------------------------
                         slack                                 48.684    

Slack (MET) :             48.684ns  (arrival time - required time)
  Source:                 CPU/MW/Wrn_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@100.000ns)
  Data Path Delay:        1.520ns  (logic 0.467ns (30.726%)  route 1.053ns (69.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 54.323 - 50.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 101.483 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.480   101.483    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.367   101.850 r  CPU/MW/Wrn_reg[0]/Q
                         net (fo=34, routed)          0.371   102.220    CPU/MW/Wrn_in[0]
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.100   102.320 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          0.682   103.003    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X58Y122        FDCE                                         f  CPU/ID/rf/u0/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.599    54.323    CPU/ID/rf/u0/CLK
    SLICE_X58Y122        FDCE                                         r  CPU/ID/rf/u0/q_reg[7]/C
                         clock pessimism              0.001    54.324    
                         clock uncertainty            0.149    54.473    
    SLICE_X58Y122        FDCE (Remov_fdce_C_CLR)     -0.155    54.318    CPU/ID/rf/u0/q_reg[7]
  -------------------------------------------------------------------
                         required time                        -54.318    
                         arrival time                         103.003    
  -------------------------------------------------------------------
                         slack                                 48.684    

Slack (MET) :             49.210ns  (arrival time - required time)
  Source:                 CPU/MW/Wrn_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@100.000ns)
  Data Path Delay:        2.045ns  (logic 0.467ns (22.831%)  route 1.578ns (77.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 54.323 - 50.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 101.483 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.480   101.483    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.367   101.850 r  CPU/MW/Wrn_reg[0]/Q
                         net (fo=34, routed)          0.371   102.220    CPU/MW/Wrn_in[0]
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.100   102.320 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          1.208   103.528    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X66Y125        FDCE                                         f  CPU/ID/rf/u0/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.599    54.323    CPU/ID/rf/u0/CLK
    SLICE_X66Y125        FDCE                                         r  CPU/ID/rf/u0/q_reg[6]/C
                         clock pessimism              0.001    54.324    
                         clock uncertainty            0.149    54.473    
    SLICE_X66Y125        FDCE (Remov_fdce_C_CLR)     -0.155    54.318    CPU/ID/rf/u0/q_reg[6]
  -------------------------------------------------------------------
                         required time                        -54.318    
                         arrival time                         103.528    
  -------------------------------------------------------------------
                         slack                                 49.210    

Slack (MET) :             49.210ns  (arrival time - required time)
  Source:                 CPU/MW/Wrn_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@100.000ns)
  Data Path Delay:        2.045ns  (logic 0.467ns (22.831%)  route 1.578ns (77.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 54.323 - 50.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 101.483 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.480   101.483    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.367   101.850 r  CPU/MW/Wrn_reg[0]/Q
                         net (fo=34, routed)          0.371   102.220    CPU/MW/Wrn_in[0]
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.100   102.320 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          1.208   103.528    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X66Y125        FDCE                                         f  CPU/ID/rf/u0/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.599    54.323    CPU/ID/rf/u0/CLK
    SLICE_X66Y125        FDCE                                         r  CPU/ID/rf/u0/q_reg[8]/C
                         clock pessimism              0.001    54.324    
                         clock uncertainty            0.149    54.473    
    SLICE_X66Y125        FDCE (Remov_fdce_C_CLR)     -0.155    54.318    CPU/ID/rf/u0/q_reg[8]
  -------------------------------------------------------------------
                         required time                        -54.318    
                         arrival time                         103.528    
  -------------------------------------------------------------------
                         slack                                 49.210    

Slack (MET) :             49.231ns  (arrival time - required time)
  Source:                 CPU/MW/Wrn_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@100.000ns)
  Data Path Delay:        2.073ns  (logic 0.467ns (22.531%)  route 1.606ns (77.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 54.329 - 50.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 101.483 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.480   101.483    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.367   101.850 r  CPU/MW/Wrn_reg[0]/Q
                         net (fo=34, routed)          0.371   102.220    CPU/MW/Wrn_in[0]
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.100   102.320 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          1.235   103.555    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X62Y129        FDCE                                         f  CPU/ID/rf/u0/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.605    54.329    CPU/ID/rf/u0/CLK
    SLICE_X62Y129        FDCE                                         r  CPU/ID/rf/u0/q_reg[3]/C
                         clock pessimism              0.001    54.330    
                         clock uncertainty            0.149    54.479    
    SLICE_X62Y129        FDCE (Remov_fdce_C_CLR)     -0.155    54.324    CPU/ID/rf/u0/q_reg[3]
  -------------------------------------------------------------------
                         required time                        -54.324    
                         arrival time                         103.555    
  -------------------------------------------------------------------
                         slack                                 49.231    

Slack (MET) :             49.328ns  (arrival time - required time)
  Source:                 CPU/MW/Wrn_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@100.000ns)
  Data Path Delay:        2.107ns  (logic 0.467ns (22.162%)  route 1.640ns (77.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 54.320 - 50.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 101.483 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.480   101.483    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.367   101.850 r  CPU/MW/Wrn_reg[0]/Q
                         net (fo=34, routed)          0.371   102.220    CPU/MW/Wrn_in[0]
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.100   102.320 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          1.269   103.590    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X59Y125        FDCE                                         f  CPU/ID/rf/u0/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.596    54.320    CPU/ID/rf/u0/CLK
    SLICE_X59Y125        FDCE                                         r  CPU/ID/rf/u0/q_reg[0]/C
                         clock pessimism              0.001    54.321    
                         clock uncertainty            0.149    54.470    
    SLICE_X59Y125        FDCE (Remov_fdce_C_CLR)     -0.208    54.262    CPU/ID/rf/u0/q_reg[0]
  -------------------------------------------------------------------
                         required time                        -54.262    
                         arrival time                         103.590    
  -------------------------------------------------------------------
                         slack                                 49.328    

Slack (MET) :             49.328ns  (arrival time - required time)
  Source:                 CPU/MW/Wrn_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@100.000ns)
  Data Path Delay:        2.107ns  (logic 0.467ns (22.162%)  route 1.640ns (77.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 54.320 - 50.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 101.483 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   101.683    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.480   101.483    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.367   101.850 r  CPU/MW/Wrn_reg[0]/Q
                         net (fo=34, routed)          0.371   102.220    CPU/MW/Wrn_in[0]
    SLICE_X55Y120        LUT6 (Prop_lut6_I2_O)        0.100   102.320 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          1.269   103.590    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X59Y125        FDCE                                         f  CPU/ID/rf/u0/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         1.782    51.784    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    51.908 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    52.628    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    52.724 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        1.596    54.320    CPU/ID/rf/u0/CLK
    SLICE_X59Y125        FDCE                                         r  CPU/ID/rf/u0/q_reg[2]/C
                         clock pessimism              0.001    54.321    
                         clock uncertainty            0.149    54.470    
    SLICE_X59Y125        FDCE (Remov_fdce_C_CLR)     -0.208    54.262    CPU/ID/rf/u0/q_reg[2]
  -------------------------------------------------------------------
                         required time                        -54.262    
                         arrival time                         103.590    
  -------------------------------------------------------------------
                         slack                                 49.328    

Slack (MET) :             49.600ns  (arrival time - required time)
  Source:                 CPU/MW/Wrn_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@100.000ns)
  Data Path Delay:        1.217ns  (logic 0.186ns (15.284%)  route 1.031ns (84.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 52.112 - 50.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 100.553 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624   100.624    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.551   100.553    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.141   100.694 r  CPU/MW/Wrn_reg[3]/Q
                         net (fo=34, routed)          0.170   100.864    CPU/MW/Wrn_in[3]
    SLICE_X55Y120        LUT6 (Prop_lut6_I4_O)        0.045   100.909 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          0.861   101.770    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X65Y129        FDCE                                         f  CPU/ID/rf/u0/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898    50.898    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.902    50.904    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    50.960 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    51.259    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    51.288 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        0.825    52.112    CPU/ID/rf/u0/CLK
    SLICE_X65Y129        FDCE                                         r  CPU/ID/rf/u0/q_reg[5]/C
                         clock pessimism              0.000    52.112    
                         clock uncertainty            0.149    52.262    
    SLICE_X65Y129        FDCE (Remov_fdce_C_CLR)     -0.092    52.170    CPU/ID/rf/u0/q_reg[5]
  -------------------------------------------------------------------
                         required time                        -52.170    
                         arrival time                         101.770    
  -------------------------------------------------------------------
                         slack                                 49.600    

Slack (MET) :             49.620ns  (arrival time - required time)
  Source:                 CPU/MW/Wrn_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@100.000ns)
  Data Path Delay:        1.263ns  (logic 0.186ns (14.728%)  route 1.077ns (85.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 52.113 - 50.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 100.553 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624   100.624    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.551   100.553    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.141   100.694 r  CPU/MW/Wrn_reg[3]/Q
                         net (fo=34, routed)          0.170   100.864    CPU/MW/Wrn_in[3]
    SLICE_X55Y120        LUT6 (Prop_lut6_I4_O)        0.045   100.909 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          0.907   101.816    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X66Y130        FDCE                                         f  CPU/ID/rf/u0/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898    50.898    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.902    50.904    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    50.960 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    51.259    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    51.288 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        0.826    52.113    CPU/ID/rf/u0/CLK
    SLICE_X66Y130        FDCE                                         r  CPU/ID/rf/u0/q_reg[10]/C
                         clock pessimism              0.000    52.113    
                         clock uncertainty            0.149    52.263    
    SLICE_X66Y130        FDCE (Remov_fdce_C_CLR)     -0.067    52.196    CPU/ID/rf/u0/q_reg[10]
  -------------------------------------------------------------------
                         required time                        -52.196    
                         arrival time                         101.816    
  -------------------------------------------------------------------
                         slack                                 49.620    

Slack (MET) :             49.620ns  (arrival time - required time)
  Source:                 CPU/MW/Wrn_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CPU/ID/rf/u0/q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz fall@50.000ns - clk_out1_clk_wiz rise@100.000ns)
  Data Path Delay:        1.263ns  (logic 0.186ns (14.728%)  route 1.077ns (85.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 52.113 - 50.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 100.553 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624   100.624    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.002 r  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.551   100.553    CPU/MW/clk_out1
    SLICE_X55Y120        FDCE                                         r  CPU/MW/Wrn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.141   100.694 r  CPU/MW/Wrn_reg[3]/Q
                         net (fo=34, routed)          0.170   100.864    CPU/MW/Wrn_in[3]
    SLICE_X55Y120        LUT6 (Prop_lut6_I4_O)        0.045   100.909 f  CPU/MW/q[31]_i_2__1/O
                         net (fo=32, routed)          0.907   101.816    CPU/ID/rf/u0/Wrn_reg[2][0]
    SLICE_X66Y130        FDCE                                         f  CPU/ID/rf/u0/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898    50.898    c/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    c/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    50.002 f  c/inst/clkout1_buf/O
                         net (fo=889, routed)         0.902    50.904    clk_o1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    50.960 r  n_0_2119_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    51.259    n_0_2119_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    51.288 r  n_0_2119_BUFG_inst/O
                         net (fo=1024, routed)        0.826    52.113    CPU/ID/rf/u0/CLK
    SLICE_X66Y130        FDCE                                         r  CPU/ID/rf/u0/q_reg[4]/C
                         clock pessimism              0.000    52.113    
                         clock uncertainty            0.149    52.263    
    SLICE_X66Y130        FDCE (Remov_fdce_C_CLR)     -0.067    52.196    CPU/ID/rf/u0/q_reg[4]
  -------------------------------------------------------------------
                         required time                        -52.196    
                         arrival time                         101.816    
  -------------------------------------------------------------------
                         slack                                 49.620    





