<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='551' type='std::vector&lt;RegUnitSet&gt;'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='725' u='m' c='_ZNK4llvm14CodeGenRegBank11getRegSetAtEj'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='734' u='m' c='_ZNK4llvm14CodeGenRegBank21getNumRegPressureSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='738' u='m' c='_ZNK4llvm14CodeGenRegBank17getRegPressureSetEj'/>
<offset>6848</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='548'>// Remember each unique set of register units. Initially, this contains a
    // unique set for each register class. Simliar sets are coalesced with
    // pruneUnitSets and new supersets are inferred during computeRegUnitSets.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1822' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1824' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1831' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1842' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1842' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1843' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1843' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1854' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1855' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1857' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1868' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1877' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1877' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1878' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1881' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1885' u='r' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1885' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1886' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1887' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1891' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1893' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1894' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1903' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1905' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1906' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1912' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1913' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1923' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1924' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1925' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1926' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1932' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1932' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1933' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1934' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1934' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1936' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1937' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1938' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1939' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1940' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1941' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1945' u='r' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1945' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1946' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1947' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1949' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1950' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1952' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1962' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1964' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1965' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1992' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1994' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2010' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2011' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2096' u='m' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2097' u='m' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2097' u='m' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2100' u='m' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2101' u='m' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2108' u='m' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2109' u='m' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
