vendor_name = ModelSim
source_file = 1, /home/vigas/Apollo/Apollo_3/FPGA_VGA.qsys
source_file = 1, /home/vigas/Apollo/Apollo_3/Linux_VGA.vhd
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/FPGA_VGA.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_fpga_interfaces.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_hps_0_hps_io_border.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_router_002.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/FPGA_VGA_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/Linux_VGA.vhd
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_default_burst_converter.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_reset_controller.sdc
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_reset_controller.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_reset_synchronizer.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps.pre.xml
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.ppf
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_pll.sv
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/sequencer/alt_types.pre.h
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/sequencer/emif.pre.xml
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/sequencer/sdram_io.pre.h
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/sequencer/sequencer.pre.c
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/sequencer/sequencer.pre.h
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/sequencer/sequencer_auto.pre.h
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/sequencer/sequencer_auto_ac_init.pre.c
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/sequencer/sequencer_auto_inst_init.pre.c
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/sequencer/sequencer_defines.pre.h
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/sequencer/system.pre.h
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/sequencer/tclrpt.pre.c
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/sequencer/tclrpt.pre.h
source_file = 1, /home/vigas/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/vigas/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/vigas/altera/14.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/vigas/altera/14.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/vigas/altera/14.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /home/vigas/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc
source_file = 1, /home/vigas/altera/14.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /home/vigas/altera/14.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /home/vigas/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/vigas/altera/14.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /home/vigas/altera/14.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/vigas/Apollo/Apollo_3/db/ddio_out_uqe.tdf
design_name = FPGA_VGA
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, FPGA_VGA, 1
instance = comp, \fpga_vga_red[0]~output\, fpga_vga_red[0]~output, FPGA_VGA, 1
instance = comp, \fpga_vga_red[1]~output\, fpga_vga_red[1]~output, FPGA_VGA, 1
instance = comp, \fpga_vga_green[0]~output\, fpga_vga_green[0]~output, FPGA_VGA, 1
instance = comp, \fpga_vga_green[1]~output\, fpga_vga_green[1]~output, FPGA_VGA, 1
instance = comp, \fpga_vga_blue[0]~output\, fpga_vga_blue[0]~output, FPGA_VGA, 1
instance = comp, \fpga_vga_blue[1]~output\, fpga_vga_blue[1]~output, FPGA_VGA, 1
instance = comp, \fpga_vga_vga_hs~output\, fpga_vga_vga_hs~output, FPGA_VGA, 1
instance = comp, \fpga_vga_vga_vs~output\, fpga_vga_vga_vs~output, FPGA_VGA, 1
instance = comp, \fpga_vga_vga_clk~output\, fpga_vga_vga_clk~output, FPGA_VGA, 1
instance = comp, \fpga_vga_vga_sync~output\, fpga_vga_vga_sync~output, FPGA_VGA, 1
instance = comp, \fpga_vga_vga_blank~output\, fpga_vga_vga_blank~output, FPGA_VGA, 1
instance = comp, \memory_mem_a[0]~output\, memory_mem_a[0]~output, FPGA_VGA, 1
instance = comp, \memory_mem_a[1]~output\, memory_mem_a[1]~output, FPGA_VGA, 1
instance = comp, \memory_mem_a[2]~output\, memory_mem_a[2]~output, FPGA_VGA, 1
instance = comp, \memory_mem_a[3]~output\, memory_mem_a[3]~output, FPGA_VGA, 1
instance = comp, \memory_mem_a[4]~output\, memory_mem_a[4]~output, FPGA_VGA, 1
instance = comp, \memory_mem_a[5]~output\, memory_mem_a[5]~output, FPGA_VGA, 1
instance = comp, \memory_mem_a[6]~output\, memory_mem_a[6]~output, FPGA_VGA, 1
instance = comp, \memory_mem_a[7]~output\, memory_mem_a[7]~output, FPGA_VGA, 1
instance = comp, \memory_mem_a[8]~output\, memory_mem_a[8]~output, FPGA_VGA, 1
instance = comp, \memory_mem_a[9]~output\, memory_mem_a[9]~output, FPGA_VGA, 1
instance = comp, \memory_mem_a[10]~output\, memory_mem_a[10]~output, FPGA_VGA, 1
instance = comp, \memory_mem_a[11]~output\, memory_mem_a[11]~output, FPGA_VGA, 1
instance = comp, \memory_mem_a[12]~output\, memory_mem_a[12]~output, FPGA_VGA, 1
instance = comp, \memory_mem_ba[0]~output\, memory_mem_ba[0]~output, FPGA_VGA, 1
instance = comp, \memory_mem_ba[1]~output\, memory_mem_ba[1]~output, FPGA_VGA, 1
instance = comp, \memory_mem_ba[2]~output\, memory_mem_ba[2]~output, FPGA_VGA, 1
instance = comp, \memory_mem_cke~output\, memory_mem_cke~output, FPGA_VGA, 1
instance = comp, \memory_mem_cs_n~output\, memory_mem_cs_n~output, FPGA_VGA, 1
instance = comp, \memory_mem_ras_n~output\, memory_mem_ras_n~output, FPGA_VGA, 1
instance = comp, \memory_mem_cas_n~output\, memory_mem_cas_n~output, FPGA_VGA, 1
instance = comp, \memory_mem_we_n~output\, memory_mem_we_n~output, FPGA_VGA, 1
instance = comp, \memory_mem_reset_n~output\, memory_mem_reset_n~output, FPGA_VGA, 1
instance = comp, \memory_mem_odt~output\, memory_mem_odt~output, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|pll|pll\, hps_0|hps_io|border|hps_sdram_inst|pll|pll, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m\, hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst\, hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, FPGA_VGA, 1
instance = comp, \memory_oct_rzqin~input\, memory_oct_rzqin~input, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0\, hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, FPGA_VGA, 1
instance = comp, \memory_mem_dm~_s2p_logic_blk\, memory_mem_dm~_s2p_logic_blk, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, FPGA_VGA, 1
instance = comp, \clk_clk~input\, clk_clk~input, FPGA_VGA, 1
instance = comp, \clk_clk~inputCLKENA0\, clk_clk~inputCLKENA0, FPGA_VGA, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, FPGA_VGA, 1
instance = comp, \reset_reset_n~input\, reset_reset_n~input, FPGA_VGA, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], FPGA_VGA, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], FPGA_VGA, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][86], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~DUPLICATE\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~DUPLICATE, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_translator|waitrequest_reset_override~feeder\, mm_interconnect_0|vga_0_avalon_slave_0_translator|waitrequest_reset_override~feeder, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_translator|waitrequest_reset_override\, mm_interconnect_0|vga_0_avalon_slave_0_translator|waitrequest_reset_override, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\, mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|m0_write~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent|m0_write~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_translator|read_latency_shift_reg~0\, mm_interconnect_0|vga_0_avalon_slave_0_translator|read_latency_shift_reg~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_translator|read_latency_shift_reg[0]\, mm_interconnect_0|vga_0_avalon_slave_0_translator|read_latency_shift_reg[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][33], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~1\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][85], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~29\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~29, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][85], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|comb~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent|comb~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][44], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][61], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][62], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][63], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][64], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][65], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][66], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][67], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][68], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][69], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][70], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][71], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][72], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][9], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|read~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|read~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][10]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][10], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][43], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|WideOr1\, mm_interconnect_0|cmd_mux|WideOr1, FPGA_VGA, 1
instance = comp, \hps_0|fpga_interfaces|hps2fpga_light_weight\, hps_0|fpga_interfaces|hps2fpga_light_weight, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[78]\, mm_interconnect_0|cmd_mux|src_data[78], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[77]\, mm_interconnect_0|cmd_mux|src_data[77], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|always4~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|always4~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|use_reg~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|use_reg~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|use_reg\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|use_reg, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0, FPGA_VGA, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, FPGA_VGA, 1
instance = comp, \hps_0|fpga_interfaces|clocks_resets\, hps_0|fpga_interfaces|clocks_resets, FPGA_VGA, 1
instance = comp, \hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0\, hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, FPGA_VGA, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], FPGA_VGA, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], FPGA_VGA, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]~DUPLICATE\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]~DUPLICATE, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[68]\, mm_interconnect_0|cmd_mux|src_data[68], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[67]\, mm_interconnect_0|cmd_mux|src_data[67], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[66]~10\, mm_interconnect_0|cmd_mux|src_data[66]~10, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[65]\, mm_interconnect_0|cmd_mux|src_data[65], FPGA_VGA, 1
instance = comp, \rtl~16\, rtl~16, FPGA_VGA, 1
instance = comp, \rtl~19\, rtl~19, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~1\, mm_interconnect_0|cmd_mux|src_payload~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~25\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~25, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|address_reg[19]~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|address_reg[19]~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0]\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~17\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~17, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1]\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~21\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~21, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2]\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~5\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3]\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~0\, mm_interconnect_0|cmd_mux|src_payload~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[69]\, mm_interconnect_0|cmd_mux|src_data[69], FPGA_VGA, 1
instance = comp, \rtl~15\, rtl~15, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~1\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4]\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0, FPGA_VGA, 1
instance = comp, \rtl~8\, rtl~8, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~2\, mm_interconnect_0|cmd_mux|src_payload~2, FPGA_VGA, 1
instance = comp, \rtl~18\, rtl~18, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~DUPLICATE\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~DUPLICATE, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~3\, mm_interconnect_0|cmd_mux|src_payload~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~13\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~13, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5]\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~9\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add2~9, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~27\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~27, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][43], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add2~1\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add2~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|out_valid~0\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|out_valid~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|sink_ready~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|sink_ready~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|always1~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|always1~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[0]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~4\, mm_interconnect_0|cmd_mux|src_payload~4, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[71]~2\, mm_interconnect_0|cmd_mux|src_data[71]~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[71]~3\, mm_interconnect_0|cmd_mux|src_data[71]~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[71]~0\, mm_interconnect_0|cmd_mux|src_data[71]~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Decoder0~1\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Decoder0~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Decoder0~2\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Decoder0~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Decoder0~3\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Decoder0~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Decoder0~4\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Decoder0~4, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Decoder0~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Decoder0~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add1~1\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add1~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|address_reg[0]\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|address_reg[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add1~5\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Add1~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|address_reg[1]\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|address_reg[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[71]~4\, mm_interconnect_0|cmd_mux|src_data[71]~4, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~13\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~13, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][10], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|data_reg~2\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|data_reg~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|always10~1\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|always10~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|always9~0\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|always9~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|data_reg[16]\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|data_reg[16], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][84], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~11\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~11, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][84], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][82], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~9\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~9, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][82], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][83], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~12\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~12, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][83], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|LessThan15~0\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|LessThan15~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][32], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~14\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~14, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][32], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|rsp_demux|src0_valid~0\, mm_interconnect_0|rsp_demux|src0_valid~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem_used[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem[1][7], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem[0][0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|data_reg~1\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|data_reg~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|data_reg[8]\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|data_reg[8], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~5\, mm_interconnect_0|cmd_mux|src_payload~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~7\, mm_interconnect_0|cmd_mux|src_payload~7, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[70]~5\, mm_interconnect_0|cmd_mux|src_data[70]~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[70]~6\, mm_interconnect_0|cmd_mux|src_data[70]~6, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~6\, mm_interconnect_0|cmd_mux|src_payload~6, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[70]~1\, mm_interconnect_0|cmd_mux|src_data[70]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~10\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~10, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][9], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|data_reg~0\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|data_reg~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|data_reg[0]\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|data_reg[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[99]\, mm_interconnect_0|cmd_mux|src_data[99], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~26\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~26, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][72], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[98]\, mm_interconnect_0|cmd_mux|src_data[98], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~25\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~25, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][71], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[97]\, mm_interconnect_0|cmd_mux|src_data[97], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~24\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~24, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][70], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[96]\, mm_interconnect_0|cmd_mux|src_data[96], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~23\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~23, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][69], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[95]\, mm_interconnect_0|cmd_mux|src_data[95], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~22\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~22, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][68], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[94]\, mm_interconnect_0|cmd_mux|src_data[94], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~21\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~21, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~feeder\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~feeder, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][67], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[93]\, mm_interconnect_0|cmd_mux|src_data[93], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~20\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~20, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][66], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[92]\, mm_interconnect_0|cmd_mux|src_data[92], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~19\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~19, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][65], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[91]\, mm_interconnect_0|cmd_mux|src_data[91], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~18\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~18, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][64], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[90]\, mm_interconnect_0|cmd_mux|src_data[90], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~17\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~17, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~feeder\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~feeder, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][63], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[89]\, mm_interconnect_0|cmd_mux|src_data[89], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~16\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~16, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][62], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[88]\, mm_interconnect_0|cmd_mux|src_data[88], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~15\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~15, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][61], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[71]~8\, mm_interconnect_0|cmd_mux|src_data[71]~8, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[71]~7\, mm_interconnect_0|cmd_mux|src_data[71]~7, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[71]~9\, mm_interconnect_0|cmd_mux|src_data[71]~9, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~28\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~28, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]~feeder\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]~feeder, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][44], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add2~5\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add2~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|p1_ready~1\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|p1_ready~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|always0~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|always0~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][30], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|p1_ready~0\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|p1_ready~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rdata_fifo|mem_used[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|first_packet_beat\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|first_packet_beat, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|always10~0\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|always10~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|rsp_demux|src1_valid~0\, mm_interconnect_0|rsp_demux|src1_valid~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[79]\, mm_interconnect_0|cmd_mux|src_data[79], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|count~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|count~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|count[0]\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|count[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|count[1]~1\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|count[1]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|count[1]\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|count[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|in_ready~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|in_ready~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload[0]\, mm_interconnect_0|cmd_mux|src_payload[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|update_grant~0\, mm_interconnect_0|cmd_mux|update_grant~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|packet_in_progress~0\, mm_interconnect_0|cmd_mux|packet_in_progress~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|packet_in_progress\, mm_interconnect_0|cmd_mux|packet_in_progress, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\, mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\, mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2\, mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\, mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|grant[0]~1\, mm_interconnect_0|cmd_mux|arb|grant[0]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|saved_grant[0]\, mm_interconnect_0|cmd_mux|saved_grant[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[32]\, mm_interconnect_0|cmd_mux|src_data[32], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[33]\, mm_interconnect_0|cmd_mux|src_data[33], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[35]\, mm_interconnect_0|cmd_mux|src_data[35], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[34]\, mm_interconnect_0|cmd_mux|src_data[34], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux0~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux0~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_translator|wait_latency_counter[1]~0\, mm_interconnect_0|vga_0_avalon_slave_0_translator|wait_latency_counter[1]~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_translator|wait_latency_counter~2\, mm_interconnect_0|vga_0_avalon_slave_0_translator|wait_latency_counter~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_translator|wait_latency_counter[0]\, mm_interconnect_0|vga_0_avalon_slave_0_translator|wait_latency_counter[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_translator|wait_latency_counter~1\, mm_interconnect_0|vga_0_avalon_slave_0_translator|wait_latency_counter~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_translator|wait_latency_counter[1]\, mm_interconnect_0|vga_0_avalon_slave_0_translator|wait_latency_counter[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_translator|av_waitrequest_generated~0\, mm_interconnect_0|vga_0_avalon_slave_0_translator|av_waitrequest_generated~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~5\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~7\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~7, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|cp_ready~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent|cp_ready~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~1\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~2\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~6\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~6, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][42], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~2\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][42], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][41], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~3\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][41], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][40], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~4\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~4, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][40], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][39], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~5\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][39], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][38], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~6\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~6, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][38], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][37], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~7\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~7, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][37], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[1][36], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~8\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~8, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][36], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~25\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~25, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~9\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~9, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~5\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~13\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~13, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~17\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~17, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~1\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~21\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~21, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~29\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add1~29, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~25\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~25, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~9\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~9, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~5\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~13\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~13, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~17\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~17, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~1\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~21\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~21, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~29\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|Add0~29, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|LessThan0~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|LessThan0~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|source_endofpacket\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|source_endofpacket, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem[0][86], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|out_valid~1\, mm_interconnect_0|vga_0_avalon_slave_0_rsp_width_adapter|out_valid~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3\, mm_interconnect_0|vga_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|rsp_demux|src0_valid~1\, mm_interconnect_0|rsp_demux|src0_valid~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_valid~0\, mm_interconnect_0|cmd_mux|src_valid~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|grant[1]~0\, mm_interconnect_0|cmd_mux|arb|grant[1]~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|saved_grant[1]\, mm_interconnect_0|cmd_mux|saved_grant[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|write~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|write~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|vga_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|cmd_mux|sink1_ready\, mm_interconnect_0|cmd_mux|sink1_ready, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux8~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux8~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux7~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux7~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux6~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux6~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux5~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux5~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux4~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux4~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux3~0\, mm_interconnect_0|vga_0_avalon_slave_0_cmd_width_adapter|Mux3~0, FPGA_VGA, 1
instance = comp, \mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, mm_interconnect_0|vga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], FPGA_VGA, 1
instance = comp, \vga_0|clk_pix~0\, vga_0|clk_pix~0, FPGA_VGA, 1
instance = comp, \vga_0|clk_pix~feeder\, vga_0|clk_pix~feeder, FPGA_VGA, 1
instance = comp, \vga_0|clk_pix\, vga_0|clk_pix, FPGA_VGA, 1
instance = comp, \vga_0|Add0~37\, vga_0|Add0~37, FPGA_VGA, 1
instance = comp, \vga_0|LessThan2~0\, vga_0|LessThan2~0, FPGA_VGA, 1
instance = comp, \vga_0|Add0~13\, vga_0|Add0~13, FPGA_VGA, 1
instance = comp, \vga_0|Add0~1\, vga_0|Add0~1, FPGA_VGA, 1
instance = comp, \vga_0|hc[7]\, vga_0|hc[7], FPGA_VGA, 1
instance = comp, \vga_0|Add0~5\, vga_0|Add0~5, FPGA_VGA, 1
instance = comp, \vga_0|hc[8]\, vga_0|hc[8], FPGA_VGA, 1
instance = comp, \vga_0|Add0~9\, vga_0|Add0~9, FPGA_VGA, 1
instance = comp, \vga_0|hc[9]~DUPLICATE\, vga_0|hc[9]~DUPLICATE, FPGA_VGA, 1
instance = comp, \vga_0|LessThan2~1\, vga_0|LessThan2~1, FPGA_VGA, 1
instance = comp, \vga_0|hc[0]\, vga_0|hc[0], FPGA_VGA, 1
instance = comp, \vga_0|Add0~33\, vga_0|Add0~33, FPGA_VGA, 1
instance = comp, \vga_0|hc[1]\, vga_0|hc[1], FPGA_VGA, 1
instance = comp, \vga_0|Add0~29\, vga_0|Add0~29, FPGA_VGA, 1
instance = comp, \vga_0|hc[2]\, vga_0|hc[2], FPGA_VGA, 1
instance = comp, \vga_0|Add0~25\, vga_0|Add0~25, FPGA_VGA, 1
instance = comp, \vga_0|hc[3]~feeder\, vga_0|hc[3]~feeder, FPGA_VGA, 1
instance = comp, \vga_0|hc[3]\, vga_0|hc[3], FPGA_VGA, 1
instance = comp, \vga_0|Add0~21\, vga_0|Add0~21, FPGA_VGA, 1
instance = comp, \vga_0|hc[4]~feeder\, vga_0|hc[4]~feeder, FPGA_VGA, 1
instance = comp, \vga_0|hc[4]\, vga_0|hc[4], FPGA_VGA, 1
instance = comp, \vga_0|Add0~17\, vga_0|Add0~17, FPGA_VGA, 1
instance = comp, \vga_0|hc[5]\, vga_0|hc[5], FPGA_VGA, 1
instance = comp, \vga_0|hc[6]\, vga_0|hc[6], FPGA_VGA, 1
instance = comp, \vga_0|hc[9]\, vga_0|hc[9], FPGA_VGA, 1
instance = comp, \vga_0|LessThan0~0\, vga_0|LessThan0~0, FPGA_VGA, 1
instance = comp, \vga_0|VGA_HS\, vga_0|VGA_HS, FPGA_VGA, 1
instance = comp, \vga_0|Add1~37\, vga_0|Add1~37, FPGA_VGA, 1
instance = comp, \vga_0|vc[0]~feeder\, vga_0|vc[0]~feeder, FPGA_VGA, 1
instance = comp, \vga_0|vc[8]\, vga_0|vc[8], FPGA_VGA, 1
instance = comp, \vga_0|LessThan3~0\, vga_0|LessThan3~0, FPGA_VGA, 1
instance = comp, \vga_0|LessThan3~1\, vga_0|LessThan3~1, FPGA_VGA, 1
instance = comp, \vga_0|vc[0]\, vga_0|vc[0], FPGA_VGA, 1
instance = comp, \vga_0|Add1~5\, vga_0|Add1~5, FPGA_VGA, 1
instance = comp, \vga_0|vc[1]~feeder\, vga_0|vc[1]~feeder, FPGA_VGA, 1
instance = comp, \vga_0|vc[1]\, vga_0|vc[1], FPGA_VGA, 1
instance = comp, \vga_0|Add1~13\, vga_0|Add1~13, FPGA_VGA, 1
instance = comp, \vga_0|vc[2]\, vga_0|vc[2], FPGA_VGA, 1
instance = comp, \vga_0|Add1~1\, vga_0|Add1~1, FPGA_VGA, 1
instance = comp, \vga_0|vc[3]~feeder\, vga_0|vc[3]~feeder, FPGA_VGA, 1
instance = comp, \vga_0|vc[3]\, vga_0|vc[3], FPGA_VGA, 1
instance = comp, \vga_0|Add1~17\, vga_0|Add1~17, FPGA_VGA, 1
instance = comp, \vga_0|vc[4]\, vga_0|vc[4], FPGA_VGA, 1
instance = comp, \vga_0|Add1~21\, vga_0|Add1~21, FPGA_VGA, 1
instance = comp, \vga_0|vc[5]\, vga_0|vc[5], FPGA_VGA, 1
instance = comp, \vga_0|Add1~33\, vga_0|Add1~33, FPGA_VGA, 1
instance = comp, \vga_0|vc[6]\, vga_0|vc[6], FPGA_VGA, 1
instance = comp, \vga_0|Add1~29\, vga_0|Add1~29, FPGA_VGA, 1
instance = comp, \vga_0|vc[7]~feeder\, vga_0|vc[7]~feeder, FPGA_VGA, 1
instance = comp, \vga_0|vc[7]\, vga_0|vc[7], FPGA_VGA, 1
instance = comp, \vga_0|Add1~25\, vga_0|Add1~25, FPGA_VGA, 1
instance = comp, \vga_0|vc[8]~DUPLICATE\, vga_0|vc[8]~DUPLICATE, FPGA_VGA, 1
instance = comp, \vga_0|Add1~9\, vga_0|Add1~9, FPGA_VGA, 1
instance = comp, \vga_0|vc[9]\, vga_0|vc[9], FPGA_VGA, 1
instance = comp, \vga_0|LessThan1~0\, vga_0|LessThan1~0, FPGA_VGA, 1
instance = comp, \vga_0|VGA_VS\, vga_0|VGA_VS, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|clk_phase_select_addr_cmd\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|clk_phase_select_addr_cmd, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|clk_phase_select_addr_cmd\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|clk_phase_select_addr_cmd, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|clk_phase_select_addr_cmd\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|clk_phase_select_addr_cmd, FPGA_VGA, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, FPGA_VGA, 1
instance = comp, \hps_0|fpga_interfaces|debug_apb\, hps_0|fpga_interfaces|debug_apb, FPGA_VGA, 1
instance = comp, \hps_0|fpga_interfaces|tpiu\, hps_0|fpga_interfaces|tpiu, FPGA_VGA, 1
instance = comp, \hps_0|fpga_interfaces|boot_from_fpga\, hps_0|fpga_interfaces|boot_from_fpga, FPGA_VGA, 1
instance = comp, \hps_0|fpga_interfaces|fpga2hps\, hps_0|fpga_interfaces|fpga2hps, FPGA_VGA, 1
instance = comp, \hps_0|fpga_interfaces|hps2fpga\, hps_0|fpga_interfaces|hps2fpga, FPGA_VGA, 1
instance = comp, \hps_0|fpga_interfaces|f2sdram\, hps_0|fpga_interfaces|f2sdram, FPGA_VGA, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, FPGA_VGA, 1
