

================================================================
== Vitis HLS Report for 'md5_final_1'
================================================================
* Date:           Tue Jul 18 13:25:04 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        md5_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      157|      415|  1.570 us|  4.150 us|  157|  415|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_md5_final_1_Pipeline_VITIS_LOOP_152_2_fu_294  |md5_final_1_Pipeline_VITIS_LOOP_152_2  |        2|       65|  20.000 ns|  0.650 us|    2|   65|       no|
        |grp_md5_transform_fu_301                          |md5_transform                          |      106|      106|   1.060 us|  1.060 us|   32|   32|      yes|
        |grp_md5_final_1_Pipeline_3_fu_315                 |md5_final_1_Pipeline_3                 |       58|       58|   0.580 us|  0.580 us|   58|   58|       no|
        |grp_md5_final_1_Pipeline_VITIS_LOOP_147_1_fu_321  |md5_final_1_Pipeline_VITIS_LOOP_147_1  |        2|       57|  20.000 ns|  0.570 us|    2|   57|       no|
        |grp_md5_final_1_Pipeline_VITIS_LOOP_172_3_fu_328  |md5_final_1_Pipeline_VITIS_LOOP_172_3  |       24|       24|   0.240 us|  0.240 us|   24|   24|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    425|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    6742|  18021|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1791|    -|
|Register         |        -|    -|     636|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    7378|  20237|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       6|     38|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+------+-------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+------+-------+-----+
    |grp_md5_final_1_Pipeline_3_fu_315                 |md5_final_1_Pipeline_3                 |        0|   0|     8|     55|    0|
    |grp_md5_final_1_Pipeline_VITIS_LOOP_147_1_fu_321  |md5_final_1_Pipeline_VITIS_LOOP_147_1  |        0|   0|    67|    171|    0|
    |grp_md5_final_1_Pipeline_VITIS_LOOP_152_2_fu_294  |md5_final_1_Pipeline_VITIS_LOOP_152_2  |        0|   0|    36|    103|    0|
    |grp_md5_final_1_Pipeline_VITIS_LOOP_172_3_fu_328  |md5_final_1_Pipeline_VITIS_LOOP_172_3  |        0|   0|   307|    897|    0|
    |grp_md5_transform_fu_301                          |md5_transform                          |        0|   0|  6324|  16795|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+-------+-----+
    |Total                                             |                                       |        0|   0|  6742|  18021|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln159_fu_479_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln160_1_fu_484_p2              |         +|   0|  0|  63|          56|          56|
    |add_ln160_2_fu_490_p2              |         +|   0|  0|  55|          48|          48|
    |add_ln160_3_fu_496_p2              |         +|   0|  0|  47|          40|          40|
    |add_ln160_4_fu_502_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln160_5_fu_508_p2              |         +|   0|  0|  31|          24|          24|
    |add_ln160_6_fu_514_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln160_fu_520_p2                |         +|   0|  0|  15|           8|           8|
    |i_fu_394_p2                        |         +|   0|  0|  40|          33|           1|
    |ap_block_state141_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln145_fu_388_p2               |      icmp|   0|  0|  39|          32|           6|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 425|         354|         296|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+------+-----------+-----+-----------+
    |                    Name                   |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                                  |  1445|        272|    1|        272|
    |ctx_data_address0                          |    53|         10|    6|         60|
    |ctx_data_address1                          |    31|          6|    6|         36|
    |ctx_data_ce0                               |    31|          6|    1|          6|
    |ctx_data_ce1                               |    14|          3|    1|          3|
    |ctx_data_d0                                |    48|          9|    8|         72|
    |ctx_data_d1                                |    25|          5|    8|         40|
    |ctx_data_we0                               |    25|          5|    1|          5|
    |ctx_state_0_0_reg_254                      |     9|          2|   32|         64|
    |ctx_state_1_0_reg_264                      |     9|          2|   32|         64|
    |ctx_state_2_0_reg_274                      |     9|          2|   32|         64|
    |ctx_state_3_0_reg_284                      |     9|          2|   32|         64|
    |grp_md5_transform_fu_301_ctx_state_0_read  |    14|          3|   32|         96|
    |grp_md5_transform_fu_301_ctx_state_1_read  |    14|          3|   32|         96|
    |grp_md5_transform_fu_301_ctx_state_2_read  |    14|          3|   32|         96|
    |grp_md5_transform_fu_301_ctx_state_3_read  |    14|          3|   32|         96|
    |m_axi_gmem_AWVALID                         |     9|          2|    1|          2|
    |m_axi_gmem_BREADY                          |     9|          2|    1|          2|
    |m_axi_gmem_WVALID                          |     9|          2|    1|          2|
    +-------------------------------------------+------+-----------+-----+-----------+
    |Total                                      |  1791|        342|  291|       1140|
    +-------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                             |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln160_reg_659                                              |    8|   0|    8|          0|
    |ap_CS_fsm                                                      |  271|   0|  271|          0|
    |ctx_state_0_0_reg_254                                          |   32|   0|   32|          0|
    |ctx_state_1_0_reg_264                                          |   32|   0|   32|          0|
    |ctx_state_2_0_reg_274                                          |   32|   0|   32|          0|
    |ctx_state_3_0_reg_284                                          |   32|   0|   32|          0|
    |grp_md5_final_1_Pipeline_3_fu_315_ap_start_reg                 |    1|   0|    1|          0|
    |grp_md5_final_1_Pipeline_VITIS_LOOP_147_1_fu_321_ap_start_reg  |    1|   0|    1|          0|
    |grp_md5_final_1_Pipeline_VITIS_LOOP_152_2_fu_294_ap_start_reg  |    1|   0|    1|          0|
    |grp_md5_final_1_Pipeline_VITIS_LOOP_172_3_fu_328_ap_start_reg  |    1|   0|    1|          0|
    |grp_md5_transform_fu_301_ap_start_reg                          |    1|   0|    1|          0|
    |i_reg_649                                                      |   33|   0|   33|          0|
    |icmp_ln145_reg_645                                             |    1|   0|    1|          0|
    |reg_355                                                        |   32|   0|   32|          0|
    |reg_361                                                        |   32|   0|   32|          0|
    |reg_367                                                        |   32|   0|   32|          0|
    |reg_373                                                        |   32|   0|   32|          0|
    |trunc_ln140_reg_654                                            |    6|   0|    6|          0|
    |trunc_ln1_reg_664                                              |    8|   0|    8|          0|
    |trunc_ln2_reg_669                                              |    8|   0|    8|          0|
    |trunc_ln3_reg_674                                              |    8|   0|    8|          0|
    |trunc_ln4_reg_679                                              |    8|   0|    8|          0|
    |trunc_ln5_reg_684                                              |    8|   0|    8|          0|
    |trunc_ln6_reg_689                                              |    8|   0|    8|          0|
    |trunc_ln7_reg_694                                              |    8|   0|    8|          0|
    +---------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                          |  636|   0|  636|          0|
    +---------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      md5_final.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      md5_final.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      md5_final.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      md5_final.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      md5_final.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      md5_final.1|  return value|
|ctx_data_address0    |  out|    6|   ap_memory|         ctx_data|         array|
|ctx_data_ce0         |  out|    1|   ap_memory|         ctx_data|         array|
|ctx_data_we0         |  out|    1|   ap_memory|         ctx_data|         array|
|ctx_data_d0          |  out|    8|   ap_memory|         ctx_data|         array|
|ctx_data_q0          |   in|    8|   ap_memory|         ctx_data|         array|
|ctx_data_address1    |  out|    6|   ap_memory|         ctx_data|         array|
|ctx_data_ce1         |  out|    1|   ap_memory|         ctx_data|         array|
|ctx_data_we1         |  out|    1|   ap_memory|         ctx_data|         array|
|ctx_data_d1          |  out|    8|   ap_memory|         ctx_data|         array|
|ctx_data_q1          |   in|    8|   ap_memory|         ctx_data|         array|
|ctx_datalen_val      |   in|   32|     ap_none|  ctx_datalen_val|        scalar|
|p_read               |   in|   64|     ap_none|           p_read|        scalar|
|p_read1              |   in|   32|     ap_none|          p_read1|        scalar|
|p_read2              |   in|   32|     ap_none|          p_read2|        scalar|
|p_read3              |   in|   32|     ap_none|          p_read3|        scalar|
|p_read4              |   in|   32|     ap_none|          p_read4|        scalar|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WDATA     |  out|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RDATA     |   in|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   11|       m_axi|             gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|             gmem|       pointer|
|hash                 |   in|   64|     ap_none|             hash|        scalar|
+---------------------+-----+-----+------------+-----------------+--------------+

