// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2022 IO Stuff
 * Author: Michiel
 */

#include "imx6ull.dtsi"

/ {
	chosen {
		stdout-path = &uart1;
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x20000000>;
	};

	reg_sd1_vmmc: regulator-sd1-vmmc {
		compatible = "regulator-fixed";
		regulator-name = "VSD_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
		off-on-delay-us = <20000>;
		enable-active-high;
	};
};
/* I2C */
&i2c1 {
	clock-frequency = <100000>;				// Not sure if needed to specify
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;   // second iomux group
	sda-gpios = <&gpio1 29 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	scl-gpios = <&gpio1 28 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
};
&i2c2 {	
	clock-frequency = <100000>;				// Not sure if needed to specify
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_gpio>;   // second iomux group
	sda-gpios = <&gpio1 29 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	scl-gpios = <&gpio1 28 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
};
&i2c3 {
	clock-frequency = <100000>;				// Not sure if needed to specify
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_gpio>;   // second iomux group
	sda-gpios = <&gpio1 29 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	scl-gpios = <&gpio1 28 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
};
&i2c4 {
	clock-frequency = <100000>;				// Not sure if needed to specify
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c4>;	
	pinctrl-1 = <&pinctrl_i2c4_gpio>;   // second iomux group
	sda-gpios = <&gpio1 29 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	scl-gpios = <&gpio1 28 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
	
	/* RTC */
	pcf85363: pcf85363@51 {
		compatible = "nxp,pcf85363";
		reg = <0x51>;
	};
};
/* ethernet */
&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1
							 &pinctrl_fec1_reset>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio5 6 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <26>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			clocks = <&clks IMX6UL_CLK_ENET_REF>;
			clock-names = "rmii-ref";
		};
	};
};

&fec2 {
	status = "disabled";
};
/* UART */
&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};
&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	uart-has-rtscts;
	status = "okay";
	
};
&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};
&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};
&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	status = "okay";
};

/* USB */
&usbotg1 {
	dr_mode = "otg";
	pinctrl-names = "default";
	//pinctrl-0 = <&pinctrl_usb_otg1>;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	fsl,tx-d-cal = <106>;
};

&usbphy2 {
	fsl,tx-d-cal = <106>;
};

/* USDHC */
&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
	keep-power-in-suspend;
	wakeup-source;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2_8bit>;
	pinctrl-1 = <&pinctrl_usdhc2_8bit_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_8bit_200mhz>;
	bus-width = <8>;
	no-1-8-v;
	broken-cd;
	keep-power-in-suspend;
	non-removable;
	wakeup-source;
	status = "okay";
};

/* SPI */
&ecspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	cs-gpios = <&gpio4 26 GPIO_ACTIVE_LOW>;
	status = "okay";

	spidev0: spi@0 {
		compatible = "spidev";
		reg = <0>;
		spi-max-frequency = <5000000>;
	};
};
&ecspi2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	cs-gpios = <&gpio1 29 GPIO_ACTIVE_LOW>;
	status = "okay";

	spidev1: spi@0 {
		compatible = "spidev";
		reg = <0>;
		spi-max-frequency = <5000000>;
	};
};

/* Other */
&sdma {
	status = "okay";
};

&snvs_poweroff {
	status = "okay";
};
&snvs_pwrkey {
	status = "okay";
};


/* IO MUXING */
&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpios>;
	
	/* GPIO */
	pinctrl_gpios: gpios-grp {
		fsl,pins = <
			MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00 	0x0b0b0
			MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01 	0x0b0b0
			MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02 	0x0b0b0
			MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03 	0x0b0b0
			MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 	0x0b0b0
			MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05 	0x0b0b0
			MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06 	0x0b0b0
			MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07  0x0b0b0
			MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08  0x0b0b0
		>;
	};
	/* Ethernet */
	pinctrl_enet1: enet1grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO06__ENET1_MDIO		0x1b0b0
			MX6UL_PAD_GPIO1_IO07__ENET1_MDC			0x1b0b0
			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN		0x1b0b0
			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER		0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN		0x1b0b0
			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
		>;
	};
	
	pinctrl_fec1_reset: fec1_resetgrp {
		fsl,pins = <
			MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09 0x79
		>;
	};
	/* I2C */
	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO02__I2C1_SCL 0x4001b8b0
			MX6UL_PAD_GPIO1_IO03__I2C1_SDA 0x4001b8b0
		>;
	};
	pinctrl_i2c1_gpio: i2c1grio {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO02__GPIO1_IO02 0x4001b8b0
			MX6UL_PAD_GPIO1_IO03__GPIO1_IO03 0x4001b8b0
		>;
	};
	
	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO00__I2C2_SCL 0x4001b8b0
			MX6UL_PAD_GPIO1_IO01__I2C2_SDA 0x4001b8b0
		>;
	};
	pinctrl_i2c2_gpio: i2c2grio {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO00__GPIO1_IO00 0x4001b8b0
			MX6UL_PAD_GPIO1_IO01__GPIO1_IO01 0x4001b8b0
		>;
	};
	
	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA01__I2C3_SCL 0x4001b8b0
			MX6UL_PAD_LCD_DATA00__I2C3_SDA 0x4001b8b0
		>;
	};
	pinctrl_i2c3_gpio: i2c3grio {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA01__GPIO3_IO06 0x4001b8b0
			MX6UL_PAD_LCD_DATA00__GPIO3_IO05 0x4001b8b0
		>;
	}; 
	
	pinctrl_i2c4: i2c4grp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA02__I2C4_SDA 0x4001b8b0
			MX6UL_PAD_LCD_DATA03__I2C4_SCL 0x4001b8b0
		>;
	};
	pinctrl_i2c4_gpio: i2c4grio {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA02__GPIO3_IO07 0x4001b8b0
			MX6UL_PAD_LCD_DATA03__GPIO3_IO08 0x4001b8b0
		>;
	};
	
	/* SPI */
	pinctrl_ecspi1: spi1grp {
		fsl,pins = <
			MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK	0x000a0
			MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI	0x000a0
			MX6UL_PAD_CSI_DATA07__ECSPI1_MISO	0x100a0
			MX6UL_PAD_CSI_DATA05__GPIO4_IO26	0x1b0b0
		>;
	};
	pinctrl_ecspi2: sp2grp {
		fsl,pins = <
			MX6UL_PAD_UART4_TX_DATA__ECSPI2_SCLK 0x000a0
			MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29	 0x1b0b0
			MX6UL_PAD_UART5_TX_DATA__ECSPI2_MOSI 0x000a0	
			MX6UL_PAD_UART5_RX_DATA__ECSPI2_MISO 0x100a0
		>;
	};		
	pinctrl_ecspi4: spi4grp {
		fsl,pins = <
			MX6UL_PAD_ENET2_TX_DATA1__ECSPI4_SCLK	0x000a0
			MX6UL_PAD_ENET2_TX_EN__ECSPI4_MOSI		0x000a0
			MX6UL_PAD_ENET2_TX_CLK__ECSPI4_MISO		0x100a0
			MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15		0x1b0b0
		>;
	};

	/* UART */
	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
			MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
		>;
	};
	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
			MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
			MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS	0x1b0b1
			MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS	0x1b0b1
		>;
	};
	pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX6UL_PAD_LCD_ENABLE__UART4_DCE_RX		0x1b0b1
			MX6UL_PAD_LCD_CLK__UART4_DCE_TX			0x1b0b1
		>;
	};
	pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO04__UART5_DCE_TX		0x1b0b1
			MX6UL_PAD_GPIO1_IO05__UART5_DCE_RX		0x1b0b1
		>;
	};
	pinctrl_uart6: uart6grp {
		fsl,pins = <
			MX6UL_PAD_ENET2_RX_DATA0__UART6_DCE_TX	0x1b0b1
			MX6UL_PAD_ENET2_RX_DATA1__UART6_DCE_RX	0x1b0b1
		>;
	};
	/* USB */
/*	pinctrl_usb_otg1: usbotg1grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	0x17059
		>;
	};*/
	/* USDHC */
	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX6UL_PAD_SD1_CMD__USDHC1_CMD     		0x17059
			MX6UL_PAD_SD1_CLK__USDHC1_CLK			0x10071
			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 		0x17059
			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 		0x17059
			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 		0x17059
			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 		0x17059
			MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */
			//MX6UL_PAD_GPIO1_IO05__USDHC1_VSELECT    0x17059 /* SD1 VSELECT */
			MX6UL_PAD_GPIO1_IO09__GPIO1_IO09        0x17059 /* SD1 RESET */
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
		fsl,pins = <
			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9

		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
		fsl,pins = <
			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x17059
			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
		>;
	};

	pinctrl_usdhc2_8bit: usdhc2grp_8bit {
		fsl,pins = <
			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
			MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x17059
			MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x17059
			MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x17059
			MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x17059
		>;
	};

	pinctrl_usdhc2_8bit_100mhz: usdhc2grp_8bit_100mhz {
		fsl,pins = <
			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x100b9
			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x170b9
			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170b9
			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170b9
			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170b9
			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170b9
			MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x170b9
			MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x170b9
			MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x170b9
			MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x170b9
		>;
	};

	pinctrl_usdhc2_8bit_200mhz: usdhc2grp_8bit_200mhz {
		fsl,pins = <
			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x100f9
			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x170f9
			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170f9
			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170f9
			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170f9
			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170f9
			MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x170f9
			MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x170f9
			MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x170f9
			MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x170f9
		>;
	};
};

