Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar 27 17:27:15 2022
| Host         : DESKTOP-L4I6AU1 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_Level_Hangman_methodology_drc_routed.rpt -pb Top_Level_Hangman_methodology_drc_routed.pb -rpx Top_Level_Hangman_methodology_drc_routed.rpx
| Design       : Top_Level_Hangman
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 30
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 11         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning          | Missing input or output delay | 18         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin INST_PS2_Keyboard/ps2_keyboard_0/ps2_word_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin INST_PS2_Keyboard/ps2_keyboard_0/ps2_word_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin INST_PS2_Keyboard/ps2_keyboard_0/ps2_word_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin INST_PS2_Keyboard/ps2_keyboard_0/ps2_word_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin INST_PS2_Keyboard/ps2_keyboard_0/ps2_word_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin INST_PS2_Keyboard/ps2_keyboard_0/ps2_word_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin INST_PS2_Keyboard/ps2_keyboard_0/ps2_word_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin INST_PS2_Keyboard/ps2_keyboard_0/ps2_word_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin INST_PS2_Keyboard/ps2_keyboard_0/ps2_word_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin INST_PS2_Keyboard/ps2_keyboard_0/ps2_word_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin INST_PS2_Keyboard/ps2_keyboard_0/ps2_word_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell INST_RESET_DELAY/oRESET_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) INST_LCD/inst_i2cm/FSM_onehot_state_reg[1]/CLR, INST_LCD/inst_i2cm/FSM_onehot_state_reg[2]/CLR, INST_LCD/inst_i2cm/FSM_onehot_state_reg[3]/CLR, INST_LCD/inst_i2cm/FSM_onehot_state_reg[4]/CLR, INST_LCD/inst_i2cm/FSM_onehot_state_reg[5]/CLR, INST_LCD/inst_i2cm/FSM_onehot_state_reg[8]/CLR, INST_LCD/inst_i2cm/count_reg[0]/CLR, INST_LCD/inst_i2cm/count_reg[10]/CLR, INST_LCD/inst_i2cm/count_reg[1]/CLR, INST_LCD/inst_i2cm/count_reg[2]/CLR, INST_LCD/inst_i2cm/count_reg[3]/CLR, INST_LCD/inst_i2cm/count_reg[4]/CLR, INST_LCD/inst_i2cm/count_reg[5]/CLR, INST_LCD/inst_i2cm/count_reg[6]/CLR, INST_LCD/inst_i2cm/count_reg[7]/CLR (the first 15 of 25 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ja[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ja[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ja[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ja[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ja[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ja[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ja[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ja[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on jb[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on jb[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on jb[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on jb[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on jb[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on jb[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on jb[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on jb[7] relative to clock(s) sys_clk_pin
Related violations: <none>


