{"vcs1":{"timestamp_begin":1680777733.358124815, "rt":0.80, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1680777734.184923341, "rt":1.05, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680777735.256685259, "rt":0.58, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680777733.084895739}
{"VCS_COMP_START_TIME": 1680777733.084895739}
{"VCS_COMP_END_TIME": 1680777736.596805566}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338440}}
{"stitch_vcselab": {"peak_mem": 222628}}
