module register_file_updated_tb(); 

	reg clk, reset, wen; 
	reg [2:0] A_1, A_2, A_3; 
	reg [7:0] WD3, R7; 
	reg [7:0] RD1, RD2; 
 