Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 18:28:17 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_96_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 Delay1No18_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum22_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.792ns (23.390%)  route 2.594ns (76.610%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 5.681 - 4.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.187ns (routing 0.170ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.155ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19828, routed)       1.187     2.138    Delay1No18_instance/clk_IBUF_BUFG
    SLICE_X123Y436       FDCE                                         r  Delay1No18_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y436       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.217 r  Delay1No18_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.616     2.833    Delay1No18_instance/Q[8]
    SLICE_X127Y454       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.932 r  Delay1No18_instance/geqOp_carry_i_12__1/O
                         net (fo=1, routed)           0.007     2.939    Sum22_2_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X127Y454       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.092 r  Sum22_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.118    Sum22_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y455       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.133 r  Sum22_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.159    Sum22_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y456       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.211 r  Sum22_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.355     3.566    Delay1No19_instance/CO[0]
    SLICE_X129Y462       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     3.632 f  Delay1No19_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.238     3.870    Delay1No18_instance/Y_reg[23]_0[0]
    SLICE_X129Y462       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.022 f  Delay1No18_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.153     4.175    Delay1No18_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X129Y462       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     4.265 r  Delay1No18_instance/shiftedFracY_d1[49]_i_7__1/O
                         net (fo=32, routed)          0.543     4.808    Delay1No19_instance/Y_reg[23]_0
    SLICE_X125Y456       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     4.843 r  Delay1No19_instance/shiftedFracY_d1[7]_i_2__1/O
                         net (fo=4, routed)           0.259     5.102    Delay1No18_instance/level2__1[6]
    SLICE_X123Y457       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     5.153 r  Delay1No18_instance/shiftedFracY_d1[3]_i_1__1/O
                         net (fo=2, routed)           0.371     5.524    Sum22_2_impl_instance/FPAddSubOp_instance/level4__1[3]
    SLICE_X125Y460       FDRE                                         r  Sum22_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19828, routed)       1.021     5.681    Sum22_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X125Y460       FDRE                                         r  Sum22_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/C
                         clock pessimism              0.359     6.040    
                         clock uncertainty           -0.035     6.004    
    SLICE_X125Y460       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.029    Sum22_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  0.506    




