{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582992779249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582992779259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 29 17:12:59 2020 " "Processing started: Sat Feb 29 17:12:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582992779259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582992779259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projet_VHDL -c Projet_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projet_VHDL -c Projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582992779259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582992779953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582992779953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "septseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file septseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 septseg-rtl " "Found design unit 1: septseg-rtl" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582992791469 ""} { "Info" "ISGN_ENTITY_NAME" "1 septseg " "Found entity 1: septseg" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582992791469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582992791469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "septseg " "Elaborating entity \"septseg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582992791525 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX00 GND " "Pin \"HEX00\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX00"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX01 VCC " "Pin \"HEX01\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX01"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX02 GND " "Pin \"HEX02\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX02"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX03 VCC " "Pin \"HEX03\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX03"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX04 GND " "Pin \"HEX04\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX04"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX05 VCC " "Pin \"HEX05\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX05"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX06 VCC " "Pin \"HEX06\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX06"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX10 GND " "Pin \"HEX10\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX10"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX11 GND " "Pin \"HEX11\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX11"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX12 VCC " "Pin \"HEX12\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX12"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX13 VCC " "Pin \"HEX13\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX13"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX14 GND " "Pin \"HEX14\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX14"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX15 GND " "Pin \"HEX15\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX15"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX16 GND " "Pin \"HEX16\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX16"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX20 GND " "Pin \"HEX20\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX20"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX21 VCC " "Pin \"HEX21\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX21"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX22 GND " "Pin \"HEX22\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX22"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX23 GND " "Pin \"HEX23\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX23"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX24 VCC " "Pin \"HEX24\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX24"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX25 GND " "Pin \"HEX25\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX25"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX26 GND " "Pin \"HEX26\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX26"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX30 GND " "Pin \"HEX30\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX30"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX31 VCC " "Pin \"HEX31\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX31"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX32 VCC " "Pin \"HEX32\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX32"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX33 GND " "Pin \"HEX33\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX33"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX34 GND " "Pin \"HEX34\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX34"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX35 GND " "Pin \"HEX35\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX35"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX36 VCC " "Pin \"HEX36\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX36"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX40 GND " "Pin \"HEX40\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX40"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX41 VCC " "Pin \"HEX41\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX41"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX42 GND " "Pin \"HEX42\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX42"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX43 VCC " "Pin \"HEX43\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX43"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX44 GND " "Pin \"HEX44\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX44"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX45 VCC " "Pin \"HEX45\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX45"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX46 VCC " "Pin \"HEX46\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX46"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX50 VCC " "Pin \"HEX50\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX50"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX51 GND " "Pin \"HEX51\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX51"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX52 GND " "Pin \"HEX52\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX52"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX53 GND " "Pin \"HEX53\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX53"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX54 GND " "Pin \"HEX54\" is stuck at GND" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX54"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX55 VCC " "Pin \"HEX55\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX55"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX56 VCC " "Pin \"HEX56\" is stuck at VCC" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582992792102 "|septseg|HEX56"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582992792102 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582992792229 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582992792229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582992792267 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582992792267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582992792267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582992792282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 29 17:13:12 2020 " "Processing ended: Sat Feb 29 17:13:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582992792282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582992792282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582992792282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582992792282 ""}
