add_vhdl_file sources_1 WORK ../../../../src/main/synthesijer/Fib.vhd
add_vhdl_file sources_1 WORK ../../../../src/main/synthesijer/fib_interface.vhd
add_vhdl_file sources_1 WORK ../../../../src/main/synthesijer/fibonacci_server.vhd
