#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct 22 12:32:50 2024
# Process ID: 4120
# Current directory: C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35080 C:\Xilinx\ECE433Fall2024labs\lab7ece433\lab7ece433\lab7ece433.xpr
# Log file: C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/vivado.log
# Journal file: C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 675.461 ; gain = 42.812
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: I2C_Host_Controller_phase1_temp
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1217.934 ; gain = 234.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'I2C_Host_Controller_phase1_temp' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
	Parameter InitialState bound to: 3'b000 
	Parameter StartState bound to: 3'b001 
	Parameter LoadState bound to: 3'b010 
	Parameter WriteState bound to: 3'b011 
	Parameter AcknowledgeState bound to: 3'b100 
	Parameter TransitState bound to: 3'b101 
	Parameter StopState bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'DelayLoop2024Fall' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
	Parameter DelayCount bound to: 10000 - type: integer 
	Parameter NumberOfBits bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLoop2024Fall' (1#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
INFO: [Synth 8-6157] synthesizing module 'NegativeClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NegativeClockedOneShot' (2#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
INFO: [Synth 8-6157] synthesizing module 'PositiveClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PositiveClockedOneShot' (3#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
WARNING: [Synth 8-3848] Net WriteLoad in module/entity I2C_Host_Controller_phase1_temp does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:20]
WARNING: [Synth 8-3848] Net ReadorWrite in module/entity I2C_Host_Controller_phase1_temp does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:20]
WARNING: [Synth 8-3848] Net ShiftorHold in module/entity I2C_Host_Controller_phase1_temp does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:20]
WARNING: [Synth 8-3848] Net Select in module/entity I2C_Host_Controller_phase1_temp does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:20]
WARNING: [Synth 8-3848] Net BaudEnable in module/entity I2C_Host_Controller_phase1_temp does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:20]
WARNING: [Synth 8-3848] Net StartStopAck in module/entity I2C_Host_Controller_phase1_temp does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:20]
WARNING: [Synth 8-3848] Net StartDelay in module/entity I2C_Host_Controller_phase1_temp does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Host_Controller_phase1_temp' (4#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1_temp has unconnected port WriteLoad
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1_temp has unconnected port ReadorWrite
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1_temp has unconnected port ShiftorHold
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1_temp has unconnected port Select
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1_temp has unconnected port BaudEnable
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1_temp has unconnected port StartStopAck
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1_temp has unconnected port Start
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1303.836 ; gain = 320.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1303.836 ; gain = 320.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1303.836 ; gain = 320.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1303.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1357.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1417.332 ; gain = 434.355
12 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1417.332 ; gain = 692.449
open_project C:/Xilinx/ECE433Fall2024labs/lab5ece433/lab5ece433_stopwatch/lab5ece433_stopwatch.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
current_project lab7ece433
set_property top I2C_SDAmodule_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_SDAmodule_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_SDAmodule_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_SDAmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_SDAmodule_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_SDAmodule_tb_behav xil_defaultlib.I2C_SDAmodule_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_SDAmodule_tb_behav xil_defaultlib.I2C_SDAmodule_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_SDAmodule
Compiling module xil_defaultlib.I2C_SDAmodule_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_SDAmodule_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim/xsim.dir/I2C_SDAmodule_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 22 14:27:58 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1420.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_SDAmodule_tb_behav -key {Behavioral:sim_1:Functional:I2C_SDAmodule_tb} -tclbatch {I2C_SDAmodule_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source I2C_SDAmodule_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 100 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_tb.v" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_SDAmodule_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1432.852 ; gain = 12.391
set_property top I2C_DataUnit_tb [current_fileset]
update_compile_order -fileset sources_1
set_property top I2C_DataUnit [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.789 ; gain = 56.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'I2C_DataUnit' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:11]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I2C_ShiftRegister' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v:8]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_ShiftRegister' (1#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v:8]
INFO: [Synth 8-6157] synthesizing module 'I2C_SDAmodule' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'I2C_SDAmodule' (2#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'I2C_DataUnit' (3#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1676.500 ; gain = 96.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.500 ; gain = 96.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.500 ; gain = 96.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1676.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1804.387 ; gain = 224.371
set_property top I2C_Host_Controller_phase1_tb [current_fileset]
update_compile_order -fileset sources_1
set_property top I2C_Host_Controller_phase1 [current_fileset]
update_compile_order -fileset sources_1
set_property top DelayLoop2024Fall [current_fileset]
update_compile_order -fileset sources_1
set_property top I2C_Host_Controller_phase1 [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1861.277 ; gain = 31.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'I2C_Host_Controller_phase1' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
	Parameter InitialState bound to: 3'b000 
	Parameter StartState bound to: 3'b001 
	Parameter LoadState bound to: 3'b010 
	Parameter WriteState bound to: 3'b011 
	Parameter AcknowledgeState bound to: 3'b100 
	Parameter TransitState bound to: 3'b101 
	Parameter StopState bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'DelayLoop2024Fall' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
	Parameter DelayCount bound to: 10000 - type: integer 
	Parameter NumberOfBits bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLoop2024Fall' (1#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
INFO: [Synth 8-6157] synthesizing module 'NegativeClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NegativeClockedOneShot' (2#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
INFO: [Synth 8-6157] synthesizing module 'PositiveClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PositiveClockedOneShot' (3#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
WARNING: [Synth 8-3848] Net WriteLoad in module/entity I2C_Host_Controller_phase1 does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:20]
WARNING: [Synth 8-3848] Net ReadorWrite in module/entity I2C_Host_Controller_phase1 does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:20]
WARNING: [Synth 8-3848] Net ShiftorHold in module/entity I2C_Host_Controller_phase1 does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:20]
WARNING: [Synth 8-3848] Net Select in module/entity I2C_Host_Controller_phase1 does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:20]
WARNING: [Synth 8-3848] Net BaudEnable in module/entity I2C_Host_Controller_phase1 does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:20]
WARNING: [Synth 8-3848] Net StartStopAck in module/entity I2C_Host_Controller_phase1 does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:20]
WARNING: [Synth 8-3848] Net StartDelay in module/entity I2C_Host_Controller_phase1 does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Host_Controller_phase1' (4#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1 has unconnected port WriteLoad
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1 has unconnected port ReadorWrite
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1 has unconnected port ShiftorHold
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1 has unconnected port Select
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1 has unconnected port BaudEnable
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1 has unconnected port StartStopAck
WARNING: [Synth 8-3331] design I2C_Host_Controller_phase1 has unconnected port Start
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1892.434 ; gain = 62.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1915.242 ; gain = 85.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1915.242 ; gain = 85.508
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1915.242 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1915.242 ; gain = 85.508
open_project C:/Xilinx/ECE433Fall2024labs/lab6ece433/lab6ece433fall2024/lab6ece433fall2024.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
close_project
open_project C:/Xilinx/ECE433Fall2024labs/lab3/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Xilinx/ECE433Fall2024labs/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
current_project lab7ece433
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top I2C_Host_Controller_phase1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1935.973 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'I2C_BaudRateGenerator_tb' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator_tb.v:3]
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator_tb.v:25]
INFO: [Synth 8-6157] synthesizing module 'I2C_BaudRateGenerator' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6155] done synthesizing module 'I2C_BaudRateGenerator' (1#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
WARNING: [Synth 8-85] always block has no event control specified [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator_tb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'I2C_BaudRateGenerator_tb' (2#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator_tb.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1935.973 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1935.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1935.973 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1935.973 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2003.531 ; gain = 67.559
set_property top I2C_BaudRateGenerator [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2058.129 ; gain = 46.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'I2C_BaudRateGenerator' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6155] done synthesizing module 'I2C_BaudRateGenerator' (1#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2060.914 ; gain = 49.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2083.773 ; gain = 72.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2083.773 ; gain = 72.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2083.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2083.773 ; gain = 72.164
update_compile_order -fileset sources_1
set_property top I2C_Host_Controller_phase1 [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2083.773 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'I2C_Host_Controller_phase1' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2091.672 ; gain = 7.898
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2091.672 ; gain = 7.898
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.797 ; gain = 9.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'I2C_Host_Controller_phase1' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
	Parameter InitialState bound to: 3'b000 
	Parameter StartState bound to: 3'b001 
	Parameter LoadState bound to: 3'b010 
	Parameter WriteState bound to: 3'b011 
	Parameter AcknowledgeState bound to: 3'b100 
	Parameter TransitState bound to: 3'b101 
	Parameter StopState bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'DelayLoop2024Fall' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
	Parameter DelayCount bound to: 10000 - type: integer 
	Parameter NumberOfBits bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLoop2024Fall' (1#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
INFO: [Synth 8-6157] synthesizing module 'NegativeClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NegativeClockedOneShot' (2#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
INFO: [Synth 8-6157] synthesizing module 'PositiveClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PositiveClockedOneShot' (3#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:85]
WARNING: [Synth 8-567] referenced signal 'OneShotI2Cnegative' should be on the sensitivity list [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:84]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Host_Controller_phase1' (4#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2100.797 ; gain = 9.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.898 ; gain = 21.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.898 ; gain = 21.227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2112.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.898 ; gain = 21.227
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.289 ; gain = 16.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'I2C_Host_Controller_phase1' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
	Parameter InitialState bound to: 3'b000 
	Parameter StartState bound to: 3'b001 
	Parameter LoadState bound to: 3'b010 
	Parameter WriteState bound to: 3'b011 
	Parameter AcknowledgeState bound to: 3'b100 
	Parameter TransitState bound to: 3'b101 
	Parameter StopState bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'DelayLoop2024Fall' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
	Parameter DelayCount bound to: 10000 - type: integer 
	Parameter NumberOfBits bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLoop2024Fall' (1#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
INFO: [Synth 8-6157] synthesizing module 'NegativeClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NegativeClockedOneShot' (2#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
INFO: [Synth 8-6157] synthesizing module 'PositiveClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PositiveClockedOneShot' (3#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
WARNING: [Synth 8-567] referenced signal 'OneShotI2Cnegative' should be on the sensitivity list [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:84]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Host_Controller_phase1' (4#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.316 ; gain = 16.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2136.922 ; gain = 24.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2136.922 ; gain = 24.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2136.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2136.922 ; gain = 24.023
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2145.227 ; gain = 7.527
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim/xsim.dir/I2C_Host_Controller_phase1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 22 15:27:51 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_Host_Controller_phase1_tb_behav -key {Behavioral:sim_1:Functional:I2C_Host_Controller_phase1_tb} -tclbatch {I2C_Host_Controller_phase1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source I2C_Host_Controller_phase1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_Host_Controller_phase1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2145.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2145.227 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_Host_Controller_phase1_tb_behav -key {Behavioral:sim_1:Functional:I2C_Host_Controller_phase1_tb} -tclbatch {I2C_Host_Controller_phase1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source I2C_Host_Controller_phase1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_Host_Controller_phase1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2145.227 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/I2C_Host_Controller_phase1_tb/uut/DelayUnit}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2145.227 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/I2C_Host_Controller_phase1_tb/uut/DelayUnit}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2145.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2145.227 ; gain = 0.000
set_property top Lab7I2Cphase1fall2024JJS_tb [current_fileset]
update_compile_order -fileset sources_1
set_property top Lab7I2Cphase1fall2024JJS_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab7I2Cphase1fall2024JJS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab7I2Cphase1fall2024JJS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_DataUnit
INFO: [VRFC 10-2458] undeclared symbol ShiftIn, assumed default net type wire [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:23]
INFO: [VRFC 10-2458] undeclared symbol ShiftOut, assumed default net type wire [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7I2Cphase1fall2024JJS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7I2Cphase1fall2024JJS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v" Line 10. Module I2C_BaudRateGenerator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v" Line 11. Module I2C_DataUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_BaudRateGenerator
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_ShiftRegister
Compiling module xil_defaultlib.I2C_SDAmodule
Compiling module xil_defaultlib.I2C_DataUnit
Compiling module xil_defaultlib.Lab7I2Cphase1fall2024JJS
Compiling module xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab7I2Cphase1fall2024JJS_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim/xsim.dir/Lab7I2Cphase1fall2024JJS_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 22 16:21:47 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab7I2Cphase1fall2024JJS_tb_behav -key {Behavioral:sim_1:Functional:Lab7I2Cphase1fall2024JJS_tb} -tclbatch {Lab7I2Cphase1fall2024JJS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Lab7I2Cphase1fall2024JJS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v" Line 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab7I2Cphase1fall2024JJS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2145.227 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2145.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab7I2Cphase1fall2024JJS_tb' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:10]
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:28]
INFO: [Synth 8-6157] synthesizing module 'Lab7I2Cphase1fall2024JJS' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:10]
	Parameter FirstByte bound to: 8'b10011011 
	Parameter BaudRate bound to: 20'b00000000000000000010 
	Parameter ClockFrequency bound to: 30'b000000000000000000000000010100 
INFO: [Synth 8-6157] synthesizing module 'I2C_BaudRateGenerator' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6155] done synthesizing module 'I2C_BaudRateGenerator' (1#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6157] synthesizing module 'I2C_Host_Controller_phase1' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
	Parameter InitialState bound to: 3'b000 
	Parameter StartState bound to: 3'b001 
	Parameter LoadState bound to: 3'b010 
	Parameter WriteState bound to: 3'b011 
	Parameter AcknowledgeState bound to: 3'b100 
	Parameter TransitState bound to: 3'b101 
	Parameter StopState bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'DelayLoop2024Fall' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
	Parameter DelayCount bound to: 3 - type: integer 
	Parameter NumberOfBits bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLoop2024Fall' (2#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
INFO: [Synth 8-6157] synthesizing module 'NegativeClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NegativeClockedOneShot' (3#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
INFO: [Synth 8-6157] synthesizing module 'PositiveClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PositiveClockedOneShot' (4#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
ERROR: [Synth 8-27] procedural assign not supported [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:118]
ERROR: [Synth 8-6156] failed synthesizing module 'I2C_Host_Controller_phase1' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
ERROR: [Synth 8-6156] failed synthesizing module 'Lab7I2Cphase1fall2024JJS' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:10]
ERROR: [Synth 8-6156] failed synthesizing module 'Lab7I2Cphase1fall2024JJS_tb' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2145.227 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2145.227 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
set_property top Lab7I2Cphase1fall2024JJS [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2145.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab7I2Cphase1fall2024JJS' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:10]
	Parameter FirstByte bound to: 8'b10011011 
	Parameter BaudRate bound to: 20'b00000000000000000010 
	Parameter ClockFrequency bound to: 30'b000000000000000000000000010100 
INFO: [Synth 8-6157] synthesizing module 'I2C_BaudRateGenerator' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6155] done synthesizing module 'I2C_BaudRateGenerator' (1#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6157] synthesizing module 'I2C_Host_Controller_phase1' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
	Parameter InitialState bound to: 3'b000 
	Parameter StartState bound to: 3'b001 
	Parameter LoadState bound to: 3'b010 
	Parameter WriteState bound to: 3'b011 
	Parameter AcknowledgeState bound to: 3'b100 
	Parameter TransitState bound to: 3'b101 
	Parameter StopState bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'DelayLoop2024Fall' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
	Parameter DelayCount bound to: 3 - type: integer 
	Parameter NumberOfBits bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLoop2024Fall' (2#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
INFO: [Synth 8-6157] synthesizing module 'NegativeClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NegativeClockedOneShot' (3#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
INFO: [Synth 8-6157] synthesizing module 'PositiveClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PositiveClockedOneShot' (4#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
ERROR: [Synth 8-27] procedural assign not supported [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:118]
ERROR: [Synth 8-6156] failed synthesizing module 'I2C_Host_Controller_phase1' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
ERROR: [Synth 8-6156] failed synthesizing module 'Lab7I2Cphase1fall2024JJS' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2145.227 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2145.227 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2145.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab7I2Cphase1fall2024JJS' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:10]
	Parameter FirstByte bound to: 8'b10011011 
	Parameter BaudRate bound to: 20'b00000000000000000010 
	Parameter ClockFrequency bound to: 30'b000000000000000000000000010100 
INFO: [Synth 8-6157] synthesizing module 'I2C_BaudRateGenerator' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6155] done synthesizing module 'I2C_BaudRateGenerator' (1#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6157] synthesizing module 'I2C_Host_Controller_phase1' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
	Parameter InitialState bound to: 3'b000 
	Parameter StartState bound to: 3'b001 
	Parameter LoadState bound to: 3'b010 
	Parameter WriteState bound to: 3'b011 
	Parameter AcknowledgeState bound to: 3'b100 
	Parameter TransitState bound to: 3'b101 
	Parameter StopState bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'DelayLoop2024Fall' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
	Parameter DelayCount bound to: 3 - type: integer 
	Parameter NumberOfBits bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLoop2024Fall' (2#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
INFO: [Synth 8-6157] synthesizing module 'NegativeClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NegativeClockedOneShot' (3#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
INFO: [Synth 8-6157] synthesizing module 'PositiveClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PositiveClockedOneShot' (4#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
WARNING: [Synth 8-567] referenced signal 'OneShotI2Cnegative' should be on the sensitivity list [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:84]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Host_Controller_phase1' (5#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
INFO: [Synth 8-6157] synthesizing module 'I2C_DataUnit' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:11]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I2C_ShiftRegister' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v:8]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_ShiftRegister' (6#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v:8]
INFO: [Synth 8-6157] synthesizing module 'I2C_SDAmodule' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'I2C_SDAmodule' (7#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'I2C_DataUnit' (8#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:11]
WARNING: [Synth 8-3848] Net ClockLocked in module/entity Lab7I2Cphase1fall2024JJS does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:12]
WARNING: [Synth 8-3848] Net clk80MHz in module/entity Lab7I2Cphase1fall2024JJS does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Lab7I2Cphase1fall2024JJS' (9#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:10]
WARNING: [Synth 8-3331] design Lab7I2Cphase1fall2024JJS has unconnected port ClockLocked
WARNING: [Synth 8-3331] design Lab7I2Cphase1fall2024JJS has unconnected port clock
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2145.227 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2148.922 ; gain = 3.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2148.922 ; gain = 3.695
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2148.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2157.105 ; gain = 11.879
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab7I2Cphase1fall2024JJS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab7I2Cphase1fall2024JJS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_DataUnit
INFO: [VRFC 10-2458] undeclared symbol ShiftIn, assumed default net type wire [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:23]
INFO: [VRFC 10-2458] undeclared symbol ShiftOut, assumed default net type wire [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_SDAmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7I2Cphase1fall2024JJS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7I2Cphase1fall2024JJS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_BaudRateGenerator
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_ShiftRegister
Compiling module xil_defaultlib.I2C_SDAmodule
Compiling module xil_defaultlib.I2C_DataUnit
Compiling module xil_defaultlib.Lab7I2Cphase1fall2024JJS
Compiling module xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab7I2Cphase1fall2024JJS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab7I2Cphase1fall2024JJS_tb_behav -key {Behavioral:sim_1:Functional:Lab7I2Cphase1fall2024JJS_tb} -tclbatch {Lab7I2Cphase1fall2024JJS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Lab7I2Cphase1fall2024JJS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v" Line 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab7I2Cphase1fall2024JJS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2281.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Lab7I2Cphase1fall2024JJS_tb [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2281.086 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'Lab7I2Cphase1fall2024JJS_tb' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2281.086 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2281.086 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2281.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab7I2Cphase1fall2024JJS_tb' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:10]
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:28]
INFO: [Synth 8-6157] synthesizing module 'Lab7I2Cphase1fall2024JJS' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:10]
	Parameter FirstByte bound to: 8'b10011011 
	Parameter BaudRate bound to: 20'b00000000000000000010 
	Parameter ClockFrequency bound to: 30'b000000000000000000000000010100 
INFO: [Synth 8-6157] synthesizing module 'I2C_BaudRateGenerator' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6155] done synthesizing module 'I2C_BaudRateGenerator' (1#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6157] synthesizing module 'I2C_Host_Controller_phase1' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
	Parameter InitialState bound to: 3'b000 
	Parameter StartState bound to: 3'b001 
	Parameter LoadState bound to: 3'b010 
	Parameter WriteState bound to: 3'b011 
	Parameter AcknowledgeState bound to: 3'b100 
	Parameter TransitState bound to: 3'b101 
	Parameter StopState bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'DelayLoop2024Fall' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
	Parameter DelayCount bound to: 3 - type: integer 
	Parameter NumberOfBits bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLoop2024Fall' (2#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
INFO: [Synth 8-6157] synthesizing module 'NegativeClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NegativeClockedOneShot' (3#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
INFO: [Synth 8-6157] synthesizing module 'PositiveClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PositiveClockedOneShot' (4#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
WARNING: [Synth 8-567] referenced signal 'OneShotI2Cnegative' should be on the sensitivity list [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:84]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Host_Controller_phase1' (5#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
INFO: [Synth 8-6157] synthesizing module 'I2C_DataUnit' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:11]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I2C_ShiftRegister' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v:8]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_ShiftRegister' (6#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v:8]
INFO: [Synth 8-6157] synthesizing module 'I2C_SDAmodule' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'I2C_SDAmodule' (7#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'I2C_DataUnit' (8#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:11]
WARNING: [Synth 8-3848] Net ClockLocked in module/entity Lab7I2Cphase1fall2024JJS does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:12]
WARNING: [Synth 8-3848] Net clk80MHz in module/entity Lab7I2Cphase1fall2024JJS does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Lab7I2Cphase1fall2024JJS' (9#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:10]
WARNING: [Synth 8-85] always block has no event control specified [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Lab7I2Cphase1fall2024JJS_tb' (10#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:10]
WARNING: [Synth 8-3331] design Lab7I2Cphase1fall2024JJS has unconnected port ClockLocked
WARNING: [Synth 8-3331] design Lab7I2Cphase1fall2024JJS has unconnected port clock
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2281.086 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2281.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2281.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2281.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2281.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2281.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab7I2Cphase1fall2024JJS_tb' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:10]
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:29]
INFO: [Synth 8-6157] synthesizing module 'Lab7I2Cphase1fall2024JJS' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:10]
	Parameter FirstByte bound to: 8'b10011011 
	Parameter BaudRate bound to: 20'b00000000000000000010 
	Parameter ClockFrequency bound to: 30'b000000000000000000000000010100 
INFO: [Synth 8-6157] synthesizing module 'I2C_BaudRateGenerator' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6155] done synthesizing module 'I2C_BaudRateGenerator' (1#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6157] synthesizing module 'I2C_Host_Controller_phase1' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
	Parameter InitialState bound to: 3'b000 
	Parameter StartState bound to: 3'b001 
	Parameter LoadState bound to: 3'b010 
	Parameter WriteState bound to: 3'b011 
	Parameter AcknowledgeState bound to: 3'b100 
	Parameter TransitState bound to: 3'b101 
	Parameter StopState bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'DelayLoop2024Fall' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
	Parameter DelayCount bound to: 3 - type: integer 
	Parameter NumberOfBits bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLoop2024Fall' (2#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v:9]
INFO: [Synth 8-6157] synthesizing module 'NegativeClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NegativeClockedOneShot' (3#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v:7]
INFO: [Synth 8-6157] synthesizing module 'PositiveClockedOneShot' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PositiveClockedOneShot' (4#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v:7]
WARNING: [Synth 8-567] referenced signal 'OneShotI2Cnegative' should be on the sensitivity list [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:84]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Host_Controller_phase1' (5#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v:18]
INFO: [Synth 8-6157] synthesizing module 'I2C_DataUnit' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:11]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I2C_ShiftRegister' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v:8]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_ShiftRegister' (6#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v:8]
INFO: [Synth 8-6157] synthesizing module 'I2C_SDAmodule' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'I2C_SDAmodule' (7#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'I2C_DataUnit' (8#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:11]
WARNING: [Synth 8-3848] Net ClockLocked in module/entity Lab7I2Cphase1fall2024JJS does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:12]
WARNING: [Synth 8-3848] Net clk80MHz in module/entity Lab7I2Cphase1fall2024JJS does not have driver. [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Lab7I2Cphase1fall2024JJS' (9#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v:10]
WARNING: [Synth 8-85] always block has no event control specified [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Lab7I2Cphase1fall2024JJS_tb' (10#1) [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:10]
WARNING: [Synth 8-3331] design Lab7I2Cphase1fall2024JJS has unconnected port ClockLocked
WARNING: [Synth 8-3331] design Lab7I2Cphase1fall2024JJS has unconnected port clock
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2281.086 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2281.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2281.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2281.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2281.086 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab7I2Cphase1fall2024JJS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab7I2Cphase1fall2024JJS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_DataUnit
INFO: [VRFC 10-2458] undeclared symbol ShiftIn, assumed default net type wire [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:23]
INFO: [VRFC 10-2458] undeclared symbol ShiftOut, assumed default net type wire [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_SDAmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7I2Cphase1fall2024JJS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7I2Cphase1fall2024JJS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_BaudRateGenerator
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_ShiftRegister
Compiling module xil_defaultlib.I2C_SDAmodule
Compiling module xil_defaultlib.I2C_DataUnit
Compiling module xil_defaultlib.Lab7I2Cphase1fall2024JJS
Compiling module xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab7I2Cphase1fall2024JJS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab7I2Cphase1fall2024JJS_tb_behav -key {Behavioral:sim_1:Functional:Lab7I2Cphase1fall2024JJS_tb} -tclbatch {Lab7I2Cphase1fall2024JJS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Lab7I2Cphase1fall2024JJS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab7I2Cphase1fall2024JJS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2330.336 ; gain = 49.250
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab7I2Cphase1fall2024JJS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab7I2Cphase1fall2024JJS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_DataUnit
INFO: [VRFC 10-2458] undeclared symbol ShiftIn, assumed default net type wire [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:23]
INFO: [VRFC 10-2458] undeclared symbol ShiftOut, assumed default net type wire [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_SDAmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7I2Cphase1fall2024JJS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7I2Cphase1fall2024JJS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'I2C_Host_Controller_phase1' is not declared under prefix 'DUT' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:15]
ERROR: [VRFC 10-2991] 'I2C_Host_Controller_phase1' is not declared under prefix 'DUT' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:16]
ERROR: [VRFC 10-2991] 'I2C_Host_Controller_phase1' is not declared under prefix 'DUT' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:17]
ERROR: [VRFC 10-2991] 'I2C_Host_Controller_phase1' is not declared under prefix 'DUT' [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab7I2Cphase1fall2024JJS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab7I2Cphase1fall2024JJS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_DataUnit
INFO: [VRFC 10-2458] undeclared symbol ShiftIn, assumed default net type wire [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:23]
INFO: [VRFC 10-2458] undeclared symbol ShiftOut, assumed default net type wire [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_SDAmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7I2Cphase1fall2024JJS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7I2Cphase1fall2024JJS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_BaudRateGenerator
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_ShiftRegister
Compiling module xil_defaultlib.I2C_SDAmodule
Compiling module xil_defaultlib.I2C_DataUnit
Compiling module xil_defaultlib.Lab7I2Cphase1fall2024JJS
Compiling module xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab7I2Cphase1fall2024JJS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 600 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2330.473 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab7I2Cphase1fall2024JJS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab7I2Cphase1fall2024JJS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/DelayLoop2024Fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayLoop2024Fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_DataUnit
INFO: [VRFC 10-2458] undeclared symbol ShiftIn, assumed default net type wire [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:23]
INFO: [VRFC 10-2458] undeclared symbol ShiftOut, assumed default net type wire [C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Host_Controller_phase1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_SDAmodule_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_SDAmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7I2Cphase1Fall2024JJS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7I2Cphase1fall2024JJS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/NegativeClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegativeClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/PositiveClockedOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PositiveClockedOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7I2Cphase1fall2024JJS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_BaudRateGenerator
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_ShiftRegister
Compiling module xil_defaultlib.I2C_SDAmodule
Compiling module xil_defaultlib.I2C_DataUnit
Compiling module xil_defaultlib.Lab7I2Cphase1fall2024JJS
Compiling module xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab7I2Cphase1fall2024JJS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 600 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2330.473 ; gain = 0.000
set_property top I2C_Host_Controller_phase1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 600 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/Lab7phase1overall2024fall_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2330.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_Host_Controller_phase1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_Host_Controller_phase1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
"xelab -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6726e619f684ce0afeb195886be3b8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase1_tb_behav xil_defaultlib.I2C_Host_Controller_phase1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_Host_Controller_phase1_tb_behav -key {Behavioral:sim_1:Functional:I2C_Host_Controller_phase1_tb} -tclbatch {I2C_Host_Controller_phase1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source I2C_Host_Controller_phase1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 350 ns : File "C:/Xilinx/ECE433Fall2024labs/lab7ece433/lab7ece433/lab7ece433.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_Host_Controller_phase1_tb.v" Line 30
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2337.020 ; gain = 6.547
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_Host_Controller_phase1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2337.020 ; gain = 6.547
