
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003550                       # Number of seconds simulated
sim_ticks                                  3549522348                       # Number of ticks simulated
final_tick                               533113902285                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172666                       # Simulator instruction rate (inst/s)
host_op_rate                                   218851                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 302922                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888560                       # Number of bytes of host memory used
host_seconds                                 11717.62                       # Real time elapsed on the host
sim_insts                                  2023234157                       # Number of instructions simulated
sim_ops                                    2564413895                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       220032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       128384                       # Number of bytes read from this memory
system.physmem.bytes_read::total               351488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       157056                       # Number of bytes written to this memory
system.physmem.bytes_written::total            157056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1719                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1003                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2746                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1227                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1227                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       396673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     61989186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       468795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     36169374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                99024028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       396673                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       468795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             865469                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44247080                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44247080                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44247080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       396673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     61989186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       468795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     36169374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              143271108                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8512045                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3106865                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551752                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202250                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1250232                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1201340                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          313919                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8814                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3196383                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17051676                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3106865                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1515259                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3657535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1082857                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        678549                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1563386                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80726                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8410043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.492201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4752508     56.51%     56.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365158      4.34%     60.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317727      3.78%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          341693      4.06%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297777      3.54%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154021      1.83%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101934      1.21%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          272792      3.24%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806433     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8410043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364996                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.003241                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3364531                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       634928                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3477258                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56592                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876725                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506013                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20227074                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6393                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876725                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3532674                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         285799                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        71049                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3362018                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281770                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19538790                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          560                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        177364                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76700                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27135430                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91088371                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91088371                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10328420                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3296                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1699                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           748450                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1936133                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26107                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       295605                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18415410                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3293                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14770406                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28448                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6140025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18774710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8410043                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756282                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911940                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2996741     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1788947     21.27%     56.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1183394     14.07%     70.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       761044      9.05%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       757169      9.00%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441567      5.25%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339470      4.04%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75480      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66231      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8410043                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108207     69.06%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21437     13.68%     82.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27031     17.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12137576     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200892      1.36%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578831     10.69%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       851510      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14770406                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.735236                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156681                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010608                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38135982                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24558850                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14355458                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14927087                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26683                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       706930                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227598                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876725                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         210805                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16323                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18418703                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30117                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1936133                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007498                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1695                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          831                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121889                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236727                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14512561                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485384                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       257843                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312157                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056174                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            826773                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.704944                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14370017                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14355458                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9361295                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26140040                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.686488                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358121                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6179728                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204347                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7533318                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624693                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174562                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3009495     39.95%     39.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041400     27.10%     67.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       835851     11.10%     78.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427716      5.68%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367054      4.87%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180231      2.39%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       198791      2.64%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101280      1.34%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       371500      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7533318                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       371500                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25580873                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37715770                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 102002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851205                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851205                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.174806                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.174806                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65535532                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19678877                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18977293                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8512045                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3119278                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2539654                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209434                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1329519                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1226366                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320469                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9323                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3444956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17040599                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3119278                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1546835                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3579090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1073782                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        520731                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1684145                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84684                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8405658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.497458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4826568     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          192765      2.29%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          251716      2.99%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          378842      4.51%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          367438      4.37%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          279038      3.32%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          165092      1.96%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          249033      2.96%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1695166     20.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8405658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366455                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.001939                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3558884                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       509576                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3449235                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27289                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        860673                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       526797                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          194                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20386983                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1065                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        860673                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3749037                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99706                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       134318                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3281925                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       279993                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19788268                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           96                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        120806                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88135                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27582370                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92151789                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92151789                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17106451                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10475901                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4152                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2342                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           796382                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1835028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       969084                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19036                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       354526                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18386910                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3959                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14790572                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27604                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6002122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18272632                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          619                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8405658                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759597                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2903070     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1853405     22.05%     56.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1208152     14.37%     70.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       812574      9.67%     80.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       759592      9.04%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       406698      4.84%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       298411      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        89231      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74525      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8405658                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          72543     69.53%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14803     14.19%     83.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16984     16.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12309549     83.23%     83.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208818      1.41%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1670      0.01%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1460808      9.88%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       809727      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14790572                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737605                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             104330                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007054                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38118736                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24393075                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14375270                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14894902                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50394                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       705956                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       245413                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        860673                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57463                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9738                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18390874                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       126522                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1835028                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       969084                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2289                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127848                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246230                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14507364                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1374824                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       283208                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2167246                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2031656                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            792422                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704334                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14379181                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14375270                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9236011                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25935024                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.688815                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356121                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10018351                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12313790                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6077105                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212689                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7544985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632050                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150589                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2894645     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2177440     28.86%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       798558     10.58%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       458187      6.07%     83.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       382868      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       194896      2.58%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183978      2.44%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80451      1.07%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       373962      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7544985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10018351                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12313790                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1852740                       # Number of memory references committed
system.switch_cpus1.commit.loads              1129069                       # Number of loads committed
system.switch_cpus1.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1766274                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11099142                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       251304                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       373962                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25561918                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37642924                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 106387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10018351                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12313790                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10018351                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849645                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849645                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.176962                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.176962                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65284841                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19859974                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18824439                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3340                       # number of misc regfile writes
system.l2.replacements                           2746                       # number of replacements
system.l2.tagsinuse                      16383.960201                       # Cycle average of tags in use
system.l2.total_refs                          1078220                       # Total number of references to valid blocks.
system.l2.sampled_refs                          19130                       # Sample count of references to valid blocks.
system.l2.avg_refs                          56.362781                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           364.395699                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.965998                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    890.863790                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.968833                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    530.729639                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8350.399834                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6223.636409                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022241                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000669                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.054374                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000792                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.032393                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.509668                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.379861                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8149                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4102                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12251                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4240                       # number of Writeback hits
system.l2.Writeback_hits::total                  4240                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8149                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4102                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12251                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8149                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4102                       # number of overall hits
system.l2.overall_hits::total                   12251                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1719                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1003                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2746                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1719                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1003                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2746                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1719                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1003                       # number of overall misses
system.l2.overall_misses::total                  2746                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       441742                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     81357122                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       569752                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     44937212                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       127305828                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       441742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     81357122                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       569752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     44937212                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        127305828                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       441742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     81357122                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       569752                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     44937212                       # number of overall miss cycles
system.l2.overall_miss_latency::total       127305828                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9868                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14997                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4240                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4240                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9868                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5105                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14997                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9868                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5105                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14997                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.174199                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.196474                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.183103                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.174199                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.196474                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.183103                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.174199                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.196474                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.183103                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40158.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47328.168703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43827.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44802.803589                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46360.461763                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40158.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47328.168703                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43827.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44802.803589                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46360.461763                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40158.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47328.168703                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43827.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44802.803589                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46360.461763                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1227                       # number of writebacks
system.l2.writebacks::total                      1227                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1719                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1003                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2746                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2746                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2746                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       379505                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     71506162                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       493337                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     39122605                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    111501609                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       379505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     71506162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       493337                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     39122605                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    111501609                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       379505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     71506162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       493337                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     39122605                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    111501609                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.174199                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.196474                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.183103                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.174199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.196474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.183103                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.174199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.196474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.183103                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34500.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41597.534613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        37949                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39005.588235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40605.101602                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34500.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41597.534613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        37949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39005.588235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40605.101602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34500.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41597.534613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        37949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39005.588235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40605.101602                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.965980                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571035                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817733.275862                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.965980                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017574                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882958                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1563374                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1563374                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1563374                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1563374                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1563374                       # number of overall hits
system.cpu0.icache.overall_hits::total        1563374                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       532171                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       532171                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       532171                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       532171                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       532171                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       532171                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1563386                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1563386                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1563386                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1563386                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1563386                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1563386                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44347.583333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44347.583333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44347.583333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44347.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44347.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44347.583333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       453412                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       453412                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       453412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       453412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       453412                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       453412                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41219.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41219.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41219.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41219.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41219.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41219.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9868                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468867                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10124                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17233.195081                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.001656                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.998344                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167117                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167117                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1643                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1643                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943804                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943804                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943804                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943804                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37931                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37931                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37936                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37936                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37936                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37936                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1068540833                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1068540833                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       166241                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       166241                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1068707074                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1068707074                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1068707074                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1068707074                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205048                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205048                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981740                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981740                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981740                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981740                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031477                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031477                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019143                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28170.647571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28170.647571                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33248.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33248.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28171.316797                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28171.316797                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28171.316797                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28171.316797                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1849                       # number of writebacks
system.cpu0.dcache.writebacks::total             1849                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28063                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28063                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28068                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28068                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28068                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28068                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9868                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9868                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9868                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9868                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9868                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9868                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157417375                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157417375                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    157417375                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    157417375                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    157417375                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    157417375                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008189                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008189                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004979                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004979                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004979                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004979                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15952.307965                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15952.307965                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15952.307965                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15952.307965                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15952.307965                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15952.307965                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.968811                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004907550                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2026023.286290                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.968811                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020783                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1684129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1684129                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1684129                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1684129                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1684129                       # number of overall hits
system.cpu1.icache.overall_hits::total        1684129                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       765784                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       765784                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       765784                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       765784                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       765784                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       765784                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1684145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1684145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1684145                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1684145                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1684145                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1684145                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47861.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47861.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47861.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47861.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47861.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47861.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       599267                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       599267                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       599267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       599267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       599267                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       599267                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46097.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46097.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46097.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46097.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46097.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46097.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5105                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158238849                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5361                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              29516.666480                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.185887                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.814113                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883539                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116461                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1046297                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1046297                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       719973                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        719973                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1748                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1748                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1670                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1766270                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1766270                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1766270                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1766270                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12849                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12849                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          255                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13104                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13104                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13104                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13104                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    417046243                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    417046243                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     13559554                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     13559554                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    430605797                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    430605797                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    430605797                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    430605797                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1059146                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1059146                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       720228                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       720228                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1779374                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1779374                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1779374                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1779374                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012131                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012131                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000354                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000354                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007364                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007364                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007364                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007364                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32457.486419                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32457.486419                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 53174.721569                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53174.721569                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32860.637744                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32860.637744                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32860.637744                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32860.637744                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2391                       # number of writebacks
system.cpu1.dcache.writebacks::total             2391                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7744                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7744                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          255                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          255                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7999                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7999                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5105                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5105                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5105                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5105                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5105                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5105                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     82358347                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     82358347                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     82358347                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     82358347                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     82358347                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     82358347                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002869                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002869                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002869                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002869                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16132.878942                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16132.878942                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16132.878942                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16132.878942                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16132.878942                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16132.878942                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
