{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651431954070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651431954071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 03:05:54 2022 " "Processing started: Mon May 02 03:05:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651431954071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651431954071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pll_test -c pll_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pll_test -c pll_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651431954071 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_8_1200mv_85c_slow.vo E:/Code/FPGA/03_pll_test/simulation/modelsim/ simulation " "Generated file pll_test_8_1200mv_85c_slow.vo in folder \"E:/Code/FPGA/03_pll_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651431955414 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_8_1200mv_0c_slow.vo E:/Code/FPGA/03_pll_test/simulation/modelsim/ simulation " "Generated file pll_test_8_1200mv_0c_slow.vo in folder \"E:/Code/FPGA/03_pll_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651431955940 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_min_1200mv_0c_fast.vo E:/Code/FPGA/03_pll_test/simulation/modelsim/ simulation " "Generated file pll_test_min_1200mv_0c_fast.vo in folder \"E:/Code/FPGA/03_pll_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651431956467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test.vo E:/Code/FPGA/03_pll_test/simulation/modelsim/ simulation " "Generated file pll_test.vo in folder \"E:/Code/FPGA/03_pll_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651431956984 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_8_1200mv_85c_v_slow.sdo E:/Code/FPGA/03_pll_test/simulation/modelsim/ simulation " "Generated file pll_test_8_1200mv_85c_v_slow.sdo in folder \"E:/Code/FPGA/03_pll_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651431957319 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_8_1200mv_0c_v_slow.sdo E:/Code/FPGA/03_pll_test/simulation/modelsim/ simulation " "Generated file pll_test_8_1200mv_0c_v_slow.sdo in folder \"E:/Code/FPGA/03_pll_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651431957653 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_min_1200mv_0c_v_fast.sdo E:/Code/FPGA/03_pll_test/simulation/modelsim/ simulation " "Generated file pll_test_min_1200mv_0c_v_fast.sdo in folder \"E:/Code/FPGA/03_pll_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651431957984 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_v.sdo E:/Code/FPGA/03_pll_test/simulation/modelsim/ simulation " "Generated file pll_test_v.sdo in folder \"E:/Code/FPGA/03_pll_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651431958316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651431958824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 03:05:58 2022 " "Processing ended: Mon May 02 03:05:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651431958824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651431958824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651431958824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651431958824 ""}
