/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.23
Hash     : 55e3ad8
Date     : Jul  7 2024
Type     : Engineering
Log Time   : Mon Jul  8 09:54:04 2024 GMT
#Timing report of worst 12 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: i2[2].inpad[0] (.input at (48,44) clocked by clk_in)
Endpoint  : out:data_in[3].outpad[0] (.output at (51,44) clocked by clk_in)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk_in (rise edge)                    0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
i2[2].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing)                                                 0.342     1.236
| (intra 'clb' routing)                                                 0.085     1.321
$abc$709$new_new_n17__.in[3] (.names at (51,43))                        0.000     1.321
| (primitive '.names' combinational delay)                              0.173     1.494
$abc$709$new_new_n17__.out[0] (.names at (51,43))                       0.000     1.494
| (intra 'clb' routing)                                                 0.000     1.494
| (inter-block routing)                                                 0.162     1.655
| (intra 'clb' routing)                                                 0.085     1.740
data_in[3].in[0] (.names at (51,43))                                   -0.000     1.740
| (primitive '.names' combinational delay)                              0.099     1.839
data_in[3].out[0] (.names at (51,43))                                   0.000     1.839
| (intra 'clb' routing)                                                 0.000     1.839
| (inter-block routing)                                                 0.284     2.123
| (intra 'io' routing)                                                  0.733     2.856
out:data_in[3].outpad[0] (.output at (51,44))                           0.000     2.856
data arrival time                                                                 2.856

clock clk_in (rise edge)                    0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.856
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.856


#Path 2
Startpoint: i2[0].inpad[0] (.input at (48,44) clocked by clk_in)
Endpoint  : out:data_in[0].outpad[0] (.output at (51,44) clocked by clk_in)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_in (rise edge)                0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
i2[0].inpad[0] (.input at (48,44))                        0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.342     1.236
| (intra 'clb' routing)                                             0.085     1.321
data_in[0].in[0] (.names at (51,43))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.197     1.518
data_in[0].out[0] (.names at (51,43))                               0.000     1.518
| (intra 'clb' routing)                                             0.000     1.518
| (inter-block routing)                                             0.284     1.801
| (intra 'io' routing)                                              0.733     2.534
out:data_in[0].outpad[0] (.output at (51,44))                      -0.000     2.534
data arrival time                                                             2.534

clock clk_in (rise edge)                0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.534
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.534


#Path 3
Startpoint: pll_clk.inpad[0] (.input at (48,44) clocked by clk_in)
Endpoint  : out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$752.outpad[0] (.output at (49,44) clocked by clk_in)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                                        0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
pll_clk.inpad[0] (.input at (48,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.342     1.236
| (intra 'clb' routing)                                                                                     0.085     1.321
$auto$rs_design_edit.cc:615:add_wire_btw_prims$752.in[0] (.names at (49,43))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                  0.197     1.518
$auto$rs_design_edit.cc:615:add_wire_btw_prims$752.out[0] (.names at (49,43))                               0.000     1.518
| (intra 'clb' routing)                                                                                     0.000     1.518
| (inter-block routing)                                                                                     0.284     1.801
| (intra 'io' routing)                                                                                      0.733     2.534
out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$752.outpad[0] (.output at (49,44))                      -0.000     2.534
data arrival time                                                                                                     2.534

clock clk_in (rise edge)                                                        0.000     0.000
clock source latency                                                                                        0.000     0.000
clock uncertainty                                                                                           0.000     0.000
output external delay                                                                                       0.000     0.000
data required time                                                                                                    0.000
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.000
data arrival time                                                                                                    -2.534
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.534


#Path 4
Startpoint: reset.inpad[0] (.input at (48,44) clocked by clk_in)
Endpoint  : out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$753.outpad[0] (.output at (49,44) clocked by clk_in)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                                        0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
reset.inpad[0] (.input at (48,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.342     1.236
| (intra 'clb' routing)                                                                                     0.085     1.321
$auto$rs_design_edit.cc:615:add_wire_btw_prims$753.in[0] (.names at (49,43))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                  0.197     1.518
$auto$rs_design_edit.cc:615:add_wire_btw_prims$753.out[0] (.names at (49,43))                               0.000     1.518
| (intra 'clb' routing)                                                                                     0.000     1.518
| (inter-block routing)                                                                                     0.284     1.801
| (intra 'io' routing)                                                                                      0.733     2.534
out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$753.outpad[0] (.output at (49,44))                      -0.000     2.534
data arrival time                                                                                                     2.534

clock clk_in (rise edge)                                                        0.000     0.000
clock source latency                                                                                        0.000     0.000
clock uncertainty                                                                                           0.000     0.000
output external delay                                                                                       0.000     0.000
data required time                                                                                                    0.000
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.000
data arrival time                                                                                                    -2.534
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.534


#Path 5
Startpoint: i2[2].inpad[0] (.input at (48,44) clocked by clk_in)
Endpoint  : out:data_in[2].outpad[0] (.output at (51,44) clocked by clk_in)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_in (rise edge)                0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
i2[2].inpad[0] (.input at (48,44))                        0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.342     1.236
| (intra 'clb' routing)                                             0.085     1.321
data_in[2].in[0] (.names at (51,43))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.173     1.494
data_in[2].out[0] (.names at (51,43))                               0.000     1.494
| (intra 'clb' routing)                                             0.000     1.494
| (inter-block routing)                                             0.284     1.777
| (intra 'io' routing)                                              0.733     2.510
out:data_in[2].outpad[0] (.output at (51,44))                      -0.000     2.510
data arrival time                                                             2.510

clock clk_in (rise edge)                0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.510
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.510


#Path 6
Startpoint: load_word.inpad[0] (.input at (48,44) clocked by clk_in)
Endpoint  : out:$auto$rs_design_edit.cc:492:handle_dangling_outs$755.outpad[0] (.output at (49,44) clocked by clk_in)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                                          0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
load_word.inpad[0] (.input at (48,44))                                                              0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.342     1.236
| (intra 'clb' routing)                                                                                       0.085     1.321
$auto$rs_design_edit.cc:492:handle_dangling_outs$755.in[0] (.names at (49,43))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                    0.148     1.469
$auto$rs_design_edit.cc:492:handle_dangling_outs$755.out[0] (.names at (49,43))                               0.000     1.469
| (intra 'clb' routing)                                                                                       0.000     1.469
| (inter-block routing)                                                                                       0.284     1.752
| (intra 'io' routing)                                                                                        0.733     2.485
out:$auto$rs_design_edit.cc:492:handle_dangling_outs$755.outpad[0] (.output at (49,44))                       0.000     2.485
data arrival time                                                                                                       2.485

clock clk_in (rise edge)                                                          0.000     0.000
clock source latency                                                                                          0.000     0.000
clock uncertainty                                                                                             0.000     0.000
output external delay                                                                                         0.000     0.000
data required time                                                                                                      0.000
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.000
data arrival time                                                                                                      -2.485
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -2.485


#Path 7
Startpoint: i1[0].inpad[0] (.input at (51,44) clocked by clk_in)
Endpoint  : out:data_in[1].outpad[0] (.output at (51,44) clocked by clk_in)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_in (rise edge)                0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
i1[0].inpad[0] (.input at (51,44))                        0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.284     1.178
| (intra 'clb' routing)                                             0.085     1.263
data_in[1].in[3] (.names at (51,43))                                0.000     1.263
| (primitive '.names' combinational delay)                          0.197     1.460
data_in[1].out[0] (.names at (51,43))                               0.000     1.460
| (intra 'clb' routing)                                             0.000     1.460
| (inter-block routing)                                             0.284     1.744
| (intra 'io' routing)                                              0.733     2.476
out:data_in[1].outpad[0] (.output at (51,44))                       0.000     2.476
data arrival time                                                             2.476

clock clk_in (rise edge)                0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.476
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.476


#Path 8
Startpoint: channel_bond_sync_in.inpad[0] (.input at (51,44) clocked by clk_in)
Endpoint  : out:$auto$rs_design_edit.cc:492:handle_dangling_outs$754.outpad[0] (.output at (49,44) clocked by clk_in)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                                          0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
channel_bond_sync_in.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.342     1.236
| (intra 'clb' routing)                                                                                       0.085     1.321
$auto$rs_design_edit.cc:492:handle_dangling_outs$754.in[0] (.names at (49,43))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                    0.136     1.457
$auto$rs_design_edit.cc:492:handle_dangling_outs$754.out[0] (.names at (49,43))                               0.000     1.457
| (intra 'clb' routing)                                                                                       0.000     1.457
| (inter-block routing)                                                                                       0.284     1.740
| (intra 'io' routing)                                                                                        0.733     2.473
out:$auto$rs_design_edit.cc:492:handle_dangling_outs$754.outpad[0] (.output at (49,44))                       0.000     2.473
data arrival time                                                                                                       2.473

clock clk_in (rise edge)                                                          0.000     0.000
clock source latency                                                                                          0.000     0.000
clock uncertainty                                                                                             0.000     0.000
output external delay                                                                                         0.000     0.000
data required time                                                                                                      0.000
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.000
data arrival time                                                                                                      -2.473
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -2.473


#Path 9
Startpoint: pll_clk.inpad[0] (.input at (48,44) clocked by clk_in)
Endpoint  : out:$auto$rs_design_edit.cc:492:handle_dangling_outs$756.outpad[0] (.output at (49,44) clocked by clk_in)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                                          0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
pll_clk.inpad[0] (.input at (48,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.342     1.236
| (intra 'clb' routing)                                                                                       0.085     1.321
$auto$rs_design_edit.cc:492:handle_dangling_outs$756.in[0] (.names at (49,43))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                    0.136     1.457
$auto$rs_design_edit.cc:492:handle_dangling_outs$756.out[0] (.names at (49,43))                               0.000     1.457
| (intra 'clb' routing)                                                                                       0.000     1.457
| (inter-block routing)                                                                                       0.284     1.740
| (intra 'io' routing)                                                                                        0.733     2.473
out:$auto$rs_design_edit.cc:492:handle_dangling_outs$756.outpad[0] (.output at (49,44))                       0.000     2.473
data arrival time                                                                                                       2.473

clock clk_in (rise edge)                                                          0.000     0.000
clock source latency                                                                                          0.000     0.000
clock uncertainty                                                                                             0.000     0.000
output external delay                                                                                         0.000     0.000
data required time                                                                                                      0.000
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.000
data arrival time                                                                                                      -2.473
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -2.473


#Path 10
Startpoint: load_word.inpad[0] (.input at (48,44) clocked by clk_in)
Endpoint  : out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$751.outpad[0] (.output at (49,44) clocked by clk_in)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                                        0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
load_word.inpad[0] (.input at (48,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.342     1.236
| (intra 'clb' routing)                                                                                     0.085     1.321
$auto$rs_design_edit.cc:615:add_wire_btw_prims$751.in[0] (.names at (49,43))                                0.000     1.321
| (primitive '.names' combinational delay)                                                                  0.099     1.420
$auto$rs_design_edit.cc:615:add_wire_btw_prims$751.out[0] (.names at (49,43))                               0.000     1.420
| (intra 'clb' routing)                                                                                     0.000     1.420
| (inter-block routing)                                                                                     0.284     1.704
| (intra 'io' routing)                                                                                      0.733     2.437
out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$751.outpad[0] (.output at (49,44))                       0.000     2.437
data arrival time                                                                                                     2.437

clock clk_in (rise edge)                                                        0.000     0.000
clock source latency                                                                                        0.000     0.000
clock uncertainty                                                                                           0.000     0.000
output external delay                                                                                       0.000     0.000
data required time                                                                                                    0.000
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.000
data arrival time                                                                                                    -2.437
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.437


#Path 11
Startpoint: output_enable.Q[0] (dffre at (51,43) clocked by clk_in)
Endpoint  : out:output_enable.outpad[0] (.output at (51,44) clocked by clk_in)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                  0.000     0.000
clock source latency                                                                  0.000     0.000
clk_in.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
output_enable.C[0] (dffre at (51,43))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                         0.154     1.048
output_enable.Q[0] (dffre at (51,43)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                               0.000     1.048
| (inter-block routing)                                                               0.284     1.332
| (intra 'io' routing)                                                                0.733     2.065
out:output_enable.outpad[0] (.output at (51,44))                                     -0.000     2.065
data arrival time                                                                               2.065

clock clk_in (rise edge)                                  0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                              -2.065
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.065


#Path 12
Startpoint: reset.inpad[0] (.input at (48,44) clocked by clk_in)
Endpoint  : output_enable.R[0] (dffre at (51,43) clocked by clk_in)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk_in (rise edge)                                  0.000     0.000
clock source latency                                                                  0.000     0.000
input external delay                                                                  0.000     0.000
reset.inpad[0] (.input at (48,44))                                          0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.342     1.236
| (intra 'clb' routing)                                                               0.085     1.321
output_enable.R[0] (dffre at (51,43))                                                 0.000     1.321
data arrival time                                                                               1.321

clock clk_in (rise edge)                                  0.000     0.000
clock source latency                                                                  0.000     0.000
clk_in.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                0.894     0.894
| (inter-block routing)                                                               0.000     0.894
| (intra 'clb' routing)                                                               0.000     0.894
output_enable.C[0] (dffre at (51,43))                                                 0.000     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.032     0.863
data required time                                                                              0.863
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.863
data arrival time                                                                              -1.321
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -0.458


#End of timing report
