// EFLX generated Verilog wrapper file to instantiate the EFLX array as a verilog model

module top_eflx_array_wrapper (
  input TILE_00_CLK_IN_E1,
  input TILE_00_CLK_IN_W0,
  input TILE_00_EFLX_IN_0_0_0,
  input TILE_00_EFLX_IN_0_0_1,
  input TILE_00_EFLX_IN_0_1_0,
  input TILE_00_EFLX_IN_0_1_1,
  input TILE_00_EFLX_IN_0_2_0,
  input TILE_00_EFLX_IN_0_2_1,
  input TILE_00_EFLX_IN_0_3_0,
  input TILE_00_EFLX_IN_0_3_1,
  input TILE_00_EFLX_IN_0_4_0,
  input TILE_00_EFLX_IN_0_4_1,
  input TILE_00_EFLX_IN_0_5_0,
  input TILE_00_EFLX_IN_0_5_1,
  input TILE_00_EFLX_IN_0_6_0,
  input TILE_00_EFLX_IN_0_6_1,
  input TILE_00_EFLX_IN_0_7_0,
  input TILE_00_EFLX_IN_0_7_1,
  input TILE_00_EFLX_IN_0_8_0,
  input TILE_00_EFLX_IN_0_8_1,
  input TILE_00_EFLX_IN_0_9_0,
  input TILE_00_EFLX_IN_0_9_1,
  input TILE_00_EFLX_IN_0_10_0,
  input TILE_00_EFLX_IN_0_10_1,
  input TILE_00_EFLX_IN_0_11_0,
  input TILE_00_EFLX_IN_0_11_1,
  input TILE_00_EFLX_IN_0_12_0,
  input TILE_00_EFLX_IN_0_12_1,
  input TILE_00_EFLX_IN_0_13_0,
  input TILE_00_EFLX_IN_0_13_1,
  input TILE_00_EFLX_IN_0_14_0,
  input TILE_00_EFLX_IN_0_14_1,
  input TILE_00_EFLX_IN_0_15_0,
  input TILE_00_EFLX_IN_0_15_1,
  input TILE_00_EFLX_IN_0_16_0,
  input TILE_00_EFLX_IN_0_16_1,
  input TILE_00_EFLX_IN_0_17_0,
  input TILE_00_EFLX_IN_0_17_1,
  input TILE_00_EFLX_IN_0_18_0,
  input TILE_00_EFLX_IN_0_18_1,
  input TILE_00_EFLX_IN_0_19_0,
  input TILE_00_EFLX_IN_0_19_1,
  input TILE_00_EFLX_IN_0_20_0,
  input TILE_00_EFLX_IN_0_20_1,
  input TILE_00_EFLX_IN_0_21_0,
  input TILE_00_EFLX_IN_0_21_1,
  input TILE_00_EFLX_IN_0_22_0,
  input TILE_00_EFLX_IN_0_22_1,
  input TILE_00_EFLX_IN_0_23_0,
  input TILE_00_EFLX_IN_0_23_1,
  input TILE_00_EFLX_IN_0_24_0,
  input TILE_00_EFLX_IN_0_24_1,
  input TILE_00_EFLX_IN_0_25_0,
  input TILE_00_EFLX_IN_0_25_1,
  input TILE_00_EFLX_IN_0_26_0,
  input TILE_00_EFLX_IN_0_26_1,
  input TILE_00_EFLX_IN_0_27_0,
  input TILE_00_EFLX_IN_0_27_1,
  input TILE_00_EFLX_IN_0_28_0,
  input TILE_00_EFLX_IN_0_28_1,
  input TILE_00_EFLX_IN_0_29_0,
  input TILE_00_EFLX_IN_0_29_1,
  input TILE_00_EFLX_IN_0_30_0,
  input TILE_00_EFLX_IN_0_30_1,
  input TILE_00_EFLX_IN_0_31_0,
  input TILE_00_EFLX_IN_0_31_1,
  input TILE_00_EFLX_IN_1_0_0,
  input TILE_00_EFLX_IN_1_0_1,
  input TILE_00_EFLX_IN_1_1_0,
  input TILE_00_EFLX_IN_1_1_1,
  input TILE_00_EFLX_IN_1_30_0,
  input TILE_00_EFLX_IN_1_30_1,
  input TILE_00_EFLX_IN_1_31_0,
  input TILE_00_EFLX_IN_1_31_1,
  input TILE_00_EFLX_IN_2_0_0,
  input TILE_00_EFLX_IN_2_0_1,
  input TILE_00_EFLX_IN_2_1_0,
  input TILE_00_EFLX_IN_2_1_1,
  input TILE_00_EFLX_IN_2_30_0,
  input TILE_00_EFLX_IN_2_30_1,
  input TILE_00_EFLX_IN_2_31_0,
  input TILE_00_EFLX_IN_2_31_1,
  input TILE_00_EFLX_IN_3_0_0,
  input TILE_00_EFLX_IN_3_0_1,
  input TILE_00_EFLX_IN_3_1_0,
  input TILE_00_EFLX_IN_3_1_1,
  input TILE_00_EFLX_IN_3_30_0,
  input TILE_00_EFLX_IN_3_30_1,
  input TILE_00_EFLX_IN_3_31_0,
  input TILE_00_EFLX_IN_3_31_1,
  input TILE_00_EFLX_IN_4_0_0,
  input TILE_00_EFLX_IN_4_0_1,
  input TILE_00_EFLX_IN_4_1_0,
  input TILE_00_EFLX_IN_4_1_1,
  input TILE_00_EFLX_IN_4_30_0,
  input TILE_00_EFLX_IN_4_30_1,
  input TILE_00_EFLX_IN_4_31_0,
  input TILE_00_EFLX_IN_4_31_1,
  input TILE_00_EFLX_IN_5_0_0,
  input TILE_00_EFLX_IN_5_0_1,
  input TILE_00_EFLX_IN_5_1_0,
  input TILE_00_EFLX_IN_5_1_1,
  input TILE_00_EFLX_IN_5_30_0,
  input TILE_00_EFLX_IN_5_30_1,
  input TILE_00_EFLX_IN_5_31_0,
  input TILE_00_EFLX_IN_5_31_1,
  input TILE_00_EFLX_IN_6_0_0,
  input TILE_00_EFLX_IN_6_0_1,
  input TILE_00_EFLX_IN_6_1_0,
  input TILE_00_EFLX_IN_6_1_1,
  input TILE_00_EFLX_IN_6_30_0,
  input TILE_00_EFLX_IN_6_30_1,
  input TILE_00_EFLX_IN_6_31_0,
  input TILE_00_EFLX_IN_6_31_1,
  input TILE_00_EFLX_IN_7_0_0,
  input TILE_00_EFLX_IN_7_0_1,
  input TILE_00_EFLX_IN_7_1_0,
  input TILE_00_EFLX_IN_7_1_1,
  input TILE_00_EFLX_IN_7_30_0,
  input TILE_00_EFLX_IN_7_30_1,
  input TILE_00_EFLX_IN_7_31_0,
  input TILE_00_EFLX_IN_7_31_1,
  input TILE_00_EFLX_IN_8_0_0,
  input TILE_00_EFLX_IN_8_0_1,
  input TILE_00_EFLX_IN_8_1_0,
  input TILE_00_EFLX_IN_8_1_1,
  input TILE_00_EFLX_IN_8_30_0,
  input TILE_00_EFLX_IN_8_30_1,
  input TILE_00_EFLX_IN_8_31_0,
  input TILE_00_EFLX_IN_8_31_1,
  input TILE_00_EFLX_IN_9_0_0,
  input TILE_00_EFLX_IN_9_0_1,
  input TILE_00_EFLX_IN_9_1_0,
  input TILE_00_EFLX_IN_9_1_1,
  input TILE_00_EFLX_IN_9_30_0,
  input TILE_00_EFLX_IN_9_30_1,
  input TILE_00_EFLX_IN_9_31_0,
  input TILE_00_EFLX_IN_9_31_1,
  input TILE_00_EFLX_IN_10_0_0,
  input TILE_00_EFLX_IN_10_0_1,
  input TILE_00_EFLX_IN_10_1_0,
  input TILE_00_EFLX_IN_10_1_1,
  input TILE_00_EFLX_IN_10_30_0,
  input TILE_00_EFLX_IN_10_30_1,
  input TILE_00_EFLX_IN_10_31_0,
  input TILE_00_EFLX_IN_10_31_1,
  input TILE_00_EFLX_IN_11_0_0,
  input TILE_00_EFLX_IN_11_0_1,
  input TILE_00_EFLX_IN_11_1_0,
  input TILE_00_EFLX_IN_11_1_1,
  input TILE_00_EFLX_IN_11_30_0,
  input TILE_00_EFLX_IN_11_30_1,
  input TILE_00_EFLX_IN_11_31_0,
  input TILE_00_EFLX_IN_11_31_1,
  input TILE_00_EFLX_IN_12_0_0,
  input TILE_00_EFLX_IN_12_0_1,
  input TILE_00_EFLX_IN_12_1_0,
  input TILE_00_EFLX_IN_12_1_1,
  input TILE_00_EFLX_IN_12_30_0,
  input TILE_00_EFLX_IN_12_30_1,
  input TILE_00_EFLX_IN_12_31_0,
  input TILE_00_EFLX_IN_12_31_1,
  input TILE_00_EFLX_IN_13_0_0,
  input TILE_00_EFLX_IN_13_0_1,
  input TILE_00_EFLX_IN_13_1_0,
  input TILE_00_EFLX_IN_13_1_1,
  input TILE_00_EFLX_IN_13_30_0,
  input TILE_00_EFLX_IN_13_30_1,
  input TILE_00_EFLX_IN_13_31_0,
  input TILE_00_EFLX_IN_13_31_1,
  input TILE_00_EFLX_IN_14_0_0,
  input TILE_00_EFLX_IN_14_0_1,
  input TILE_00_EFLX_IN_14_1_0,
  input TILE_00_EFLX_IN_14_1_1,
  input TILE_00_EFLX_IN_14_30_0,
  input TILE_00_EFLX_IN_14_30_1,
  input TILE_00_EFLX_IN_14_31_0,
  input TILE_00_EFLX_IN_14_31_1,
  input TILE_00_EFLX_IN_15_0_0,
  input TILE_00_EFLX_IN_15_0_1,
  input TILE_00_EFLX_IN_15_1_0,
  input TILE_00_EFLX_IN_15_1_1,
  input TILE_00_EFLX_IN_15_30_0,
  input TILE_00_EFLX_IN_15_30_1,
  input TILE_00_EFLX_IN_15_31_0,
  input TILE_00_EFLX_IN_15_31_1,
  input TILE_00_EFLX_IN_16_0_0,
  input TILE_00_EFLX_IN_16_0_1,
  input TILE_00_EFLX_IN_16_1_0,
  input TILE_00_EFLX_IN_16_1_1,
  input TILE_00_EFLX_IN_16_30_0,
  input TILE_00_EFLX_IN_16_30_1,
  input TILE_00_EFLX_IN_16_31_0,
  input TILE_00_EFLX_IN_16_31_1,
  input TILE_00_EFLX_IN_17_0_0,
  input TILE_00_EFLX_IN_17_0_1,
  input TILE_00_EFLX_IN_17_1_0,
  input TILE_00_EFLX_IN_17_1_1,
  input TILE_00_EFLX_IN_17_30_0,
  input TILE_00_EFLX_IN_17_30_1,
  input TILE_00_EFLX_IN_17_31_0,
  input TILE_00_EFLX_IN_17_31_1,
  input TILE_00_EFLX_IN_18_0_0,
  input TILE_00_EFLX_IN_18_0_1,
  input TILE_00_EFLX_IN_18_1_0,
  input TILE_00_EFLX_IN_18_1_1,
  input TILE_00_EFLX_IN_18_30_0,
  input TILE_00_EFLX_IN_18_30_1,
  input TILE_00_EFLX_IN_18_31_0,
  input TILE_00_EFLX_IN_18_31_1,
  input TILE_00_EFLX_IN_19_0_0,
  input TILE_00_EFLX_IN_19_0_1,
  input TILE_00_EFLX_IN_19_1_0,
  input TILE_00_EFLX_IN_19_1_1,
  input TILE_00_EFLX_IN_19_30_0,
  input TILE_00_EFLX_IN_19_30_1,
  input TILE_00_EFLX_IN_19_31_0,
  input TILE_00_EFLX_IN_19_31_1,
  input TILE_00_EFLX_IN_20_0_0,
  input TILE_00_EFLX_IN_20_0_1,
  input TILE_00_EFLX_IN_20_1_0,
  input TILE_00_EFLX_IN_20_1_1,
  input TILE_00_EFLX_IN_20_30_0,
  input TILE_00_EFLX_IN_20_30_1,
  input TILE_00_EFLX_IN_20_31_0,
  input TILE_00_EFLX_IN_20_31_1,
  input TILE_00_EFLX_IN_21_0_0,
  input TILE_00_EFLX_IN_21_0_1,
  input TILE_00_EFLX_IN_21_1_0,
  input TILE_00_EFLX_IN_21_1_1,
  input TILE_00_EFLX_IN_21_30_0,
  input TILE_00_EFLX_IN_21_30_1,
  input TILE_00_EFLX_IN_21_31_0,
  input TILE_00_EFLX_IN_21_31_1,
  input TILE_00_EFLX_IN_22_0_0,
  input TILE_00_EFLX_IN_22_0_1,
  input TILE_00_EFLX_IN_22_1_0,
  input TILE_00_EFLX_IN_22_1_1,
  input TILE_00_EFLX_IN_22_30_0,
  input TILE_00_EFLX_IN_22_30_1,
  input TILE_00_EFLX_IN_22_31_0,
  input TILE_00_EFLX_IN_22_31_1,
  input TILE_00_EFLX_IN_23_0_0,
  input TILE_00_EFLX_IN_23_0_1,
  input TILE_00_EFLX_IN_23_1_0,
  input TILE_00_EFLX_IN_23_1_1,
  input TILE_00_EFLX_IN_23_30_0,
  input TILE_00_EFLX_IN_23_30_1,
  input TILE_00_EFLX_IN_23_31_0,
  input TILE_00_EFLX_IN_23_31_1,
  input TILE_00_EFLX_IN_24_0_0,
  input TILE_00_EFLX_IN_24_0_1,
  input TILE_00_EFLX_IN_24_1_0,
  input TILE_00_EFLX_IN_24_1_1,
  input TILE_00_EFLX_IN_24_30_0,
  input TILE_00_EFLX_IN_24_30_1,
  input TILE_00_EFLX_IN_24_31_0,
  input TILE_00_EFLX_IN_24_31_1,
  input TILE_00_EFLX_IN_25_0_0,
  input TILE_00_EFLX_IN_25_0_1,
  input TILE_00_EFLX_IN_25_1_0,
  input TILE_00_EFLX_IN_25_1_1,
  input TILE_00_EFLX_IN_25_30_0,
  input TILE_00_EFLX_IN_25_30_1,
  input TILE_00_EFLX_IN_25_31_0,
  input TILE_00_EFLX_IN_25_31_1,
  input TILE_00_EFLX_IN_26_0_0,
  input TILE_00_EFLX_IN_26_0_1,
  input TILE_00_EFLX_IN_26_1_0,
  input TILE_00_EFLX_IN_26_1_1,
  input TILE_00_EFLX_IN_26_30_0,
  input TILE_00_EFLX_IN_26_30_1,
  input TILE_00_EFLX_IN_26_31_0,
  input TILE_00_EFLX_IN_26_31_1,
  input TILE_00_EFLX_IN_27_0_0,
  input TILE_00_EFLX_IN_27_0_1,
  input TILE_00_EFLX_IN_27_1_0,
  input TILE_00_EFLX_IN_27_1_1,
  input TILE_00_EFLX_IN_27_30_0,
  input TILE_00_EFLX_IN_27_30_1,
  input TILE_00_EFLX_IN_27_31_0,
  input TILE_00_EFLX_IN_27_31_1,
  input TILE_00_EFLX_IN_28_0_0,
  input TILE_00_EFLX_IN_28_0_1,
  input TILE_00_EFLX_IN_28_1_0,
  input TILE_00_EFLX_IN_28_1_1,
  input TILE_00_EFLX_IN_28_30_0,
  input TILE_00_EFLX_IN_28_30_1,
  input TILE_00_EFLX_IN_28_31_0,
  input TILE_00_EFLX_IN_28_31_1,
  input TILE_00_EFLX_IN_29_0_0,
  input TILE_00_EFLX_IN_29_0_1,
  input TILE_00_EFLX_IN_29_1_0,
  input TILE_00_EFLX_IN_29_1_1,
  input TILE_00_EFLX_IN_29_30_0,
  input TILE_00_EFLX_IN_29_30_1,
  input TILE_00_EFLX_IN_29_31_0,
  input TILE_00_EFLX_IN_29_31_1,
  input TILE_00_EFLX_IN_30_0_0,
  input TILE_00_EFLX_IN_30_0_1,
  input TILE_00_EFLX_IN_30_1_0,
  input TILE_00_EFLX_IN_30_1_1,
  input TILE_00_EFLX_IN_30_30_0,
  input TILE_00_EFLX_IN_30_30_1,
  input TILE_00_EFLX_IN_30_31_0,
  input TILE_00_EFLX_IN_30_31_1,
  input TILE_00_EFLX_IN_31_0_0,
  input TILE_00_EFLX_IN_31_0_1,
  input TILE_00_EFLX_IN_31_1_0,
  input TILE_00_EFLX_IN_31_1_1,
  input TILE_00_EFLX_IN_31_2_0,
  input TILE_00_EFLX_IN_31_2_1,
  input TILE_00_EFLX_IN_31_3_0,
  input TILE_00_EFLX_IN_31_3_1,
  input TILE_00_EFLX_IN_31_4_0,
  input TILE_00_EFLX_IN_31_4_1,
  input TILE_00_EFLX_IN_31_5_0,
  input TILE_00_EFLX_IN_31_5_1,
  input TILE_00_EFLX_IN_31_6_0,
  input TILE_00_EFLX_IN_31_6_1,
  input TILE_00_EFLX_IN_31_7_0,
  input TILE_00_EFLX_IN_31_7_1,
  input TILE_00_EFLX_IN_31_8_0,
  input TILE_00_EFLX_IN_31_8_1,
  input TILE_00_EFLX_IN_31_9_0,
  input TILE_00_EFLX_IN_31_9_1,
  input TILE_00_EFLX_IN_31_10_0,
  input TILE_00_EFLX_IN_31_10_1,
  input TILE_00_EFLX_IN_31_11_0,
  input TILE_00_EFLX_IN_31_11_1,
  input TILE_00_EFLX_IN_31_12_0,
  input TILE_00_EFLX_IN_31_12_1,
  input TILE_00_EFLX_IN_31_13_0,
  input TILE_00_EFLX_IN_31_13_1,
  input TILE_00_EFLX_IN_31_14_0,
  input TILE_00_EFLX_IN_31_14_1,
  input TILE_00_EFLX_IN_31_15_0,
  input TILE_00_EFLX_IN_31_15_1,
  input TILE_00_EFLX_IN_31_16_0,
  input TILE_00_EFLX_IN_31_16_1,
  input TILE_00_EFLX_IN_31_17_0,
  input TILE_00_EFLX_IN_31_17_1,
  input TILE_00_EFLX_IN_31_18_0,
  input TILE_00_EFLX_IN_31_18_1,
  input TILE_00_EFLX_IN_31_19_0,
  input TILE_00_EFLX_IN_31_19_1,
  input TILE_00_EFLX_IN_31_20_0,
  input TILE_00_EFLX_IN_31_20_1,
  input TILE_00_EFLX_IN_31_21_0,
  input TILE_00_EFLX_IN_31_21_1,
  input TILE_00_EFLX_IN_31_22_0,
  input TILE_00_EFLX_IN_31_22_1,
  input TILE_00_EFLX_IN_31_23_0,
  input TILE_00_EFLX_IN_31_23_1,
  input TILE_00_EFLX_IN_31_24_0,
  input TILE_00_EFLX_IN_31_24_1,
  input TILE_00_EFLX_IN_31_25_0,
  input TILE_00_EFLX_IN_31_25_1,
  input TILE_00_EFLX_IN_31_26_0,
  input TILE_00_EFLX_IN_31_26_1,
  input TILE_00_EFLX_IN_31_27_0,
  input TILE_00_EFLX_IN_31_27_1,
  input TILE_00_EFLX_IN_31_28_0,
  input TILE_00_EFLX_IN_31_28_1,
  input TILE_00_EFLX_IN_31_29_0,
  input TILE_00_EFLX_IN_31_29_1,
  input TILE_00_EFLX_IN_31_30_0,
  input TILE_00_EFLX_IN_31_30_1,
  input TILE_00_EFLX_IN_31_31_0,
  input TILE_00_EFLX_IN_31_31_1,
  output TILE_00_EFLX_OUT_0_0_0,
  output TILE_00_EFLX_OUT_0_0_1,
  output TILE_00_EFLX_OUT_0_1_0,
  output TILE_00_EFLX_OUT_0_1_1,
  output TILE_00_EFLX_OUT_0_2_0,
  output TILE_00_EFLX_OUT_0_2_1,
  output TILE_00_EFLX_OUT_0_3_0,
  output TILE_00_EFLX_OUT_0_3_1,
  output TILE_00_EFLX_OUT_0_4_0,
  output TILE_00_EFLX_OUT_0_4_1,
  output TILE_00_EFLX_OUT_0_5_0,
  output TILE_00_EFLX_OUT_0_5_1,
  output TILE_00_EFLX_OUT_0_6_0,
  output TILE_00_EFLX_OUT_0_6_1,
  output TILE_00_EFLX_OUT_0_7_0,
  output TILE_00_EFLX_OUT_0_7_1,
  output TILE_00_EFLX_OUT_0_8_0,
  output TILE_00_EFLX_OUT_0_8_1,
  output TILE_00_EFLX_OUT_0_9_0,
  output TILE_00_EFLX_OUT_0_9_1,
  output TILE_00_EFLX_OUT_0_10_0,
  output TILE_00_EFLX_OUT_0_10_1,
  output TILE_00_EFLX_OUT_0_11_0,
  output TILE_00_EFLX_OUT_0_11_1,
  output TILE_00_EFLX_OUT_0_12_0,
  output TILE_00_EFLX_OUT_0_12_1,
  output TILE_00_EFLX_OUT_0_13_0,
  output TILE_00_EFLX_OUT_0_13_1,
  output TILE_00_EFLX_OUT_0_14_0,
  output TILE_00_EFLX_OUT_0_14_1,
  output TILE_00_EFLX_OUT_0_15_0,
  output TILE_00_EFLX_OUT_0_15_1,
  output TILE_00_EFLX_OUT_0_16_0,
  output TILE_00_EFLX_OUT_0_16_1,
  output TILE_00_EFLX_OUT_0_17_0,
  output TILE_00_EFLX_OUT_0_17_1,
  output TILE_00_EFLX_OUT_0_18_0,
  output TILE_00_EFLX_OUT_0_18_1,
  output TILE_00_EFLX_OUT_0_19_0,
  output TILE_00_EFLX_OUT_0_19_1,
  output TILE_00_EFLX_OUT_0_20_0,
  output TILE_00_EFLX_OUT_0_20_1,
  output TILE_00_EFLX_OUT_0_21_0,
  output TILE_00_EFLX_OUT_0_21_1,
  output TILE_00_EFLX_OUT_0_22_0,
  output TILE_00_EFLX_OUT_0_22_1,
  output TILE_00_EFLX_OUT_0_23_0,
  output TILE_00_EFLX_OUT_0_23_1,
  output TILE_00_EFLX_OUT_0_24_0,
  output TILE_00_EFLX_OUT_0_24_1,
  output TILE_00_EFLX_OUT_0_25_0,
  output TILE_00_EFLX_OUT_0_25_1,
  output TILE_00_EFLX_OUT_0_26_0,
  output TILE_00_EFLX_OUT_0_26_1,
  output TILE_00_EFLX_OUT_0_27_0,
  output TILE_00_EFLX_OUT_0_27_1,
  output TILE_00_EFLX_OUT_0_28_0,
  output TILE_00_EFLX_OUT_0_28_1,
  output TILE_00_EFLX_OUT_0_29_0,
  output TILE_00_EFLX_OUT_0_29_1,
  output TILE_00_EFLX_OUT_0_30_0,
  output TILE_00_EFLX_OUT_0_30_1,
  output TILE_00_EFLX_OUT_0_31_0,
  output TILE_00_EFLX_OUT_0_31_1,
  output TILE_00_EFLX_OUT_1_0_0,
  output TILE_00_EFLX_OUT_1_0_1,
  output TILE_00_EFLX_OUT_1_1_0,
  output TILE_00_EFLX_OUT_1_1_1,
  output TILE_00_EFLX_OUT_1_30_0,
  output TILE_00_EFLX_OUT_1_30_1,
  output TILE_00_EFLX_OUT_1_31_0,
  output TILE_00_EFLX_OUT_1_31_1,
  output TILE_00_EFLX_OUT_2_0_0,
  output TILE_00_EFLX_OUT_2_0_1,
  output TILE_00_EFLX_OUT_2_1_0,
  output TILE_00_EFLX_OUT_2_1_1,
  output TILE_00_EFLX_OUT_2_30_0,
  output TILE_00_EFLX_OUT_2_30_1,
  output TILE_00_EFLX_OUT_2_31_0,
  output TILE_00_EFLX_OUT_2_31_1,
  output TILE_00_EFLX_OUT_3_0_0,
  output TILE_00_EFLX_OUT_3_0_1,
  output TILE_00_EFLX_OUT_3_1_0,
  output TILE_00_EFLX_OUT_3_1_1,
  output TILE_00_EFLX_OUT_3_30_0,
  output TILE_00_EFLX_OUT_3_30_1,
  output TILE_00_EFLX_OUT_3_31_0,
  output TILE_00_EFLX_OUT_3_31_1,
  output TILE_00_EFLX_OUT_4_0_0,
  output TILE_00_EFLX_OUT_4_0_1,
  output TILE_00_EFLX_OUT_4_1_0,
  output TILE_00_EFLX_OUT_4_1_1,
  output TILE_00_EFLX_OUT_4_30_0,
  output TILE_00_EFLX_OUT_4_30_1,
  output TILE_00_EFLX_OUT_4_31_0,
  output TILE_00_EFLX_OUT_4_31_1,
  output TILE_00_EFLX_OUT_5_0_0,
  output TILE_00_EFLX_OUT_5_0_1,
  output TILE_00_EFLX_OUT_5_1_0,
  output TILE_00_EFLX_OUT_5_1_1,
  output TILE_00_EFLX_OUT_5_30_0,
  output TILE_00_EFLX_OUT_5_30_1,
  output TILE_00_EFLX_OUT_5_31_0,
  output TILE_00_EFLX_OUT_5_31_1,
  output TILE_00_EFLX_OUT_6_0_0,
  output TILE_00_EFLX_OUT_6_0_1,
  output TILE_00_EFLX_OUT_6_1_0,
  output TILE_00_EFLX_OUT_6_1_1,
  output TILE_00_EFLX_OUT_6_30_0,
  output TILE_00_EFLX_OUT_6_30_1,
  output TILE_00_EFLX_OUT_6_31_0,
  output TILE_00_EFLX_OUT_6_31_1,
  output TILE_00_EFLX_OUT_7_0_0,
  output TILE_00_EFLX_OUT_7_0_1,
  output TILE_00_EFLX_OUT_7_1_0,
  output TILE_00_EFLX_OUT_7_1_1,
  output TILE_00_EFLX_OUT_7_30_0,
  output TILE_00_EFLX_OUT_7_30_1,
  output TILE_00_EFLX_OUT_7_31_0,
  output TILE_00_EFLX_OUT_7_31_1,
  output TILE_00_EFLX_OUT_8_0_0,
  output TILE_00_EFLX_OUT_8_0_1,
  output TILE_00_EFLX_OUT_8_1_0,
  output TILE_00_EFLX_OUT_8_1_1,
  output TILE_00_EFLX_OUT_8_30_0,
  output TILE_00_EFLX_OUT_8_30_1,
  output TILE_00_EFLX_OUT_8_31_0,
  output TILE_00_EFLX_OUT_8_31_1,
  output TILE_00_EFLX_OUT_9_0_0,
  output TILE_00_EFLX_OUT_9_0_1,
  output TILE_00_EFLX_OUT_9_1_0,
  output TILE_00_EFLX_OUT_9_1_1,
  output TILE_00_EFLX_OUT_9_30_0,
  output TILE_00_EFLX_OUT_9_30_1,
  output TILE_00_EFLX_OUT_9_31_0,
  output TILE_00_EFLX_OUT_9_31_1,
  output TILE_00_EFLX_OUT_10_0_0,
  output TILE_00_EFLX_OUT_10_0_1,
  output TILE_00_EFLX_OUT_10_1_0,
  output TILE_00_EFLX_OUT_10_1_1,
  output TILE_00_EFLX_OUT_10_30_0,
  output TILE_00_EFLX_OUT_10_30_1,
  output TILE_00_EFLX_OUT_10_31_0,
  output TILE_00_EFLX_OUT_10_31_1,
  output TILE_00_EFLX_OUT_11_0_0,
  output TILE_00_EFLX_OUT_11_0_1,
  output TILE_00_EFLX_OUT_11_1_0,
  output TILE_00_EFLX_OUT_11_1_1,
  output TILE_00_EFLX_OUT_11_30_0,
  output TILE_00_EFLX_OUT_11_30_1,
  output TILE_00_EFLX_OUT_11_31_0,
  output TILE_00_EFLX_OUT_11_31_1,
  output TILE_00_EFLX_OUT_12_0_0,
  output TILE_00_EFLX_OUT_12_0_1,
  output TILE_00_EFLX_OUT_12_1_0,
  output TILE_00_EFLX_OUT_12_1_1,
  output TILE_00_EFLX_OUT_12_30_0,
  output TILE_00_EFLX_OUT_12_30_1,
  output TILE_00_EFLX_OUT_12_31_0,
  output TILE_00_EFLX_OUT_12_31_1,
  output TILE_00_EFLX_OUT_13_0_0,
  output TILE_00_EFLX_OUT_13_0_1,
  output TILE_00_EFLX_OUT_13_1_0,
  output TILE_00_EFLX_OUT_13_1_1,
  output TILE_00_EFLX_OUT_13_30_0,
  output TILE_00_EFLX_OUT_13_30_1,
  output TILE_00_EFLX_OUT_13_31_0,
  output TILE_00_EFLX_OUT_13_31_1,
  output TILE_00_EFLX_OUT_14_0_0,
  output TILE_00_EFLX_OUT_14_0_1,
  output TILE_00_EFLX_OUT_14_1_0,
  output TILE_00_EFLX_OUT_14_1_1,
  output TILE_00_EFLX_OUT_14_30_0,
  output TILE_00_EFLX_OUT_14_30_1,
  output TILE_00_EFLX_OUT_14_31_0,
  output TILE_00_EFLX_OUT_14_31_1,
  output TILE_00_EFLX_OUT_15_0_0,
  output TILE_00_EFLX_OUT_15_0_1,
  output TILE_00_EFLX_OUT_15_1_0,
  output TILE_00_EFLX_OUT_15_1_1,
  output TILE_00_EFLX_OUT_15_30_0,
  output TILE_00_EFLX_OUT_15_30_1,
  output TILE_00_EFLX_OUT_15_31_0,
  output TILE_00_EFLX_OUT_15_31_1,
  output TILE_00_EFLX_OUT_16_0_0,
  output TILE_00_EFLX_OUT_16_0_1,
  output TILE_00_EFLX_OUT_16_1_0,
  output TILE_00_EFLX_OUT_16_1_1,
  output TILE_00_EFLX_OUT_16_30_0,
  output TILE_00_EFLX_OUT_16_30_1,
  output TILE_00_EFLX_OUT_16_31_0,
  output TILE_00_EFLX_OUT_16_31_1,
  output TILE_00_EFLX_OUT_17_0_0,
  output TILE_00_EFLX_OUT_17_0_1,
  output TILE_00_EFLX_OUT_17_1_0,
  output TILE_00_EFLX_OUT_17_1_1,
  output TILE_00_EFLX_OUT_17_30_0,
  output TILE_00_EFLX_OUT_17_30_1,
  output TILE_00_EFLX_OUT_17_31_0,
  output TILE_00_EFLX_OUT_17_31_1,
  output TILE_00_EFLX_OUT_18_0_0,
  output TILE_00_EFLX_OUT_18_0_1,
  output TILE_00_EFLX_OUT_18_1_0,
  output TILE_00_EFLX_OUT_18_1_1,
  output TILE_00_EFLX_OUT_18_30_0,
  output TILE_00_EFLX_OUT_18_30_1,
  output TILE_00_EFLX_OUT_18_31_0,
  output TILE_00_EFLX_OUT_18_31_1,
  output TILE_00_EFLX_OUT_19_0_0,
  output TILE_00_EFLX_OUT_19_0_1,
  output TILE_00_EFLX_OUT_19_1_0,
  output TILE_00_EFLX_OUT_19_1_1,
  output TILE_00_EFLX_OUT_19_30_0,
  output TILE_00_EFLX_OUT_19_30_1,
  output TILE_00_EFLX_OUT_19_31_0,
  output TILE_00_EFLX_OUT_19_31_1,
  output TILE_00_EFLX_OUT_20_0_0,
  output TILE_00_EFLX_OUT_20_0_1,
  output TILE_00_EFLX_OUT_20_1_0,
  output TILE_00_EFLX_OUT_20_1_1,
  output TILE_00_EFLX_OUT_20_30_0,
  output TILE_00_EFLX_OUT_20_30_1,
  output TILE_00_EFLX_OUT_20_31_0,
  output TILE_00_EFLX_OUT_20_31_1,
  output TILE_00_EFLX_OUT_21_0_0,
  output TILE_00_EFLX_OUT_21_0_1,
  output TILE_00_EFLX_OUT_21_1_0,
  output TILE_00_EFLX_OUT_21_1_1,
  output TILE_00_EFLX_OUT_21_30_0,
  output TILE_00_EFLX_OUT_21_30_1,
  output TILE_00_EFLX_OUT_21_31_0,
  output TILE_00_EFLX_OUT_21_31_1,
  output TILE_00_EFLX_OUT_22_0_0,
  output TILE_00_EFLX_OUT_22_0_1,
  output TILE_00_EFLX_OUT_22_1_0,
  output TILE_00_EFLX_OUT_22_1_1,
  output TILE_00_EFLX_OUT_22_30_0,
  output TILE_00_EFLX_OUT_22_30_1,
  output TILE_00_EFLX_OUT_22_31_0,
  output TILE_00_EFLX_OUT_22_31_1,
  output TILE_00_EFLX_OUT_23_0_0,
  output TILE_00_EFLX_OUT_23_0_1,
  output TILE_00_EFLX_OUT_23_1_0,
  output TILE_00_EFLX_OUT_23_1_1,
  output TILE_00_EFLX_OUT_23_30_0,
  output TILE_00_EFLX_OUT_23_30_1,
  output TILE_00_EFLX_OUT_23_31_0,
  output TILE_00_EFLX_OUT_23_31_1,
  output TILE_00_EFLX_OUT_24_0_0,
  output TILE_00_EFLX_OUT_24_0_1,
  output TILE_00_EFLX_OUT_24_1_0,
  output TILE_00_EFLX_OUT_24_1_1,
  output TILE_00_EFLX_OUT_24_30_0,
  output TILE_00_EFLX_OUT_24_30_1,
  output TILE_00_EFLX_OUT_24_31_0,
  output TILE_00_EFLX_OUT_24_31_1,
  output TILE_00_EFLX_OUT_25_0_0,
  output TILE_00_EFLX_OUT_25_0_1,
  output TILE_00_EFLX_OUT_25_1_0,
  output TILE_00_EFLX_OUT_25_1_1,
  output TILE_00_EFLX_OUT_25_30_0,
  output TILE_00_EFLX_OUT_25_30_1,
  output TILE_00_EFLX_OUT_25_31_0,
  output TILE_00_EFLX_OUT_25_31_1,
  output TILE_00_EFLX_OUT_26_0_0,
  output TILE_00_EFLX_OUT_26_0_1,
  output TILE_00_EFLX_OUT_26_1_0,
  output TILE_00_EFLX_OUT_26_1_1,
  output TILE_00_EFLX_OUT_26_30_0,
  output TILE_00_EFLX_OUT_26_30_1,
  output TILE_00_EFLX_OUT_26_31_0,
  output TILE_00_EFLX_OUT_26_31_1,
  output TILE_00_EFLX_OUT_27_0_0,
  output TILE_00_EFLX_OUT_27_0_1,
  output TILE_00_EFLX_OUT_27_1_0,
  output TILE_00_EFLX_OUT_27_1_1,
  output TILE_00_EFLX_OUT_27_30_0,
  output TILE_00_EFLX_OUT_27_30_1,
  output TILE_00_EFLX_OUT_27_31_0,
  output TILE_00_EFLX_OUT_27_31_1,
  output TILE_00_EFLX_OUT_28_0_0,
  output TILE_00_EFLX_OUT_28_0_1,
  output TILE_00_EFLX_OUT_28_1_0,
  output TILE_00_EFLX_OUT_28_1_1,
  output TILE_00_EFLX_OUT_28_30_0,
  output TILE_00_EFLX_OUT_28_30_1,
  output TILE_00_EFLX_OUT_28_31_0,
  output TILE_00_EFLX_OUT_28_31_1,
  output TILE_00_EFLX_OUT_29_0_0,
  output TILE_00_EFLX_OUT_29_0_1,
  output TILE_00_EFLX_OUT_29_1_0,
  output TILE_00_EFLX_OUT_29_1_1,
  output TILE_00_EFLX_OUT_29_30_0,
  output TILE_00_EFLX_OUT_29_30_1,
  output TILE_00_EFLX_OUT_29_31_0,
  output TILE_00_EFLX_OUT_29_31_1,
  output TILE_00_EFLX_OUT_30_0_0,
  output TILE_00_EFLX_OUT_30_0_1,
  output TILE_00_EFLX_OUT_30_1_0,
  output TILE_00_EFLX_OUT_30_1_1,
  output TILE_00_EFLX_OUT_30_30_0,
  output TILE_00_EFLX_OUT_30_30_1,
  output TILE_00_EFLX_OUT_30_31_0,
  output TILE_00_EFLX_OUT_30_31_1,
  output TILE_00_EFLX_OUT_31_0_0,
  output TILE_00_EFLX_OUT_31_0_1,
  output TILE_00_EFLX_OUT_31_1_0,
  output TILE_00_EFLX_OUT_31_1_1,
  output TILE_00_EFLX_OUT_31_2_0,
  output TILE_00_EFLX_OUT_31_2_1,
  output TILE_00_EFLX_OUT_31_3_0,
  output TILE_00_EFLX_OUT_31_3_1,
  output TILE_00_EFLX_OUT_31_4_0,
  output TILE_00_EFLX_OUT_31_4_1,
  output TILE_00_EFLX_OUT_31_5_0,
  output TILE_00_EFLX_OUT_31_5_1,
  output TILE_00_EFLX_OUT_31_6_0,
  output TILE_00_EFLX_OUT_31_6_1,
  output TILE_00_EFLX_OUT_31_7_0,
  output TILE_00_EFLX_OUT_31_7_1,
  output TILE_00_EFLX_OUT_31_8_0,
  output TILE_00_EFLX_OUT_31_8_1,
  output TILE_00_EFLX_OUT_31_9_0,
  output TILE_00_EFLX_OUT_31_9_1,
  output TILE_00_EFLX_OUT_31_10_0,
  output TILE_00_EFLX_OUT_31_10_1,
  output TILE_00_EFLX_OUT_31_11_0,
  output TILE_00_EFLX_OUT_31_11_1,
  output TILE_00_EFLX_OUT_31_12_0,
  output TILE_00_EFLX_OUT_31_12_1,
  output TILE_00_EFLX_OUT_31_13_0,
  output TILE_00_EFLX_OUT_31_13_1,
  output TILE_00_EFLX_OUT_31_14_0,
  output TILE_00_EFLX_OUT_31_14_1,
  output TILE_00_EFLX_OUT_31_15_0,
  output TILE_00_EFLX_OUT_31_15_1,
  output TILE_00_EFLX_OUT_31_16_0,
  output TILE_00_EFLX_OUT_31_16_1,
  output TILE_00_EFLX_OUT_31_17_0,
  output TILE_00_EFLX_OUT_31_17_1,
  output TILE_00_EFLX_OUT_31_18_0,
  output TILE_00_EFLX_OUT_31_18_1,
  output TILE_00_EFLX_OUT_31_19_0,
  output TILE_00_EFLX_OUT_31_19_1,
  output TILE_00_EFLX_OUT_31_20_0,
  output TILE_00_EFLX_OUT_31_20_1,
  output TILE_00_EFLX_OUT_31_21_0,
  output TILE_00_EFLX_OUT_31_21_1,
  output TILE_00_EFLX_OUT_31_22_0,
  output TILE_00_EFLX_OUT_31_22_1,
  output TILE_00_EFLX_OUT_31_23_0,
  output TILE_00_EFLX_OUT_31_23_1,
  output TILE_00_EFLX_OUT_31_24_0,
  output TILE_00_EFLX_OUT_31_24_1,
  output TILE_00_EFLX_OUT_31_25_0,
  output TILE_00_EFLX_OUT_31_25_1,
  output TILE_00_EFLX_OUT_31_26_0,
  output TILE_00_EFLX_OUT_31_26_1,
  output TILE_00_EFLX_OUT_31_27_0,
  output TILE_00_EFLX_OUT_31_27_1,
  output TILE_00_EFLX_OUT_31_28_0,
  output TILE_00_EFLX_OUT_31_28_1,
  output TILE_00_EFLX_OUT_31_29_0,
  output TILE_00_EFLX_OUT_31_29_1,
  output TILE_00_EFLX_OUT_31_30_0,
  output TILE_00_EFLX_OUT_31_30_1,
  output TILE_00_EFLX_OUT_31_31_0,
  output TILE_00_EFLX_OUT_31_31_1,
  input CHIP_RST
)
;
  wire sw ;
  wire clk ;
  wire clk0 ;
  wire CLR1 ;
  wire CLR1_en ;
  wire CLR2 ;
  wire CLR2_en ;
  wire CLR3 ;
  wire CLR3_en ;
  wire COL_Green ;
  wire COL_Green_en ;
  wire COL_Red ;
  wire COL_Red_en ;
  wire ROW ;
  wire ROW_en ;
  wire clk0_en ;
  wire clk_1k ;
  wire clk_en ;
  wire led ;
  wire led_en ;
  wire mat_CLOCK ;
  wire mat_CLOCK_en ;
  wire mat_Ratch ;
  wire mat_Ratch_en ;
  wire sw_en ;
wire EFLX_CHIP_RST = CHIP_RST;
wire GND_NET ;
assign GND_NET = 1'b0 ;
wire VCC_NET ;
assign VCC_NET = 1'b1 ;
assign clk0 = TILE_00_CLK_IN_E1;
assign clk = TILE_00_CLK_IN_W0;
assign TILE_00_EFLX_OUT_0_25_0 = clk_en;
assign TILE_00_EFLX_OUT_31_5_1 = sw_en;
assign sw = TILE_00_EFLX_IN_31_5_0;
assign TILE_00_EFLX_OUT_31_6_0 = led;
assign TILE_00_EFLX_OUT_31_6_1 = led_en;
assign TILE_00_EFLX_OUT_31_8_0 = COL_Green;
assign TILE_00_EFLX_OUT_31_8_1 = COL_Green_en;
assign TILE_00_EFLX_OUT_31_9_0 = ROW;
assign TILE_00_EFLX_OUT_31_9_1 = ROW_en;
assign TILE_00_EFLX_OUT_31_11_1 = clk_1k;
assign TILE_00_EFLX_OUT_31_12_1 = clk0_en;
assign TILE_00_EFLX_OUT_31_22_0 = CLR2;
assign TILE_00_EFLX_OUT_31_22_1 = CLR2_en;
assign TILE_00_EFLX_OUT_31_23_0 = COL_Red;
assign TILE_00_EFLX_OUT_31_23_1 = COL_Red_en;
assign TILE_00_EFLX_OUT_31_24_0 = CLR3;
assign TILE_00_EFLX_OUT_31_24_1 = CLR3_en;
assign TILE_00_EFLX_OUT_31_25_0 = CLR1;
assign TILE_00_EFLX_OUT_31_25_1 = CLR1_en;
assign TILE_00_EFLX_OUT_31_26_0 = mat_CLOCK;
assign TILE_00_EFLX_OUT_31_26_1 = mat_CLOCK_en;
assign TILE_00_EFLX_OUT_31_27_0 = mat_Ratch;
assign TILE_00_EFLX_OUT_31_27_1 = mat_Ratch_en;
  RBBIO TILE_00_RBB_0_25 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({UNCON_RBB_0_EFLX_OUT_1, clk_en}),
    .O0(1'b1),
    .O1(1'b0),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_25.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_25.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_25.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_0_25.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_25.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_0_25.FF_SEL_O1=1'h1;
defparam TILE_00_RBB_0_25.I0pol=1'h0;
defparam TILE_00_RBB_0_25.I1pol=1'h0;
defparam TILE_00_RBB_0_25.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_25.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_25.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_0_25.O0pol=1'h0;
defparam TILE_00_RBB_0_25.O1pol=1'h0;
defparam TILE_00_RBB_0_25.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_25.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_5 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, sw}),
    .EFLX_OUT({sw_en, UNCON_RBB_1_EFLX_OUT_0}),
    .I0(_$w$_sw),
    .O0(1'b0),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_5.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_5.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_5.FF_SEL_I0=1'h0;
defparam TILE_00_RBB_31_5.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_5.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_5.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_5.I0pol=1'h0;
defparam TILE_00_RBB_31_5.I1pol=1'h0;
defparam TILE_00_RBB_31_5.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_5.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_5.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_5.O0pol=1'h0;
defparam TILE_00_RBB_31_5.O1pol=1'h0;
defparam TILE_00_RBB_31_5.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_5.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_25 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({CLR1_en, CLR1}),
    .O0(1'b1),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_25.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_25.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_25.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_25.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_25.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_31_25.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_25.I0pol=1'h0;
defparam TILE_00_RBB_31_25.I1pol=1'h0;
defparam TILE_00_RBB_31_25.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_25.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_25.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_25.O0pol=1'h0;
defparam TILE_00_RBB_31_25.O1pol=1'h0;
defparam TILE_00_RBB_31_25.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_25.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_26 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({mat_CLOCK_en, mat_CLOCK}),
    .O0(\_$$_$0mat_CLOCK_reg[0:0] ),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_26.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_26.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_26.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_26.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_26.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_26.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_26.I0pol=1'h0;
defparam TILE_00_RBB_31_26.I1pol=1'h0;
defparam TILE_00_RBB_31_26.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_26.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_26.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_26.O0pol=1'h0;
defparam TILE_00_RBB_31_26.O1pol=1'h0;
defparam TILE_00_RBB_31_26.OasyncSRen=1'h0;
defparam TILE_00_RBB_31_26.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_27 (
    .CE(\_$$_$0mat_CLOCK_reg[0:0] ),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({mat_Ratch_en, mat_Ratch}),
    .O0(\_$$_$techmap44687$abc$44669$lut$auto$opt_dff.cc:219:make_patterns_logic$1531.A[4] ),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_27.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_27.CE_SEL_O=1'h1;
defparam TILE_00_RBB_31_27.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_27.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_27.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_27.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_27.I0pol=1'h0;
defparam TILE_00_RBB_31_27.I1pol=1'h0;
defparam TILE_00_RBB_31_27.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_27.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_27.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_27.O0pol=1'h0;
defparam TILE_00_RBB_31_27.O1pol=1'h0;
defparam TILE_00_RBB_31_27.OasyncSRen=1'h0;
defparam TILE_00_RBB_31_27.OsyncSRen=1'h0;
  RBB6L TILE_00_RBB_22_10 (
    .A1(\rowCounter[0] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(\_$$_$abc$44669$auto$opt_dff.cc:219:make_patterns_logic$1531 ),
    .AQ(\rowCounter[0] ),
    .B1(\rowCounter[1] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BMUX(\_$$_$auto$alumacc.cc:485:replace_alu$1577.Y[1] ),
    .BQ(\rowCounter[1] ),
    .C1(\rowCounter[2] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk0),
    .CQ(\rowCounter[2] ),
    .D1(\columnCounter[5] ),
    .D2(\columnCounter[4] ),
    .D3(\columnCounter[3] ),
    .D4(_$w$_mat_CLOCK),
    .D5(\_$$_$techmap44687$abc$44669$lut$auto$opt_dff.cc:219:make_patterns_logic$1531.A[4] ),
    .D6(1'b0),
    .DMUX(\_$$_$abc$44669$auto$opt_dff.cc:219:make_patterns_logic$1531 ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_22_10.A6_TIE=1'h0;
defparam TILE_00_RBB_22_10.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_22_10.AMX_SEL_B=5'b10000;
defparam TILE_00_RBB_22_10.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_22_10.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_22_10.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_22_10.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_22_10.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_22_10.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_22_10.AQpol=1'h1;
defparam TILE_00_RBB_22_10.AQsyncSRen=1'h0;
defparam TILE_00_RBB_22_10.B6_TIE=1'h0;
defparam TILE_00_RBB_22_10.BC=256'h5555555555555555aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa0000000000800000;
defparam TILE_00_RBB_22_10.BQpol=1'h1;
defparam TILE_00_RBB_22_10.BQsyncSRen=1'h0;
defparam TILE_00_RBB_22_10.C6_TIE=1'h0;
defparam TILE_00_RBB_22_10.CE_TIE=1'h1;
defparam TILE_00_RBB_22_10.CIN_SEL=2'b00;
defparam TILE_00_RBB_22_10.CQpol=1'h1;
defparam TILE_00_RBB_22_10.CQsyncSRen=1'h0;
defparam TILE_00_RBB_22_10.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_22_10.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_22_10.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_22_10.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_22_10.D6_TIE=1'h0;
defparam TILE_00_RBB_22_10.DQpol=1'h1;
defparam TILE_00_RBB_22_10.DQsyncSRen=1'h0;
defparam TILE_00_RBB_22_10.LH_ON=1'h0;
defparam TILE_00_RBB_22_10.MUX_A5=4'b0001;
defparam TILE_00_RBB_22_10.MUX_A6=4'b0001;
defparam TILE_00_RBB_22_10.MUX_AI=6'b110000;
defparam TILE_00_RBB_22_10.MUX_B5=4'b0010;
defparam TILE_00_RBB_22_10.MUX_B6=4'b0010;
defparam TILE_00_RBB_22_10.MUX_BI=6'b010000;
defparam TILE_00_RBB_22_10.MUX_C5=4'b0100;
defparam TILE_00_RBB_22_10.MUX_C6=4'b0100;
defparam TILE_00_RBB_22_10.MUX_CE=6'b000001;
defparam TILE_00_RBB_22_10.MUX_CI=6'b010000;
defparam TILE_00_RBB_22_10.MUX_D5=4'b1000;
defparam TILE_00_RBB_22_10.MUX_D6=4'b1000;
defparam TILE_00_RBB_22_10.MUX_DI=6'b010000;
defparam TILE_00_RBB_22_10.MUX_SR=6'b000010;
defparam TILE_00_RBB_22_10.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_22_10.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_22_10.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_22_10.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_22_10.OAQpol=1'h1;
defparam TILE_00_RBB_22_10.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_22_10.OBQpol=1'h1;
defparam TILE_00_RBB_22_10.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_22_10.OCQpol=1'h1;
defparam TILE_00_RBB_22_10.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_22_10.ODQpol=1'h1;
defparam TILE_00_RBB_22_10.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_22_10.OQasyncSRen=1'h1;
defparam TILE_00_RBB_22_10.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_28_20 (
    .A(\_$$_$auto$alumacc.cc:485:replace_alu$1583.Y[0] ),
    .A1(\columnCounter[0] ),
    .A2(_$w$_mat_CLOCK),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AMUX(\_$$_$0mat_CLOCK_reg[0:0] ),
    .AQ(_$w$_mat_CLOCK),
    .B1(\columnCounter[1] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BMUX(\_$$_$auto$alumacc.cc:485:replace_alu$1583.Y[1] ),
    .BQ(\address[2] ),
    .C1(\columnCounter[2] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk0),
    .CMUX(\_$$_$auto$alumacc.cc:485:replace_alu$1583.Y[2] ),
    .D1(1'b0),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(\_$$_$techmap44687$abc$44669$lut$auto$opt_dff.cc:219:make_patterns_logic$1531.A[4] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_28_20.A6_TIE=1'h0;
defparam TILE_00_RBB_28_20.AMX_SEL_A=5'b00100;
defparam TILE_00_RBB_28_20.AMX_SEL_B=5'b10000;
defparam TILE_00_RBB_28_20.AMX_SEL_C=5'b10000;
defparam TILE_00_RBB_28_20.AMX_SEL_D=4'b1000;
defparam TILE_00_RBB_28_20.AQ1_SEL_A=6'b000100;
defparam TILE_00_RBB_28_20.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_28_20.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_28_20.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_28_20.AQpol=1'h1;
defparam TILE_00_RBB_28_20.AQsyncSRen=1'h0;
defparam TILE_00_RBB_28_20.B6_TIE=1'h0;
defparam TILE_00_RBB_28_20.BC=256'h5555555533333333aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa0000000000000000;
defparam TILE_00_RBB_28_20.BQpol=1'h1;
defparam TILE_00_RBB_28_20.BQsyncSRen=1'h0;
defparam TILE_00_RBB_28_20.C6_TIE=1'h0;
defparam TILE_00_RBB_28_20.CE_TIE=1'h0;
defparam TILE_00_RBB_28_20.CIN_SEL=2'b00;
defparam TILE_00_RBB_28_20.CQpol=1'h1;
defparam TILE_00_RBB_28_20.CQsyncSRen=1'h0;
defparam TILE_00_RBB_28_20.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_28_20.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_28_20.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_28_20.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_28_20.D6_TIE=1'h0;
defparam TILE_00_RBB_28_20.DQpol=1'h1;
defparam TILE_00_RBB_28_20.DQsyncSRen=1'h0;
defparam TILE_00_RBB_28_20.LH_ON=1'h0;
defparam TILE_00_RBB_28_20.MUX_A5=4'b0001;
defparam TILE_00_RBB_28_20.MUX_A6=4'b0001;
defparam TILE_00_RBB_28_20.MUX_AI=6'b110000;
defparam TILE_00_RBB_28_20.MUX_B5=4'b0010;
defparam TILE_00_RBB_28_20.MUX_B6=4'b0010;
defparam TILE_00_RBB_28_20.MUX_BI=6'b010000;
defparam TILE_00_RBB_28_20.MUX_C5=4'b0100;
defparam TILE_00_RBB_28_20.MUX_C6=4'b0100;
defparam TILE_00_RBB_28_20.MUX_CE=6'b010001;
defparam TILE_00_RBB_28_20.MUX_CI=6'b010000;
defparam TILE_00_RBB_28_20.MUX_D5=4'b1000;
defparam TILE_00_RBB_28_20.MUX_D6=4'b1000;
defparam TILE_00_RBB_28_20.MUX_DI=6'b010000;
defparam TILE_00_RBB_28_20.MUX_SR=6'b000001;
defparam TILE_00_RBB_28_20.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_28_20.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_28_20.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_28_20.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_28_20.OAQpol=1'h1;
defparam TILE_00_RBB_28_20.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_28_20.OBQpol=1'h1;
defparam TILE_00_RBB_28_20.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_28_20.OCQpol=1'h1;
defparam TILE_00_RBB_28_20.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_28_20.ODQpol=1'h1;
defparam TILE_00_RBB_28_20.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_28_20.OQasyncSRen=1'h1;
defparam TILE_00_RBB_28_20.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_25_10 (
    .A1(\columnCounter[0] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(\_$$_$0mat_CLOCK_reg[0:0] ),
    .B1(\columnCounter[1] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .C1(\columnCounter[2] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk0),
    .COUT(_$$_$abc$44669$aiger44668$100),
    .D1(\columnCounter[3] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DQ(\columnCounter[3] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_25_10.A6_TIE=1'h0;
defparam TILE_00_RBB_25_10.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_25_10.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_25_10.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_25_10.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_25_10.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_25_10.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_25_10.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_25_10.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_25_10.AQpol=1'h1;
defparam TILE_00_RBB_25_10.AQsyncSRen=1'h0;
defparam TILE_00_RBB_25_10.B6_TIE=1'h0;
defparam TILE_00_RBB_25_10.BC=256'h5555555555555555aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_25_10.BQpol=1'h1;
defparam TILE_00_RBB_25_10.BQsyncSRen=1'h0;
defparam TILE_00_RBB_25_10.C6_TIE=1'h0;
defparam TILE_00_RBB_25_10.CE_TIE=1'h1;
defparam TILE_00_RBB_25_10.CIN_SEL=2'b00;
defparam TILE_00_RBB_25_10.CQpol=1'h1;
defparam TILE_00_RBB_25_10.CQsyncSRen=1'h0;
defparam TILE_00_RBB_25_10.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_25_10.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_25_10.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_25_10.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_25_10.D6_TIE=1'h0;
defparam TILE_00_RBB_25_10.DQpol=1'h1;
defparam TILE_00_RBB_25_10.DQsyncSRen=1'h0;
defparam TILE_00_RBB_25_10.LH_ON=1'h0;
defparam TILE_00_RBB_25_10.MUX_A5=4'b0001;
defparam TILE_00_RBB_25_10.MUX_A6=4'b0001;
defparam TILE_00_RBB_25_10.MUX_AI=6'b110000;
defparam TILE_00_RBB_25_10.MUX_B5=4'b0010;
defparam TILE_00_RBB_25_10.MUX_B6=4'b0010;
defparam TILE_00_RBB_25_10.MUX_BI=6'b010000;
defparam TILE_00_RBB_25_10.MUX_C5=4'b0100;
defparam TILE_00_RBB_25_10.MUX_C6=4'b0100;
defparam TILE_00_RBB_25_10.MUX_CE=6'b000001;
defparam TILE_00_RBB_25_10.MUX_CI=6'b010000;
defparam TILE_00_RBB_25_10.MUX_D5=4'b1000;
defparam TILE_00_RBB_25_10.MUX_D6=4'b1000;
defparam TILE_00_RBB_25_10.MUX_DI=6'b010000;
defparam TILE_00_RBB_25_10.MUX_SR=6'b000010;
defparam TILE_00_RBB_25_10.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_25_10.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_25_10.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_25_10.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_25_10.OAQpol=1'h1;
defparam TILE_00_RBB_25_10.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_25_10.OBQpol=1'h1;
defparam TILE_00_RBB_25_10.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_25_10.OCQpol=1'h1;
defparam TILE_00_RBB_25_10.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_25_10.ODQpol=1'h1;
defparam TILE_00_RBB_25_10.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_25_10.OQasyncSRen=1'h1;
defparam TILE_00_RBB_25_10.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_28_10 (
    .A1(\columnCounter[4] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AQ(\columnCounter[4] ),
    .B1(\columnCounter[5] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\columnCounter[5] ),
    .C1(1'b0),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(\_$$_$0mat_CLOCK_reg[0:0] ),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$44669$aiger44668$100),
    .CLK(clk0),
    .D1(1'b0),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_28_10.A6_TIE=1'h0;
defparam TILE_00_RBB_28_10.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_28_10.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_28_10.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_28_10.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_28_10.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_28_10.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_28_10.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_28_10.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_28_10.AQpol=1'h1;
defparam TILE_00_RBB_28_10.AQsyncSRen=1'h0;
defparam TILE_00_RBB_28_10.B6_TIE=1'h0;
defparam TILE_00_RBB_28_10.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa00000000000000000000000000000000;
defparam TILE_00_RBB_28_10.BQpol=1'h1;
defparam TILE_00_RBB_28_10.BQsyncSRen=1'h0;
defparam TILE_00_RBB_28_10.C6_TIE=1'h0;
defparam TILE_00_RBB_28_10.CE_TIE=1'h1;
defparam TILE_00_RBB_28_10.CIN_SEL=2'b11;
defparam TILE_00_RBB_28_10.CQpol=1'h1;
defparam TILE_00_RBB_28_10.CQsyncSRen=1'h0;
defparam TILE_00_RBB_28_10.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_28_10.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_28_10.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_28_10.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_28_10.D6_TIE=1'h0;
defparam TILE_00_RBB_28_10.DQpol=1'h1;
defparam TILE_00_RBB_28_10.DQsyncSRen=1'h0;
defparam TILE_00_RBB_28_10.LH_ON=1'h0;
defparam TILE_00_RBB_28_10.MUX_A5=4'b0001;
defparam TILE_00_RBB_28_10.MUX_A6=4'b0001;
defparam TILE_00_RBB_28_10.MUX_AI=6'b010000;
defparam TILE_00_RBB_28_10.MUX_B5=4'b0010;
defparam TILE_00_RBB_28_10.MUX_B6=4'b0010;
defparam TILE_00_RBB_28_10.MUX_BI=6'b010000;
defparam TILE_00_RBB_28_10.MUX_C5=4'b0100;
defparam TILE_00_RBB_28_10.MUX_C6=4'b0100;
defparam TILE_00_RBB_28_10.MUX_CE=6'b010000;
defparam TILE_00_RBB_28_10.MUX_CI=6'b010000;
defparam TILE_00_RBB_28_10.MUX_D5=4'b1000;
defparam TILE_00_RBB_28_10.MUX_D6=4'b1000;
defparam TILE_00_RBB_28_10.MUX_DI=6'b010000;
defparam TILE_00_RBB_28_10.MUX_SR=6'b000001;
defparam TILE_00_RBB_28_10.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_28_10.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_28_10.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_28_10.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_28_10.OAQpol=1'h1;
defparam TILE_00_RBB_28_10.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_28_10.OBQpol=1'h1;
defparam TILE_00_RBB_28_10.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_28_10.OCQpol=1'h1;
defparam TILE_00_RBB_28_10.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_28_10.ODQpol=1'h1;
defparam TILE_00_RBB_28_10.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_28_10.OQasyncSRen=1'h1;
defparam TILE_00_RBB_28_10.QasyncSRen=1'h0;
  RBB6M TILE_00_RBB_16_8 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(\timer_inst.timer_counter[0] ),
    .A6(\_$$_$abc$44669$auto$rtlil.cc:2660:NotGate$41623 ),
    .AQ(\timer_inst.timer_counter[0] ),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(\timer_inst.timer_counter[1] ),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\timer_inst.timer_counter[1] ),
    .C1(1'b0),
    .C2(1'b0),
    .C3(\timer_inst.timer_counter[2] ),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .COUT(_$$_$abc$44669$aiger44668$68),
    .CQ(\timer_inst.timer_counter[2] ),
    .D1(\timer_inst.timer_counter[3] ),
    .D2(1'b0),
    .D3(\timer_inst.timer_counter[2] ),
    .D4(\timer_inst.timer_counter[1] ),
    .D5(\timer_inst.timer_counter[0] ),
    .D6(1'b0),
    .DMUX(\_$$_$techmap44690$abc$44669$lut$aiger44668$147.A[4] ),
    .DQ(\timer_inst.timer_counter[3] ),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_16_8.A6_TIE=1'h0;
defparam TILE_00_RBB_16_8.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_16_8.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_16_8.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_16_8.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_16_8.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_16_8.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_16_8.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_16_8.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_16_8.AQpol=1'h1;
defparam TILE_00_RBB_16_8.AQsyncSRen=1'h1;
defparam TILE_00_RBB_16_8.B6_TIE=1'h0;
defparam TILE_00_RBB_16_8.BC=256'h0000ffff0000ffffff00ff00ff00ff00f0f0f0f0f0f0f0f0aaaaaaaa000000a0;
defparam TILE_00_RBB_16_8.BQpol=1'h1;
defparam TILE_00_RBB_16_8.BQsyncSRen=1'h1;
defparam TILE_00_RBB_16_8.C6_TIE=1'h0;
defparam TILE_00_RBB_16_8.CE_TIE=1'h0;
defparam TILE_00_RBB_16_8.CIN_SEL=2'b00;
defparam TILE_00_RBB_16_8.CQpol=1'h1;
defparam TILE_00_RBB_16_8.CQsyncSRen=1'h1;
defparam TILE_00_RBB_16_8.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_16_8.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_16_8.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_16_8.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_16_8.D6_TIE=1'h0;
defparam TILE_00_RBB_16_8.DQpol=1'h1;
defparam TILE_00_RBB_16_8.DQsyncSRen=1'h1;
defparam TILE_00_RBB_16_8.LH_ON=1'h0;
defparam TILE_00_RBB_16_8.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_16_8.LUT_ON_A=1'h1;
defparam TILE_00_RBB_16_8.LUT_ON_B=1'h1;
defparam TILE_00_RBB_16_8.LUT_ON_C=1'h1;
defparam TILE_00_RBB_16_8.LUT_ON_D=1'h1;
defparam TILE_00_RBB_16_8.MUX_A5=4'b0001;
defparam TILE_00_RBB_16_8.MUX_A6=4'b0001;
defparam TILE_00_RBB_16_8.MUX_AI=6'b110000;
defparam TILE_00_RBB_16_8.MUX_B5=4'b0010;
defparam TILE_00_RBB_16_8.MUX_B6=4'b0010;
defparam TILE_00_RBB_16_8.MUX_BI=6'b010000;
defparam TILE_00_RBB_16_8.MUX_C5=4'b0100;
defparam TILE_00_RBB_16_8.MUX_C6=4'b0100;
defparam TILE_00_RBB_16_8.MUX_CE=6'b010010;
defparam TILE_00_RBB_16_8.MUX_CI=6'b010000;
defparam TILE_00_RBB_16_8.MUX_D5=4'b1000;
defparam TILE_00_RBB_16_8.MUX_D6=4'b1000;
defparam TILE_00_RBB_16_8.MUX_DI=6'b010000;
defparam TILE_00_RBB_16_8.MUX_SR=6'b100001;
defparam TILE_00_RBB_16_8.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_16_8.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_16_8.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_16_8.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_16_8.OAQpol=1'h1;
defparam TILE_00_RBB_16_8.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_16_8.OBQpol=1'h1;
defparam TILE_00_RBB_16_8.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_16_8.OCQpol=1'h1;
defparam TILE_00_RBB_16_8.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_16_8.ODQpol=1'h1;
defparam TILE_00_RBB_16_8.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_16_8.OQasyncSRen=1'h1;
defparam TILE_00_RBB_16_8.QasyncSRen=1'h0;
defparam TILE_00_RBB_16_8.RAM_MODE=2'b00;
defparam TILE_00_RBB_16_8.WE_SEL=3'b000;
defparam TILE_00_RBB_16_8.WE_TIE=1'h0;
defparam TILE_00_RBB_16_8.WEpol=1'h1;
defparam TILE_00_RBB_16_8.XOR_A=5'b00000;
defparam TILE_00_RBB_16_8.XOR_B=5'b00000;
defparam TILE_00_RBB_16_8.XOR_C=5'b00000;
defparam TILE_00_RBB_16_8.XOR_D=5'b00000;
  RBB6M TILE_00_RBB_19_8 (
    .A1(\timer_inst.timer_counter[4] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AQ(\timer_inst.timer_counter[4] ),
    .B1(\timer_inst.timer_counter[5] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\timer_inst.timer_counter[5] ),
    .C1(\timer_inst.timer_counter[6] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$44669$aiger44668$68),
    .CLK(clk),
    .COUT(_$$_$abc$44669$aiger44668$108),
    .CQ(\timer_inst.timer_counter[6] ),
    .D1(\timer_inst.timer_counter[7] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DQ(\timer_inst.timer_counter[7] ),
    .SFTin(1'b0),
    .SRin(\_$$_$abc$44669$auto$rtlil.cc:2660:NotGate$41623 ),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_19_8.A6_TIE=1'h0;
defparam TILE_00_RBB_19_8.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_19_8.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_19_8.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_19_8.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_19_8.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_19_8.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_19_8.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_19_8.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_19_8.AQpol=1'h1;
defparam TILE_00_RBB_19_8.AQsyncSRen=1'h1;
defparam TILE_00_RBB_19_8.B6_TIE=1'h0;
defparam TILE_00_RBB_19_8.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_19_8.BQpol=1'h1;
defparam TILE_00_RBB_19_8.BQsyncSRen=1'h1;
defparam TILE_00_RBB_19_8.C6_TIE=1'h0;
defparam TILE_00_RBB_19_8.CE_TIE=1'h0;
defparam TILE_00_RBB_19_8.CIN_SEL=2'b11;
defparam TILE_00_RBB_19_8.CQpol=1'h1;
defparam TILE_00_RBB_19_8.CQsyncSRen=1'h1;
defparam TILE_00_RBB_19_8.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_19_8.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_19_8.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_19_8.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_19_8.D6_TIE=1'h0;
defparam TILE_00_RBB_19_8.DQpol=1'h1;
defparam TILE_00_RBB_19_8.DQsyncSRen=1'h1;
defparam TILE_00_RBB_19_8.LH_ON=1'h0;
defparam TILE_00_RBB_19_8.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_19_8.LUT_ON_A=1'h1;
defparam TILE_00_RBB_19_8.LUT_ON_B=1'h1;
defparam TILE_00_RBB_19_8.LUT_ON_C=1'h1;
defparam TILE_00_RBB_19_8.LUT_ON_D=1'h1;
defparam TILE_00_RBB_19_8.MUX_A5=4'b0001;
defparam TILE_00_RBB_19_8.MUX_A6=4'b0001;
defparam TILE_00_RBB_19_8.MUX_AI=6'b010000;
defparam TILE_00_RBB_19_8.MUX_B5=4'b0010;
defparam TILE_00_RBB_19_8.MUX_B6=4'b0010;
defparam TILE_00_RBB_19_8.MUX_BI=6'b010000;
defparam TILE_00_RBB_19_8.MUX_C5=4'b0100;
defparam TILE_00_RBB_19_8.MUX_C6=4'b0100;
defparam TILE_00_RBB_19_8.MUX_CE=6'b010001;
defparam TILE_00_RBB_19_8.MUX_CI=6'b010000;
defparam TILE_00_RBB_19_8.MUX_D5=4'b1000;
defparam TILE_00_RBB_19_8.MUX_D6=4'b1000;
defparam TILE_00_RBB_19_8.MUX_DI=6'b010000;
defparam TILE_00_RBB_19_8.MUX_SR=6'b110000;
defparam TILE_00_RBB_19_8.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_19_8.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_19_8.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_19_8.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_19_8.OAQpol=1'h1;
defparam TILE_00_RBB_19_8.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_19_8.OBQpol=1'h1;
defparam TILE_00_RBB_19_8.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_19_8.OCQpol=1'h1;
defparam TILE_00_RBB_19_8.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_19_8.ODQpol=1'h1;
defparam TILE_00_RBB_19_8.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_19_8.OQasyncSRen=1'h1;
defparam TILE_00_RBB_19_8.QasyncSRen=1'h0;
defparam TILE_00_RBB_19_8.RAM_MODE=2'b00;
defparam TILE_00_RBB_19_8.WE_SEL=3'b000;
defparam TILE_00_RBB_19_8.WE_TIE=1'h0;
defparam TILE_00_RBB_19_8.WEpol=1'h1;
defparam TILE_00_RBB_19_8.XOR_A=5'b00000;
defparam TILE_00_RBB_19_8.XOR_B=5'b00000;
defparam TILE_00_RBB_19_8.XOR_C=5'b00000;
defparam TILE_00_RBB_19_8.XOR_D=5'b00000;
  RBB6M TILE_00_RBB_22_8 (
    .A1(\timer_inst.timer_counter[8] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AQ(\timer_inst.timer_counter[8] ),
    .B1(\timer_inst.timer_counter[9] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\timer_inst.timer_counter[9] ),
    .C1(\timer_inst.timer_counter[10] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$44669$aiger44668$108),
    .CLK(clk),
    .COUT(_$$_$abc$44669$aiger44668$132),
    .CQ(\timer_inst.timer_counter[10] ),
    .D1(\timer_inst.timer_counter[11] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DQ(\timer_inst.timer_counter[11] ),
    .SFTin(1'b0),
    .SRin(\_$$_$abc$44669$auto$rtlil.cc:2660:NotGate$41623 ),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_22_8.A6_TIE=1'h0;
defparam TILE_00_RBB_22_8.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_22_8.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_22_8.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_22_8.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_22_8.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_22_8.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_22_8.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_22_8.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_22_8.AQpol=1'h1;
defparam TILE_00_RBB_22_8.AQsyncSRen=1'h1;
defparam TILE_00_RBB_22_8.B6_TIE=1'h0;
defparam TILE_00_RBB_22_8.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_22_8.BQpol=1'h1;
defparam TILE_00_RBB_22_8.BQsyncSRen=1'h1;
defparam TILE_00_RBB_22_8.C6_TIE=1'h0;
defparam TILE_00_RBB_22_8.CE_TIE=1'h0;
defparam TILE_00_RBB_22_8.CIN_SEL=2'b11;
defparam TILE_00_RBB_22_8.CQpol=1'h1;
defparam TILE_00_RBB_22_8.CQsyncSRen=1'h1;
defparam TILE_00_RBB_22_8.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_22_8.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_22_8.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_22_8.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_22_8.D6_TIE=1'h0;
defparam TILE_00_RBB_22_8.DQpol=1'h1;
defparam TILE_00_RBB_22_8.DQsyncSRen=1'h1;
defparam TILE_00_RBB_22_8.LH_ON=1'h0;
defparam TILE_00_RBB_22_8.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_22_8.LUT_ON_A=1'h1;
defparam TILE_00_RBB_22_8.LUT_ON_B=1'h1;
defparam TILE_00_RBB_22_8.LUT_ON_C=1'h1;
defparam TILE_00_RBB_22_8.LUT_ON_D=1'h1;
defparam TILE_00_RBB_22_8.MUX_A5=4'b0001;
defparam TILE_00_RBB_22_8.MUX_A6=4'b0001;
defparam TILE_00_RBB_22_8.MUX_AI=6'b010000;
defparam TILE_00_RBB_22_8.MUX_B5=4'b0010;
defparam TILE_00_RBB_22_8.MUX_B6=4'b0010;
defparam TILE_00_RBB_22_8.MUX_BI=6'b010000;
defparam TILE_00_RBB_22_8.MUX_C5=4'b0100;
defparam TILE_00_RBB_22_8.MUX_C6=4'b0100;
defparam TILE_00_RBB_22_8.MUX_CE=6'b010001;
defparam TILE_00_RBB_22_8.MUX_CI=6'b010000;
defparam TILE_00_RBB_22_8.MUX_D5=4'b1000;
defparam TILE_00_RBB_22_8.MUX_D6=4'b1000;
defparam TILE_00_RBB_22_8.MUX_DI=6'b010000;
defparam TILE_00_RBB_22_8.MUX_SR=6'b110000;
defparam TILE_00_RBB_22_8.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_22_8.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_22_8.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_22_8.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_22_8.OAQpol=1'h1;
defparam TILE_00_RBB_22_8.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_22_8.OBQpol=1'h1;
defparam TILE_00_RBB_22_8.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_22_8.OCQpol=1'h1;
defparam TILE_00_RBB_22_8.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_22_8.ODQpol=1'h1;
defparam TILE_00_RBB_22_8.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_22_8.OQasyncSRen=1'h1;
defparam TILE_00_RBB_22_8.QasyncSRen=1'h0;
defparam TILE_00_RBB_22_8.RAM_MODE=2'b00;
defparam TILE_00_RBB_22_8.WE_SEL=3'b000;
defparam TILE_00_RBB_22_8.WE_TIE=1'h0;
defparam TILE_00_RBB_22_8.WEpol=1'h1;
defparam TILE_00_RBB_22_8.XOR_A=5'b00000;
defparam TILE_00_RBB_22_8.XOR_B=5'b00000;
defparam TILE_00_RBB_22_8.XOR_C=5'b00000;
defparam TILE_00_RBB_22_8.XOR_D=5'b00000;
  RBBIO TILE_00_RBB_31_6 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({led_en, led}),
    .O0(_$w$_sw),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_6.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_6.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_6.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_6.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_6.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_31_6.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_6.I0pol=1'h0;
defparam TILE_00_RBB_31_6.I1pol=1'h0;
defparam TILE_00_RBB_31_6.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_6.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_6.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_6.O0pol=1'h0;
defparam TILE_00_RBB_31_6.O1pol=1'h0;
defparam TILE_00_RBB_31_6.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_6.OsyncSRen=1'h0;
  RBB6M TILE_00_RBB_25_8 (
    .A1(\timer_inst.timer_counter[12] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AQ(\timer_inst.timer_counter[12] ),
    .B1(\timer_inst.timer_counter[13] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\timer_inst.timer_counter[13] ),
    .C1(\timer_inst.timer_counter[14] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$44669$aiger44668$132),
    .CLK(clk),
    .CQ(\timer_inst.timer_counter[14] ),
    .D1(\timer_inst.timer_counter[15] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DQ(\timer_inst.timer_counter[15] ),
    .SFTin(1'b0),
    .SRin(\_$$_$abc$44669$auto$rtlil.cc:2660:NotGate$41623 ),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_25_8.A6_TIE=1'h0;
defparam TILE_00_RBB_25_8.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_25_8.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_25_8.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_25_8.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_25_8.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_25_8.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_25_8.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_25_8.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_25_8.AQpol=1'h1;
defparam TILE_00_RBB_25_8.AQsyncSRen=1'h1;
defparam TILE_00_RBB_25_8.B6_TIE=1'h0;
defparam TILE_00_RBB_25_8.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_25_8.BQpol=1'h1;
defparam TILE_00_RBB_25_8.BQsyncSRen=1'h1;
defparam TILE_00_RBB_25_8.C6_TIE=1'h0;
defparam TILE_00_RBB_25_8.CE_TIE=1'h0;
defparam TILE_00_RBB_25_8.CIN_SEL=2'b11;
defparam TILE_00_RBB_25_8.CQpol=1'h1;
defparam TILE_00_RBB_25_8.CQsyncSRen=1'h1;
defparam TILE_00_RBB_25_8.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_25_8.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_25_8.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_25_8.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_25_8.D6_TIE=1'h0;
defparam TILE_00_RBB_25_8.DQpol=1'h1;
defparam TILE_00_RBB_25_8.DQsyncSRen=1'h1;
defparam TILE_00_RBB_25_8.LH_ON=1'h0;
defparam TILE_00_RBB_25_8.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_25_8.LUT_ON_A=1'h1;
defparam TILE_00_RBB_25_8.LUT_ON_B=1'h1;
defparam TILE_00_RBB_25_8.LUT_ON_C=1'h1;
defparam TILE_00_RBB_25_8.LUT_ON_D=1'h1;
defparam TILE_00_RBB_25_8.MUX_A5=4'b0001;
defparam TILE_00_RBB_25_8.MUX_A6=4'b0001;
defparam TILE_00_RBB_25_8.MUX_AI=6'b010000;
defparam TILE_00_RBB_25_8.MUX_B5=4'b0010;
defparam TILE_00_RBB_25_8.MUX_B6=4'b0010;
defparam TILE_00_RBB_25_8.MUX_BI=6'b010000;
defparam TILE_00_RBB_25_8.MUX_C5=4'b0100;
defparam TILE_00_RBB_25_8.MUX_C6=4'b0100;
defparam TILE_00_RBB_25_8.MUX_CE=6'b010001;
defparam TILE_00_RBB_25_8.MUX_CI=6'b010000;
defparam TILE_00_RBB_25_8.MUX_D5=4'b1000;
defparam TILE_00_RBB_25_8.MUX_D6=4'b1000;
defparam TILE_00_RBB_25_8.MUX_DI=6'b010000;
defparam TILE_00_RBB_25_8.MUX_SR=6'b110000;
defparam TILE_00_RBB_25_8.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_25_8.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_25_8.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_25_8.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_25_8.OAQpol=1'h1;
defparam TILE_00_RBB_25_8.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_25_8.OBQpol=1'h1;
defparam TILE_00_RBB_25_8.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_25_8.OCQpol=1'h1;
defparam TILE_00_RBB_25_8.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_25_8.ODQpol=1'h1;
defparam TILE_00_RBB_25_8.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_25_8.OQasyncSRen=1'h1;
defparam TILE_00_RBB_25_8.QasyncSRen=1'h0;
defparam TILE_00_RBB_25_8.RAM_MODE=2'b00;
defparam TILE_00_RBB_25_8.WE_SEL=3'b000;
defparam TILE_00_RBB_25_8.WE_TIE=1'h0;
defparam TILE_00_RBB_25_8.WEpol=1'h1;
defparam TILE_00_RBB_25_8.XOR_A=5'b00000;
defparam TILE_00_RBB_25_8.XOR_B=5'b00000;
defparam TILE_00_RBB_25_8.XOR_C=5'b00000;
defparam TILE_00_RBB_25_8.XOR_D=5'b00000;
  RBB6L TILE_00_RBB_25_14 (
    .A(\_$$_$auto$alumacc.cc:485:replace_alu$1589.Y[0] ),
    .A1(\rowCounter[0] ),
    .A2(\_$$_$techmap44702$auto$abc9_ops.cc:1550:reintegrate$44673.A[1] ),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(\_$$_$techmap44702$auto$abc9_ops.cc:1550:reintegrate$44673.A[1] ),
    .B1(\_$$_$auto$alumacc.cc:485:replace_alu$1577.Y[1] ),
    .B2(\_$$_$techmap44733$auto$abc9_ops.cc:1550:reintegrate$44672.A[1] ),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(\_$$_$techmap44733$auto$abc9_ops.cc:1550:reintegrate$44672.A[1] ),
    .BQ(\address[5] ),
    .C1(_$$_$abc$44669$aiger44668$79),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk0),
    .COUT(_$$_$abc$44669$aiger44668$92),
    .CQ(\address[6] ),
    .D1(_$$_$abc$44669$aiger44668$80),
    .D2(\address[6] ),
    .D3(\address[5] ),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(\_$$_$techmap44703$abc$44669$lut$aiger44668$651.A[4] ),
    .DQ(\address[7] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_25_14.A6_TIE=1'h0;
defparam TILE_00_RBB_25_14.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_25_14.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_25_14.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_25_14.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_25_14.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_25_14.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_25_14.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_25_14.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_25_14.AQpol=1'h1;
defparam TILE_00_RBB_25_14.AQsyncSRen=1'h0;
defparam TILE_00_RBB_25_14.B6_TIE=1'h0;
defparam TILE_00_RBB_25_14.BC=256'h66666666666666666666666666666666aaaaaaaaaaaaaaaaaaaaaaaa03030303;
defparam TILE_00_RBB_25_14.BQpol=1'h1;
defparam TILE_00_RBB_25_14.BQsyncSRen=1'h0;
defparam TILE_00_RBB_25_14.C6_TIE=1'h0;
defparam TILE_00_RBB_25_14.CE_TIE=1'h0;
defparam TILE_00_RBB_25_14.CIN_SEL=2'b00;
defparam TILE_00_RBB_25_14.CQpol=1'h1;
defparam TILE_00_RBB_25_14.CQsyncSRen=1'h0;
defparam TILE_00_RBB_25_14.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_25_14.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_25_14.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_25_14.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_25_14.D6_TIE=1'h0;
defparam TILE_00_RBB_25_14.DQpol=1'h1;
defparam TILE_00_RBB_25_14.DQsyncSRen=1'h0;
defparam TILE_00_RBB_25_14.LH_ON=1'h0;
defparam TILE_00_RBB_25_14.MUX_A5=4'b0001;
defparam TILE_00_RBB_25_14.MUX_A6=4'b0001;
defparam TILE_00_RBB_25_14.MUX_AI=6'b100001;
defparam TILE_00_RBB_25_14.MUX_B5=4'b0010;
defparam TILE_00_RBB_25_14.MUX_B6=4'b0010;
defparam TILE_00_RBB_25_14.MUX_BI=6'b100010;
defparam TILE_00_RBB_25_14.MUX_C5=4'b0100;
defparam TILE_00_RBB_25_14.MUX_C6=4'b0100;
defparam TILE_00_RBB_25_14.MUX_CE=6'b010100;
defparam TILE_00_RBB_25_14.MUX_CI=6'b010000;
defparam TILE_00_RBB_25_14.MUX_D5=4'b1000;
defparam TILE_00_RBB_25_14.MUX_D6=4'b1000;
defparam TILE_00_RBB_25_14.MUX_DI=6'b010000;
defparam TILE_00_RBB_25_14.MUX_SR=6'b000100;
defparam TILE_00_RBB_25_14.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_25_14.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_25_14.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_25_14.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_25_14.OAQpol=1'h1;
defparam TILE_00_RBB_25_14.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_25_14.OBQpol=1'h1;
defparam TILE_00_RBB_25_14.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_25_14.OCQpol=1'h1;
defparam TILE_00_RBB_25_14.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_25_14.ODQpol=1'h1;
defparam TILE_00_RBB_25_14.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_25_14.OQasyncSRen=1'h1;
defparam TILE_00_RBB_25_14.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_28_14 (
    .A1(\rowCounter[2] ),
    .A2(\rowCounter[1] ),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AQ(\address[8] ),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .C1(1'b0),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$44669$aiger44668$92),
    .CLK(clk0),
    .D1(1'b0),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_28_14.A6_TIE=1'h0;
defparam TILE_00_RBB_28_14.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_28_14.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_28_14.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_28_14.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_28_14.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_28_14.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_28_14.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_28_14.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_28_14.AQpol=1'h1;
defparam TILE_00_RBB_28_14.AQsyncSRen=1'h0;
defparam TILE_00_RBB_28_14.B6_TIE=1'h0;
defparam TILE_00_RBB_28_14.BC=256'h8888888888888888000000000000000000000000000000000000000000000000;
defparam TILE_00_RBB_28_14.BQpol=1'h1;
defparam TILE_00_RBB_28_14.BQsyncSRen=1'h0;
defparam TILE_00_RBB_28_14.C6_TIE=1'h0;
defparam TILE_00_RBB_28_14.CE_TIE=1'h0;
defparam TILE_00_RBB_28_14.CIN_SEL=2'b11;
defparam TILE_00_RBB_28_14.CQpol=1'h1;
defparam TILE_00_RBB_28_14.CQsyncSRen=1'h0;
defparam TILE_00_RBB_28_14.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_28_14.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_28_14.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_28_14.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_28_14.D6_TIE=1'h0;
defparam TILE_00_RBB_28_14.DQpol=1'h1;
defparam TILE_00_RBB_28_14.DQsyncSRen=1'h0;
defparam TILE_00_RBB_28_14.LH_ON=1'h0;
defparam TILE_00_RBB_28_14.MUX_A5=4'b0001;
defparam TILE_00_RBB_28_14.MUX_A6=4'b0001;
defparam TILE_00_RBB_28_14.MUX_AI=6'b010000;
defparam TILE_00_RBB_28_14.MUX_B5=4'b0010;
defparam TILE_00_RBB_28_14.MUX_B6=4'b0010;
defparam TILE_00_RBB_28_14.MUX_BI=6'b010000;
defparam TILE_00_RBB_28_14.MUX_C5=4'b0100;
defparam TILE_00_RBB_28_14.MUX_C6=4'b0100;
defparam TILE_00_RBB_28_14.MUX_CE=6'b010001;
defparam TILE_00_RBB_28_14.MUX_CI=6'b010000;
defparam TILE_00_RBB_28_14.MUX_D5=4'b1000;
defparam TILE_00_RBB_28_14.MUX_D6=4'b1000;
defparam TILE_00_RBB_28_14.MUX_DI=6'b010000;
defparam TILE_00_RBB_28_14.MUX_SR=6'b000001;
defparam TILE_00_RBB_28_14.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_28_14.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_28_14.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_28_14.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_28_14.OAQpol=1'h1;
defparam TILE_00_RBB_28_14.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_28_14.OBQpol=1'h1;
defparam TILE_00_RBB_28_14.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_28_14.OCQpol=1'h1;
defparam TILE_00_RBB_28_14.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_28_14.ODQpol=1'h1;
defparam TILE_00_RBB_28_14.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_28_14.OQasyncSRen=1'h1;
defparam TILE_00_RBB_28_14.QasyncSRen=1'h0;
  RBB6M TILE_00_RBB_28_22 (
    .A1(\columnCounter[0] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(\columnCounter[0] ),
    .B1(\_$$_$auto$alumacc.cc:485:replace_alu$1583.Y[1] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(\columnCounter[1] ),
    .C1(\columnCounter[1] ),
    .C2(\address[3] ),
    .C3(\address[2] ),
    .C4(1'b0),
    .C5(\columnCounter[2] ),
    .C6(\columnCounter[2] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk0),
    .CMUX(\_$$_$techmap44683$abc$44669$lut$aiger44668$185.A[4] ),
    .CQ(\address[3] ),
    .D1(1'b0),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(\columnCounter[2] ),
    .D6(1'b0),
    .DMUX(\_$$_$techmap44702$auto$abc9_ops.cc:1550:reintegrate$44673.A[1] ),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_28_22.A6_TIE=1'h0;
defparam TILE_00_RBB_28_22.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_28_22.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_28_22.AMX_SEL_C=5'b00100;
defparam TILE_00_RBB_28_22.AMX_SEL_D=4'b1000;
defparam TILE_00_RBB_28_22.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_28_22.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_28_22.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_28_22.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_28_22.AQpol=1'h1;
defparam TILE_00_RBB_28_22.AQsyncSRen=1'h0;
defparam TILE_00_RBB_28_22.B6_TIE=1'h0;
defparam TILE_00_RBB_28_22.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa5555aaaac0c0c0c0ffff0000ffff0000;
defparam TILE_00_RBB_28_22.BQpol=1'h1;
defparam TILE_00_RBB_28_22.BQsyncSRen=1'h0;
defparam TILE_00_RBB_28_22.C6_TIE=1'h0;
defparam TILE_00_RBB_28_22.CE_TIE=1'h0;
defparam TILE_00_RBB_28_22.CIN_SEL=2'b00;
defparam TILE_00_RBB_28_22.CQpol=1'h1;
defparam TILE_00_RBB_28_22.CQsyncSRen=1'h0;
defparam TILE_00_RBB_28_22.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_28_22.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_28_22.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_28_22.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_28_22.D6_TIE=1'h0;
defparam TILE_00_RBB_28_22.DQpol=1'h1;
defparam TILE_00_RBB_28_22.DQsyncSRen=1'h0;
defparam TILE_00_RBB_28_22.LH_ON=1'h0;
defparam TILE_00_RBB_28_22.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_28_22.LUT_ON_A=1'h1;
defparam TILE_00_RBB_28_22.LUT_ON_B=1'h1;
defparam TILE_00_RBB_28_22.LUT_ON_C=1'h1;
defparam TILE_00_RBB_28_22.LUT_ON_D=1'h1;
defparam TILE_00_RBB_28_22.MUX_A5=4'b0001;
defparam TILE_00_RBB_28_22.MUX_A6=4'b0001;
defparam TILE_00_RBB_28_22.MUX_AI=6'b100001;
defparam TILE_00_RBB_28_22.MUX_B5=4'b0010;
defparam TILE_00_RBB_28_22.MUX_B6=4'b0010;
defparam TILE_00_RBB_28_22.MUX_BI=6'b100010;
defparam TILE_00_RBB_28_22.MUX_C5=4'b0100;
defparam TILE_00_RBB_28_22.MUX_C6=4'b0100;
defparam TILE_00_RBB_28_22.MUX_CE=6'b011000;
defparam TILE_00_RBB_28_22.MUX_CI=6'b100100;
defparam TILE_00_RBB_28_22.MUX_D5=4'b1000;
defparam TILE_00_RBB_28_22.MUX_D6=4'b1000;
defparam TILE_00_RBB_28_22.MUX_DI=6'b010000;
defparam TILE_00_RBB_28_22.MUX_SR=6'b001000;
defparam TILE_00_RBB_28_22.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_28_22.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_28_22.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_28_22.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_28_22.OAQpol=1'h1;
defparam TILE_00_RBB_28_22.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_28_22.OBQpol=1'h1;
defparam TILE_00_RBB_28_22.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_28_22.OCQpol=1'h1;
defparam TILE_00_RBB_28_22.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_28_22.ODQpol=1'h1;
defparam TILE_00_RBB_28_22.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_28_22.OQasyncSRen=1'h1;
defparam TILE_00_RBB_28_22.QasyncSRen=1'h0;
defparam TILE_00_RBB_28_22.RAM_MODE=2'b00;
defparam TILE_00_RBB_28_22.WE_SEL=3'b000;
defparam TILE_00_RBB_28_22.WE_TIE=1'h0;
defparam TILE_00_RBB_28_22.WEpol=1'h1;
defparam TILE_00_RBB_28_22.XOR_A=5'b00000;
defparam TILE_00_RBB_28_22.XOR_B=5'b00000;
defparam TILE_00_RBB_28_22.XOR_C=5'b00000;
defparam TILE_00_RBB_28_22.XOR_D=5'b00000;
  RBB6L TILE_00_RBB_19_12 (
    .A1(\rowCounter[0] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .B1(\_$$_$auto$alumacc.cc:485:replace_alu$1577.Y[1] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(\rowCounter[0] ),
    .C1(\rowCounter[1] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(\rowCounter[2] ),
    .C6(\rowCounter[1] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .CMUX(_$$_$abc$44669$aiger44668$79),
    .D1(1'b0),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(\rowCounter[2] ),
    .D6(\rowCounter[2] ),
    .DMUX(_$$_$abc$44669$aiger44668$80),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_19_12.A6_TIE=1'h0;
defparam TILE_00_RBB_19_12.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_19_12.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_19_12.AMX_SEL_C=5'b10000;
defparam TILE_00_RBB_19_12.AMX_SEL_D=4'b1000;
defparam TILE_00_RBB_19_12.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_19_12.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_19_12.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_19_12.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_19_12.AQpol=1'h1;
defparam TILE_00_RBB_19_12.AQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.B6_TIE=1'h0;
defparam TILE_00_RBB_19_12.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa5555aaaa5555aaaaffff0000ffff0000;
defparam TILE_00_RBB_19_12.BQpol=1'h1;
defparam TILE_00_RBB_19_12.BQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.C6_TIE=1'h0;
defparam TILE_00_RBB_19_12.CE_TIE=1'h1;
defparam TILE_00_RBB_19_12.CIN_SEL=2'b00;
defparam TILE_00_RBB_19_12.CQpol=1'h1;
defparam TILE_00_RBB_19_12.CQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_19_12.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_19_12.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_19_12.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_19_12.D6_TIE=1'h0;
defparam TILE_00_RBB_19_12.DQpol=1'h1;
defparam TILE_00_RBB_19_12.DQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.LH_ON=1'h0;
defparam TILE_00_RBB_19_12.MUX_A5=4'b0001;
defparam TILE_00_RBB_19_12.MUX_A6=4'b0001;
defparam TILE_00_RBB_19_12.MUX_AI=6'b010000;
defparam TILE_00_RBB_19_12.MUX_B5=4'b0010;
defparam TILE_00_RBB_19_12.MUX_B6=4'b0010;
defparam TILE_00_RBB_19_12.MUX_BI=6'b100010;
defparam TILE_00_RBB_19_12.MUX_C5=4'b0100;
defparam TILE_00_RBB_19_12.MUX_C6=4'b0100;
defparam TILE_00_RBB_19_12.MUX_CE=6'b000001;
defparam TILE_00_RBB_19_12.MUX_CI=6'b100100;
defparam TILE_00_RBB_19_12.MUX_D5=4'b1000;
defparam TILE_00_RBB_19_12.MUX_D6=4'b1000;
defparam TILE_00_RBB_19_12.MUX_DI=6'b101000;
defparam TILE_00_RBB_19_12.MUX_SR=6'b000001;
defparam TILE_00_RBB_19_12.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_19_12.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_19_12.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_19_12.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_19_12.OAQpol=1'h1;
defparam TILE_00_RBB_19_12.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.OBQpol=1'h1;
defparam TILE_00_RBB_19_12.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.OCQpol=1'h1;
defparam TILE_00_RBB_19_12.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.ODQpol=1'h1;
defparam TILE_00_RBB_19_12.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.OQasyncSRen=1'h1;
defparam TILE_00_RBB_19_12.QasyncSRen=1'h1;
  RBB6M TILE_00_RBB_19_22 (
    .A1(\address[8] ),
    .A2(\address[3] ),
    .A3(\address[4] ),
    .A4(\address[5] ),
    .A5(\address[6] ),
    .A6(\address[2] ),
    .AMUX(\_$$_$techmap44700$abc$44669$lut$aiger44668$387.A[4] ),
    .B1(\address[8] ),
    .B2(\address[3] ),
    .B3(\address[4] ),
    .B4(\address[5] ),
    .B5(\address[6] ),
    .B6(1'b0),
    .C(\_$$_$techmap44700$abc$44669$lut$aiger44668$387.A[1] ),
    .C1(\address[2] ),
    .C2(\address[3] ),
    .C3(\address[4] ),
    .C4(\address[5] ),
    .C5(\address[6] ),
    .C6(\address[1] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(\_$$_$techmap44720$abc$44669$lut$aiger44668$764.A[3] ),
    .D1(\address[2] ),
    .D2(\address[3] ),
    .D3(\address[4] ),
    .D4(\address[5] ),
    .D5(\address[6] ),
    .D6(1'b0),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_19_22.A6_TIE=1'h1;
defparam TILE_00_RBB_19_22.AMX_SEL_A=5'b00001;
defparam TILE_00_RBB_19_22.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_19_22.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_19_22.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_19_22.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_19_22.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_19_22.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_19_22.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_19_22.AQpol=1'h1;
defparam TILE_00_RBB_19_22.AQsyncSRen=1'h0;
defparam TILE_00_RBB_19_22.B6_TIE=1'h1;
defparam TILE_00_RBB_19_22.BC=256'h228a28aa28a28aaaa8a28a2a8a28a2aafeeb0000f9650000b6db6dffdb6db6ff;
defparam TILE_00_RBB_19_22.BQpol=1'h1;
defparam TILE_00_RBB_19_22.BQsyncSRen=1'h0;
defparam TILE_00_RBB_19_22.C6_TIE=1'h1;
defparam TILE_00_RBB_19_22.CE_TIE=1'h1;
defparam TILE_00_RBB_19_22.CIN_SEL=2'b00;
defparam TILE_00_RBB_19_22.CQpol=1'h1;
defparam TILE_00_RBB_19_22.CQsyncSRen=1'h0;
defparam TILE_00_RBB_19_22.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_19_22.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_19_22.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_19_22.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_19_22.D6_TIE=1'h1;
defparam TILE_00_RBB_19_22.DQpol=1'h1;
defparam TILE_00_RBB_19_22.DQsyncSRen=1'h0;
defparam TILE_00_RBB_19_22.LH_ON=1'h0;
defparam TILE_00_RBB_19_22.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_19_22.LUT_ON_A=1'h1;
defparam TILE_00_RBB_19_22.LUT_ON_B=1'h1;
defparam TILE_00_RBB_19_22.LUT_ON_C=1'h1;
defparam TILE_00_RBB_19_22.LUT_ON_D=1'h1;
defparam TILE_00_RBB_19_22.MUX_A5=4'b0001;
defparam TILE_00_RBB_19_22.MUX_A6=4'b0001;
defparam TILE_00_RBB_19_22.MUX_AI=6'b100100;
defparam TILE_00_RBB_19_22.MUX_B5=4'b0010;
defparam TILE_00_RBB_19_22.MUX_B6=4'b0001;
defparam TILE_00_RBB_19_22.MUX_BI=6'b110000;
defparam TILE_00_RBB_19_22.MUX_C5=4'b0100;
defparam TILE_00_RBB_19_22.MUX_C6=4'b0100;
defparam TILE_00_RBB_19_22.MUX_CE=6'b000010;
defparam TILE_00_RBB_19_22.MUX_CI=6'b110000;
defparam TILE_00_RBB_19_22.MUX_D5=4'b1000;
defparam TILE_00_RBB_19_22.MUX_D6=4'b0100;
defparam TILE_00_RBB_19_22.MUX_DI=6'b110000;
defparam TILE_00_RBB_19_22.MUX_SR=6'b000010;
defparam TILE_00_RBB_19_22.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_19_22.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_19_22.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_19_22.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_19_22.OAQpol=1'h1;
defparam TILE_00_RBB_19_22.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_19_22.OBQpol=1'h1;
defparam TILE_00_RBB_19_22.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_19_22.OCQpol=1'h1;
defparam TILE_00_RBB_19_22.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_19_22.ODQpol=1'h1;
defparam TILE_00_RBB_19_22.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_19_22.OQasyncSRen=1'h1;
defparam TILE_00_RBB_19_22.QasyncSRen=1'h1;
defparam TILE_00_RBB_19_22.RAM_MODE=2'b00;
defparam TILE_00_RBB_19_22.WE_SEL=3'b000;
defparam TILE_00_RBB_19_22.WE_TIE=1'h0;
defparam TILE_00_RBB_19_22.WEpol=1'h1;
defparam TILE_00_RBB_19_22.XOR_A=5'b00000;
defparam TILE_00_RBB_19_22.XOR_B=5'b00000;
defparam TILE_00_RBB_19_22.XOR_C=5'b00000;
defparam TILE_00_RBB_19_22.XOR_D=5'b00000;
  RBB6L TILE_00_RBB_19_16 (
    .A1(\address[7] ),
    .A2(\address[3] ),
    .A3(\address[4] ),
    .A4(\address[5] ),
    .A5(\address[6] ),
    .A6(\address[2] ),
    .AMUX(\_$$_$techmap44714$abc$44669$lut$aiger44668$606.A[3] ),
    .B1(\address[7] ),
    .B2(\address[3] ),
    .B3(\address[4] ),
    .B4(\address[5] ),
    .B5(\address[6] ),
    .B6(1'b0),
    .C(\_$$_$techmap44726$abc$44669$lut$aiger44668$491.A[2] ),
    .C1(\address[2] ),
    .C2(\address[3] ),
    .C3(\address[4] ),
    .C4(\address[5] ),
    .C5(\address[6] ),
    .C6(\address[1] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(\_$$_$techmap44726$abc$44669$lut$aiger44668$491.A[3] ),
    .D1(\address[2] ),
    .D2(\address[3] ),
    .D3(\address[4] ),
    .D4(\address[5] ),
    .D5(\address[6] ),
    .D6(1'b0),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_19_16.A6_TIE=1'h1;
defparam TILE_00_RBB_19_16.AMX_SEL_A=5'b00001;
defparam TILE_00_RBB_19_16.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_19_16.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_19_16.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_19_16.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_19_16.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_19_16.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_19_16.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_19_16.AQpol=1'h1;
defparam TILE_00_RBB_19_16.AQsyncSRen=1'h0;
defparam TILE_00_RBB_19_16.B6_TIE=1'h1;
defparam TILE_00_RBB_19_16.BC=256'h15551515155541550555454515555455db6db6ffedb6db7ff9b40000fed30000;
defparam TILE_00_RBB_19_16.BQpol=1'h1;
defparam TILE_00_RBB_19_16.BQsyncSRen=1'h0;
defparam TILE_00_RBB_19_16.C6_TIE=1'h1;
defparam TILE_00_RBB_19_16.CE_TIE=1'h1;
defparam TILE_00_RBB_19_16.CIN_SEL=2'b00;
defparam TILE_00_RBB_19_16.CQpol=1'h1;
defparam TILE_00_RBB_19_16.CQsyncSRen=1'h0;
defparam TILE_00_RBB_19_16.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_19_16.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_19_16.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_19_16.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_19_16.D6_TIE=1'h1;
defparam TILE_00_RBB_19_16.DQpol=1'h1;
defparam TILE_00_RBB_19_16.DQsyncSRen=1'h0;
defparam TILE_00_RBB_19_16.LH_ON=1'h0;
defparam TILE_00_RBB_19_16.MUX_A5=4'b0001;
defparam TILE_00_RBB_19_16.MUX_A6=4'b0001;
defparam TILE_00_RBB_19_16.MUX_AI=6'b100100;
defparam TILE_00_RBB_19_16.MUX_B5=4'b0010;
defparam TILE_00_RBB_19_16.MUX_B6=4'b0001;
defparam TILE_00_RBB_19_16.MUX_BI=6'b110000;
defparam TILE_00_RBB_19_16.MUX_C5=4'b0100;
defparam TILE_00_RBB_19_16.MUX_C6=4'b0100;
defparam TILE_00_RBB_19_16.MUX_CE=6'b000010;
defparam TILE_00_RBB_19_16.MUX_CI=6'b110000;
defparam TILE_00_RBB_19_16.MUX_D5=4'b1000;
defparam TILE_00_RBB_19_16.MUX_D6=4'b0100;
defparam TILE_00_RBB_19_16.MUX_DI=6'b110000;
defparam TILE_00_RBB_19_16.MUX_SR=6'b000010;
defparam TILE_00_RBB_19_16.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_19_16.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_19_16.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_19_16.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_19_16.OAQpol=1'h1;
defparam TILE_00_RBB_19_16.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_19_16.OBQpol=1'h1;
defparam TILE_00_RBB_19_16.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_19_16.OCQpol=1'h1;
defparam TILE_00_RBB_19_16.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_19_16.ODQpol=1'h1;
defparam TILE_00_RBB_19_16.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_19_16.OQasyncSRen=1'h1;
defparam TILE_00_RBB_19_16.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_16_12 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(\_$$_$0mat_CLOCK_reg[0:0] ),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(\_$$_$auto$alumacc.cc:485:replace_alu$1583.Y[2] ),
    .BQ(\columnCounter[2] ),
    .C1(1'b0),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(\_$$_$auto$alumacc.cc:485:replace_alu$1583.Y[1] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk0),
    .CQ(\columnCounter[1] ),
    .D(\_$$_$techmap44733$auto$abc9_ops.cc:1550:reintegrate$44672.A[1] ),
    .D1(\columnCounter[2] ),
    .D2(\columnCounter[1] ),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(\_$$_$auto$alumacc.cc:485:replace_alu$1583.Y[0] ),
    .DQ(\columnCounter[0] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_16_12.A6_TIE=1'h0;
defparam TILE_00_RBB_16_12.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_16_12.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_16_12.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_16_12.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_16_12.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_16_12.AQ1_SEL_B=6'b000010;
defparam TILE_00_RBB_16_12.AQ1_SEL_C=6'b000010;
defparam TILE_00_RBB_16_12.AQ1_SEL_D=5'b00001;
defparam TILE_00_RBB_16_12.AQpol=1'h1;
defparam TILE_00_RBB_16_12.AQsyncSRen=1'h1;
defparam TILE_00_RBB_16_12.B6_TIE=1'h0;
defparam TILE_00_RBB_16_12.BC=256'h0000000000000000000000000000000000000000000000008888888888888888;
defparam TILE_00_RBB_16_12.BQpol=1'h1;
defparam TILE_00_RBB_16_12.BQsyncSRen=1'h0;
defparam TILE_00_RBB_16_12.C6_TIE=1'h0;
defparam TILE_00_RBB_16_12.CE_TIE=1'h1;
defparam TILE_00_RBB_16_12.CIN_SEL=2'b00;
defparam TILE_00_RBB_16_12.CQpol=1'h1;
defparam TILE_00_RBB_16_12.CQsyncSRen=1'h0;
defparam TILE_00_RBB_16_12.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_16_12.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_16_12.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_16_12.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_16_12.D6_TIE=1'h0;
defparam TILE_00_RBB_16_12.DQpol=1'h1;
defparam TILE_00_RBB_16_12.DQsyncSRen=1'h0;
defparam TILE_00_RBB_16_12.LH_ON=1'h0;
defparam TILE_00_RBB_16_12.MUX_A5=4'b0001;
defparam TILE_00_RBB_16_12.MUX_A6=4'b0001;
defparam TILE_00_RBB_16_12.MUX_AI=6'b110000;
defparam TILE_00_RBB_16_12.MUX_B5=4'b0010;
defparam TILE_00_RBB_16_12.MUX_B6=4'b0010;
defparam TILE_00_RBB_16_12.MUX_BI=6'b100010;
defparam TILE_00_RBB_16_12.MUX_C5=4'b0100;
defparam TILE_00_RBB_16_12.MUX_C6=4'b0100;
defparam TILE_00_RBB_16_12.MUX_CE=6'b000001;
defparam TILE_00_RBB_16_12.MUX_CI=6'b100100;
defparam TILE_00_RBB_16_12.MUX_D5=4'b1000;
defparam TILE_00_RBB_16_12.MUX_D6=4'b1000;
defparam TILE_00_RBB_16_12.MUX_DI=6'b101000;
defparam TILE_00_RBB_16_12.MUX_SR=6'b100000;
defparam TILE_00_RBB_16_12.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_16_12.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_16_12.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_16_12.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_16_12.OAQpol=1'h1;
defparam TILE_00_RBB_16_12.OAQsyncSRen=1'h1;
defparam TILE_00_RBB_16_12.OBQpol=1'h1;
defparam TILE_00_RBB_16_12.OBQsyncSRen=1'h1;
defparam TILE_00_RBB_16_12.OCQpol=1'h1;
defparam TILE_00_RBB_16_12.OCQsyncSRen=1'h1;
defparam TILE_00_RBB_16_12.ODQpol=1'h1;
defparam TILE_00_RBB_16_12.ODQsyncSRen=1'h1;
defparam TILE_00_RBB_16_12.OQasyncSRen=1'h0;
defparam TILE_00_RBB_16_12.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_28_18 (
    .A(\_$$_$techmap44721$auto$abc9_ops.cc:1550:reintegrate$44671.A[5] ),
    .A1(\address[8] ),
    .A2(\columnCounter[5] ),
    .A3(\_$$_$techmap44714$abc$44669$lut$aiger44668$606.A[2] ),
    .A4(\_$$_$techmap44714$abc$44669$lut$aiger44668$606.A[3] ),
    .A5(\_$$_$techmap44714$abc$44669$lut$aiger44668$606.A[4] ),
    .A6(1'b0),
    .AMUX(\_$$_$techmap44721$auto$abc9_ops.cc:1550:reintegrate$44671.A[4] ),
    .B(\_$$_$techmap44714$abc$44669$lut$aiger44668$606.A[4] ),
    .B1(\_$$_$techmap44713$abc$44669$lut$aiger44668$529.A[2] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(\_$$_$techmap44686$abc$44669$lut$aiger44668$217.A[5] ),
    .B5(\address[6] ),
    .B6(\address[7] ),
    .C(\_$$_$techmap44727$abc$44669$lut$aiger44668$288.A[4] ),
    .C1(\_$$_$techmap44686$abc$44669$lut$aiger44668$217.A[2] ),
    .C2(\_$$_$techmap44686$abc$44669$lut$aiger44668$217.A[4] ),
    .C3(\_$$_$techmap44683$abc$44669$lut$aiger44668$185.A[4] ),
    .C4(\_$$_$techmap44686$abc$44669$lut$aiger44668$217.A[5] ),
    .C5(\address[6] ),
    .C6(\address[7] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk0),
    .D(\_$$_$techmap44686$abc$44669$lut$aiger44668$217.A[5] ),
    .D1(\address[5] ),
    .D2(\address[4] ),
    .D3(\_$$_$techmap44683$abc$44669$lut$aiger44668$185.A[4] ),
    .D4(\address[1] ),
    .D5(\address[6] ),
    .D6(\columnCounter[0] ),
    .DQ(\address[1] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_28_18.A6_TIE=1'h0;
defparam TILE_00_RBB_28_18.AMX_SEL_A=5'b00100;
defparam TILE_00_RBB_28_18.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_28_18.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_28_18.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_28_18.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_28_18.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_28_18.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_28_18.AQ1_SEL_D=5'b00001;
defparam TILE_00_RBB_28_18.AQpol=1'h1;
defparam TILE_00_RBB_28_18.AQsyncSRen=1'h0;
defparam TILE_00_RBB_28_18.B6_TIE=1'h1;
defparam TILE_00_RBB_28_18.BC=256'h02020213cccccc8800aa00ff0000000080cca0ff000000000000811100008111;
defparam TILE_00_RBB_28_18.BQpol=1'h1;
defparam TILE_00_RBB_28_18.BQsyncSRen=1'h0;
defparam TILE_00_RBB_28_18.C6_TIE=1'h1;
defparam TILE_00_RBB_28_18.CE_TIE=1'h0;
defparam TILE_00_RBB_28_18.CIN_SEL=2'b00;
defparam TILE_00_RBB_28_18.CQpol=1'h1;
defparam TILE_00_RBB_28_18.CQsyncSRen=1'h0;
defparam TILE_00_RBB_28_18.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_28_18.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_28_18.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_28_18.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_28_18.D6_TIE=1'h0;
defparam TILE_00_RBB_28_18.DQpol=1'h1;
defparam TILE_00_RBB_28_18.DQsyncSRen=1'h0;
defparam TILE_00_RBB_28_18.LH_ON=1'h0;
defparam TILE_00_RBB_28_18.MUX_A5=4'b0001;
defparam TILE_00_RBB_28_18.MUX_A6=4'b0001;
defparam TILE_00_RBB_28_18.MUX_AI=6'b110000;
defparam TILE_00_RBB_28_18.MUX_B5=4'b0010;
defparam TILE_00_RBB_28_18.MUX_B6=4'b0010;
defparam TILE_00_RBB_28_18.MUX_BI=6'b110000;
defparam TILE_00_RBB_28_18.MUX_C5=4'b0100;
defparam TILE_00_RBB_28_18.MUX_C6=4'b0100;
defparam TILE_00_RBB_28_18.MUX_CE=6'b010001;
defparam TILE_00_RBB_28_18.MUX_CI=6'b110000;
defparam TILE_00_RBB_28_18.MUX_D5=4'b1000;
defparam TILE_00_RBB_28_18.MUX_D6=4'b1000;
defparam TILE_00_RBB_28_18.MUX_DI=6'b101000;
defparam TILE_00_RBB_28_18.MUX_SR=6'b000001;
defparam TILE_00_RBB_28_18.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_28_18.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_28_18.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_28_18.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_28_18.OAQpol=1'h1;
defparam TILE_00_RBB_28_18.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_28_18.OBQpol=1'h1;
defparam TILE_00_RBB_28_18.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_28_18.OCQpol=1'h1;
defparam TILE_00_RBB_28_18.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_28_18.ODQpol=1'h1;
defparam TILE_00_RBB_28_18.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_28_18.OQasyncSRen=1'h1;
defparam TILE_00_RBB_28_18.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_25_20 (
    .A(\_$$_$techmap44710$abc$44669$lut$aiger44668$711.A[3] ),
    .A1(\address[7] ),
    .A2(\address[3] ),
    .A3(\_$$_$techmap44701$abc$44669$lut$aiger44668$405.A[2] ),
    .A4(1'b0),
    .A5(1'b0),
    .A6(\address[6] ),
    .B(\_$$_$techmap44721$auto$abc9_ops.cc:1550:reintegrate$44671.A[3] ),
    .B1(\_$$_$techmap44710$abc$44669$lut$aiger44668$711.A[1] ),
    .B2(\_$$_$techmap44710$abc$44669$lut$aiger44668$711.A[2] ),
    .B3(\_$$_$techmap44710$abc$44669$lut$aiger44668$711.A[4] ),
    .B4(\_$$_$techmap44710$abc$44669$lut$aiger44668$711.A[3] ),
    .B5(\address[8] ),
    .B6(\_$$_$techmap44710$abc$44669$lut$aiger44668$711.A[5] ),
    .C(\_$$_$techmap44721$auto$abc9_ops.cc:1550:reintegrate$44671.A[2] ),
    .C1(\_$$_$techmap44720$abc$44669$lut$aiger44668$764.A[2] ),
    .C2(\_$$_$techmap44720$abc$44669$lut$aiger44668$764.A[3] ),
    .C3(\_$$_$techmap44720$abc$44669$lut$aiger44668$764.A[5] ),
    .C4(\_$$_$techmap44710$abc$44669$lut$aiger44668$711.A[3] ),
    .C5(\address[8] ),
    .C6(\address[6] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(_$$_$abc$44669$procmux$1365_Y),
    .D1(\columnCounter[4] ),
    .D2(\columnCounter[3] ),
    .D3(\_$$_$techmap44721$auto$abc9_ops.cc:1550:reintegrate$44671.A[2] ),
    .D4(\_$$_$techmap44721$auto$abc9_ops.cc:1550:reintegrate$44671.A[3] ),
    .D5(\_$$_$techmap44721$auto$abc9_ops.cc:1550:reintegrate$44671.A[4] ),
    .D6(\_$$_$techmap44721$auto$abc9_ops.cc:1550:reintegrate$44671.A[5] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_25_20.A6_TIE=1'h1;
defparam TILE_00_RBB_25_20.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_25_20.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_25_20.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_25_20.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_25_20.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_25_20.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_25_20.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_25_20.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_25_20.AQpol=1'h1;
defparam TILE_00_RBB_25_20.AQsyncSRen=1'h0;
defparam TILE_00_RBB_25_20.B6_TIE=1'h1;
defparam TILE_00_RBB_25_20.BC=256'h1515151555555555eeeeffffeeee0f00ccccfff0ccccfaf0ffff0000fffffea8;
defparam TILE_00_RBB_25_20.BQpol=1'h1;
defparam TILE_00_RBB_25_20.BQsyncSRen=1'h0;
defparam TILE_00_RBB_25_20.C6_TIE=1'h1;
defparam TILE_00_RBB_25_20.CE_TIE=1'h1;
defparam TILE_00_RBB_25_20.CIN_SEL=2'b00;
defparam TILE_00_RBB_25_20.CQpol=1'h1;
defparam TILE_00_RBB_25_20.CQsyncSRen=1'h0;
defparam TILE_00_RBB_25_20.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_25_20.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_25_20.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_25_20.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_25_20.D6_TIE=1'h1;
defparam TILE_00_RBB_25_20.DQpol=1'h1;
defparam TILE_00_RBB_25_20.DQsyncSRen=1'h0;
defparam TILE_00_RBB_25_20.LH_ON=1'h0;
defparam TILE_00_RBB_25_20.MUX_A5=4'b0001;
defparam TILE_00_RBB_25_20.MUX_A6=4'b0001;
defparam TILE_00_RBB_25_20.MUX_AI=6'b110000;
defparam TILE_00_RBB_25_20.MUX_B5=4'b0010;
defparam TILE_00_RBB_25_20.MUX_B6=4'b0010;
defparam TILE_00_RBB_25_20.MUX_BI=6'b110000;
defparam TILE_00_RBB_25_20.MUX_C5=4'b0100;
defparam TILE_00_RBB_25_20.MUX_C6=4'b0100;
defparam TILE_00_RBB_25_20.MUX_CE=6'b000000;
defparam TILE_00_RBB_25_20.MUX_CI=6'b110000;
defparam TILE_00_RBB_25_20.MUX_D5=4'b1000;
defparam TILE_00_RBB_25_20.MUX_D6=4'b1000;
defparam TILE_00_RBB_25_20.MUX_DI=6'b110000;
defparam TILE_00_RBB_25_20.MUX_SR=6'b000000;
defparam TILE_00_RBB_25_20.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_25_20.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_25_20.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_25_20.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_25_20.OAQpol=1'h1;
defparam TILE_00_RBB_25_20.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_25_20.OBQpol=1'h1;
defparam TILE_00_RBB_25_20.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_25_20.OCQpol=1'h1;
defparam TILE_00_RBB_25_20.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_25_20.ODQpol=1'h1;
defparam TILE_00_RBB_25_20.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_25_20.OQasyncSRen=1'h1;
defparam TILE_00_RBB_25_20.QasyncSRen=1'h1;
  RBBIO TILE_00_RBB_31_8 (
    .CE(\_$$_$0mat_CLOCK_reg[0:0] ),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({COL_Green_en, COL_Green}),
    .O0(_$$_$abc$44669$procmux$1360_Y),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_8.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_8.CE_SEL_O=1'h1;
defparam TILE_00_RBB_31_8.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_8.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_8.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_8.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_8.I0pol=1'h0;
defparam TILE_00_RBB_31_8.I1pol=1'h0;
defparam TILE_00_RBB_31_8.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_8.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_8.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_8.O0pol=1'h0;
defparam TILE_00_RBB_31_8.O1pol=1'h0;
defparam TILE_00_RBB_31_8.OasyncSRen=1'h0;
defparam TILE_00_RBB_31_8.OsyncSRen=1'h0;
  RBB6L TILE_00_RBB_28_12 (
    .A(\_$$_$techmap44723$abc$44669$lut$aiger44668$235.A[3] ),
    .A1(\address[6] ),
    .A2(\address[3] ),
    .A3(\address[2] ),
    .A4(\address[1] ),
    .A5(\_$$_$techmap44701$abc$44669$lut$aiger44668$405.A[2] ),
    .A6(1'b0),
    .B(\_$$_$techmap44727$abc$44669$lut$aiger44668$288.A[3] ),
    .B1(\address[7] ),
    .B2(\_$$_$techmap44703$abc$44669$lut$aiger44668$651.A[4] ),
    .B3(\_$$_$techmap44723$abc$44669$lut$aiger44668$235.A[2] ),
    .B4(\_$$_$techmap44723$abc$44669$lut$aiger44668$235.A[3] ),
    .B5(1'b0),
    .B6(1'b0),
    .C(_$$_$abc$44669$procmux$1360_Y),
    .C1(\columnCounter[5] ),
    .C2(\columnCounter[4] ),
    .C3(\_$$_$techmap44728$abc$44669$lut$procmux$1360_Y.A[2] ),
    .C4(\_$$_$techmap44728$abc$44669$lut$procmux$1360_Y.A[3] ),
    .C5(\_$$_$techmap44728$abc$44669$lut$procmux$1360_Y.A[4] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(\_$$_$techmap44728$abc$44669$lut$procmux$1360_Y.A[4] ),
    .D1(\address[8] ),
    .D2(\columnCounter[3] ),
    .D3(\_$$_$techmap44720$abc$44669$lut$aiger44668$764.A[3] ),
    .D4(\_$$_$techmap44727$abc$44669$lut$aiger44668$288.A[3] ),
    .D5(\_$$_$techmap44727$abc$44669$lut$aiger44668$288.A[4] ),
    .D6(1'b0),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_28_12.A6_TIE=1'h0;
defparam TILE_00_RBB_28_12.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_28_12.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_28_12.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_28_12.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_28_12.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_28_12.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_28_12.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_28_12.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_28_12.AQpol=1'h1;
defparam TILE_00_RBB_28_12.AQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.B6_TIE=1'h0;
defparam TILE_00_RBB_28_12.BC=256'ha8880000a8880000005100510051005180eaa8fe80eaa8fe0202021302020213;
defparam TILE_00_RBB_28_12.BQpol=1'h1;
defparam TILE_00_RBB_28_12.BQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.C6_TIE=1'h0;
defparam TILE_00_RBB_28_12.CE_TIE=1'h1;
defparam TILE_00_RBB_28_12.CIN_SEL=2'b00;
defparam TILE_00_RBB_28_12.CQpol=1'h1;
defparam TILE_00_RBB_28_12.CQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_28_12.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_28_12.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_28_12.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_28_12.D6_TIE=1'h0;
defparam TILE_00_RBB_28_12.DQpol=1'h1;
defparam TILE_00_RBB_28_12.DQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.LH_ON=1'h0;
defparam TILE_00_RBB_28_12.MUX_A5=4'b0001;
defparam TILE_00_RBB_28_12.MUX_A6=4'b0001;
defparam TILE_00_RBB_28_12.MUX_AI=6'b110000;
defparam TILE_00_RBB_28_12.MUX_B5=4'b0010;
defparam TILE_00_RBB_28_12.MUX_B6=4'b0010;
defparam TILE_00_RBB_28_12.MUX_BI=6'b110000;
defparam TILE_00_RBB_28_12.MUX_C5=4'b0100;
defparam TILE_00_RBB_28_12.MUX_C6=4'b0100;
defparam TILE_00_RBB_28_12.MUX_CE=6'b000001;
defparam TILE_00_RBB_28_12.MUX_CI=6'b110000;
defparam TILE_00_RBB_28_12.MUX_D5=4'b1000;
defparam TILE_00_RBB_28_12.MUX_D6=4'b1000;
defparam TILE_00_RBB_28_12.MUX_DI=6'b110000;
defparam TILE_00_RBB_28_12.MUX_SR=6'b000001;
defparam TILE_00_RBB_28_12.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_28_12.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_28_12.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_28_12.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_28_12.OAQpol=1'h1;
defparam TILE_00_RBB_28_12.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.OBQpol=1'h1;
defparam TILE_00_RBB_28_12.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.OCQpol=1'h1;
defparam TILE_00_RBB_28_12.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.ODQpol=1'h1;
defparam TILE_00_RBB_28_12.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.OQasyncSRen=1'h1;
defparam TILE_00_RBB_28_12.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_22_14 (
    .A(\_$$_$techmap44701$abc$44669$lut$aiger44668$405.A[4] ),
    .A1(\address[1] ),
    .A2(\address[2] ),
    .A3(\address[3] ),
    .A4(\address[4] ),
    .A5(\address[5] ),
    .A6(1'b0),
    .AMUX(\_$$_$techmap44708$abc$44669$lut$aiger44668$638.A[4] ),
    .B(\_$$_$techmap44686$abc$44669$lut$aiger44668$217.A[4] ),
    .B1(\fb[195] ),
    .B2(\address[2] ),
    .B3(\address[3] ),
    .B4(\address[4] ),
    .B5(\address[5] ),
    .B6(\address[1] ),
    .C(\_$$_$techmap44713$abc$44669$lut$aiger44668$529.A[2] ),
    .C1(\fb[194] ),
    .C2(\address[2] ),
    .C3(\address[3] ),
    .C4(\address[4] ),
    .C5(\address[5] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk0),
    .D(\_$$_$techmap44701$abc$44669$lut$aiger44668$405.A[2] ),
    .D1(\address[1] ),
    .D2(\address[2] ),
    .D3(\address[3] ),
    .D4(\address[4] ),
    .D5(\address[5] ),
    .D6(\_$$_$auto$alumacc.cc:485:replace_alu$1589.Y[0] ),
    .DMUX(\_$$_$techmap44723$abc$44669$lut$aiger44668$235.A[2] ),
    .DQ(\address[4] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_22_14.A6_TIE=1'h0;
defparam TILE_00_RBB_22_14.AMX_SEL_A=5'b00100;
defparam TILE_00_RBB_22_14.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_22_14.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_22_14.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_22_14.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_22_14.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_22_14.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_22_14.AQ1_SEL_D=5'b00001;
defparam TILE_00_RBB_22_14.AQpol=1'h1;
defparam TILE_00_RBB_22_14.AQsyncSRen=1'h0;
defparam TILE_00_RBB_22_14.B6_TIE=1'h1;
defparam TILE_00_RBB_22_14.BC=256'hdb76dbffffa6f2ffffc33c33fff3f33dfffcf30fff0f3cc1ff000000fedbfedb;
defparam TILE_00_RBB_22_14.BQpol=1'h1;
defparam TILE_00_RBB_22_14.BQsyncSRen=1'h0;
defparam TILE_00_RBB_22_14.C6_TIE=1'h1;
defparam TILE_00_RBB_22_14.CE_TIE=1'h0;
defparam TILE_00_RBB_22_14.CIN_SEL=2'b00;
defparam TILE_00_RBB_22_14.CQpol=1'h1;
defparam TILE_00_RBB_22_14.CQsyncSRen=1'h0;
defparam TILE_00_RBB_22_14.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_22_14.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_22_14.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_22_14.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_22_14.D6_TIE=1'h0;
defparam TILE_00_RBB_22_14.DQpol=1'h1;
defparam TILE_00_RBB_22_14.DQsyncSRen=1'h0;
defparam TILE_00_RBB_22_14.LH_ON=1'h0;
defparam TILE_00_RBB_22_14.MUX_A5=4'b0001;
defparam TILE_00_RBB_22_14.MUX_A6=4'b0001;
defparam TILE_00_RBB_22_14.MUX_AI=6'b110000;
defparam TILE_00_RBB_22_14.MUX_B5=4'b0010;
defparam TILE_00_RBB_22_14.MUX_B6=4'b0010;
defparam TILE_00_RBB_22_14.MUX_BI=6'b110000;
defparam TILE_00_RBB_22_14.MUX_C5=4'b0100;
defparam TILE_00_RBB_22_14.MUX_C6=4'b0010;
defparam TILE_00_RBB_22_14.MUX_CE=6'b010001;
defparam TILE_00_RBB_22_14.MUX_CI=6'b110000;
defparam TILE_00_RBB_22_14.MUX_D5=4'b1000;
defparam TILE_00_RBB_22_14.MUX_D6=4'b1000;
defparam TILE_00_RBB_22_14.MUX_DI=6'b101000;
defparam TILE_00_RBB_22_14.MUX_SR=6'b000001;
defparam TILE_00_RBB_22_14.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_22_14.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_22_14.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_22_14.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_22_14.OAQpol=1'h1;
defparam TILE_00_RBB_22_14.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_22_14.OBQpol=1'h1;
defparam TILE_00_RBB_22_14.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_22_14.OCQpol=1'h1;
defparam TILE_00_RBB_22_14.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_22_14.ODQpol=1'h1;
defparam TILE_00_RBB_22_14.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_22_14.OQasyncSRen=1'h1;
defparam TILE_00_RBB_22_14.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_16_10 (
    .A(\_$$_$abc$44669$eq$../src/top.v:114$1206_Y ),
    .A1(\rowCounter[2] ),
    .A2(\rowCounter[1] ),
    .A3(\columnCounter[0] ),
    .A4(\rowCounter[0] ),
    .A5(\_$$_$auto$alumacc.cc:485:replace_alu$1583.Y[1] ),
    .A6(\_$$_$auto$alumacc.cc:485:replace_alu$1583.Y[2] ),
    .B(\_$$_$techmap44691$abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623.A[2] ),
    .B1(\timer_inst.timer_counter[15] ),
    .B2(\timer_inst.timer_counter[14] ),
    .B3(\timer_inst.timer_counter[13] ),
    .B4(\timer_inst.timer_counter[12] ),
    .B5(\timer_inst.timer_counter[11] ),
    .B6(\timer_inst.timer_counter[8] ),
    .C(\_$$_$abc$44669$auto$rtlil.cc:2660:NotGate$41623 ),
    .C1(\timer_inst.timer_counter[10] ),
    .C2(\timer_inst.timer_counter[9] ),
    .C3(\_$$_$techmap44691$abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623.A[2] ),
    .C4(\_$$_$techmap44691$abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623.A[3] ),
    .C5(_$w$_clk_1k),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .CMUX(\_$$_$auto$xilinx_dffopt.cc:347:execute$44745 ),
    .CQ(_$w$_clk_1k),
    .D(\_$$_$techmap44691$abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623.A[3] ),
    .D1(\timer_inst.timer_counter[7] ),
    .D2(\timer_inst.timer_counter[6] ),
    .D3(\timer_inst.timer_counter[5] ),
    .D4(\timer_inst.timer_counter[4] ),
    .D5(\_$$_$techmap44690$abc$44669$lut$aiger44668$147.A[4] ),
    .D6(1'b0),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_16_10.A6_TIE=1'h1;
defparam TILE_00_RBB_16_10.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_16_10.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_16_10.AMX_SEL_C=5'b00100;
defparam TILE_00_RBB_16_10.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_16_10.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_16_10.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_16_10.AQ1_SEL_C=6'b000100;
defparam TILE_00_RBB_16_10.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_16_10.AQpol=1'h1;
defparam TILE_00_RBB_16_10.AQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.B6_TIE=1'h1;
defparam TILE_00_RBB_16_10.BC=256'h0880022004400110000000010000000010001000efff10000010000000100000;
defparam TILE_00_RBB_16_10.BQpol=1'h1;
defparam TILE_00_RBB_16_10.BQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.C6_TIE=1'h0;
defparam TILE_00_RBB_16_10.CE_TIE=1'h0;
defparam TILE_00_RBB_16_10.CIN_SEL=2'b00;
defparam TILE_00_RBB_16_10.CQpol=1'h1;
defparam TILE_00_RBB_16_10.CQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_16_10.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_16_10.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_16_10.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_16_10.D6_TIE=1'h0;
defparam TILE_00_RBB_16_10.DQpol=1'h1;
defparam TILE_00_RBB_16_10.DQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.LH_ON=1'h0;
defparam TILE_00_RBB_16_10.MUX_A5=4'b0001;
defparam TILE_00_RBB_16_10.MUX_A6=4'b0001;
defparam TILE_00_RBB_16_10.MUX_AI=6'b110000;
defparam TILE_00_RBB_16_10.MUX_B5=4'b0010;
defparam TILE_00_RBB_16_10.MUX_B6=4'b0010;
defparam TILE_00_RBB_16_10.MUX_BI=6'b110000;
defparam TILE_00_RBB_16_10.MUX_C5=4'b0100;
defparam TILE_00_RBB_16_10.MUX_C6=4'b0100;
defparam TILE_00_RBB_16_10.MUX_CE=6'b010100;
defparam TILE_00_RBB_16_10.MUX_CI=6'b110000;
defparam TILE_00_RBB_16_10.MUX_D5=4'b1000;
defparam TILE_00_RBB_16_10.MUX_D6=4'b1000;
defparam TILE_00_RBB_16_10.MUX_DI=6'b110000;
defparam TILE_00_RBB_16_10.MUX_SR=6'b000100;
defparam TILE_00_RBB_16_10.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_16_10.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_16_10.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_16_10.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_16_10.OAQpol=1'h1;
defparam TILE_00_RBB_16_10.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.OBQpol=1'h1;
defparam TILE_00_RBB_16_10.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.OCQpol=1'h1;
defparam TILE_00_RBB_16_10.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.ODQpol=1'h1;
defparam TILE_00_RBB_16_10.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.OQasyncSRen=1'h1;
defparam TILE_00_RBB_16_10.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_19_20 (
    .A(\_$$_$techmap44697$abc$44669$lut$aiger44668$364.A[4] ),
    .A1(\address[3] ),
    .A2(\address[2] ),
    .A3(\address[1] ),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AMUX(\_$$_$techmap44697$abc$44669$lut$aiger44668$364.A[5] ),
    .B(\_$$_$techmap44700$abc$44669$lut$aiger44668$387.A[2] ),
    .B1(\_$$_$techmap44697$abc$44669$lut$aiger44668$364.A[4] ),
    .B2(\_$$_$techmap44697$abc$44669$lut$aiger44668$364.A[5] ),
    .B3(\address[4] ),
    .B4(\address[5] ),
    .B5(\address[6] ),
    .B6(\address[7] ),
    .C(\_$$_$techmap44728$abc$44669$lut$procmux$1360_Y.A[3] ),
    .C1(\address[8] ),
    .C2(\_$$_$techmap44700$abc$44669$lut$aiger44668$387.A[1] ),
    .C3(\_$$_$techmap44700$abc$44669$lut$aiger44668$387.A[2] ),
    .C4(\_$$_$techmap44700$abc$44669$lut$aiger44668$387.A[3] ),
    .C5(\_$$_$techmap44700$abc$44669$lut$aiger44668$387.A[4] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(\_$$_$techmap44700$abc$44669$lut$aiger44668$387.A[3] ),
    .D1(\_$$_$techmap44683$abc$44669$lut$aiger44668$185.A[4] ),
    .D2(\_$$_$techmap44699$abc$44669$lut$aiger44668$348.A[5] ),
    .D3(\address[4] ),
    .D4(\address[5] ),
    .D5(\address[6] ),
    .D6(\address[7] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_19_20.A6_TIE=1'h0;
defparam TILE_00_RBB_19_20.AMX_SEL_A=5'b00100;
defparam TILE_00_RBB_19_20.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_19_20.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_19_20.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_19_20.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_19_20.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_19_20.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_19_20.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_19_20.AQpol=1'h1;
defparam TILE_00_RBB_19_20.AQsyncSRen=1'h0;
defparam TILE_00_RBB_19_20.B6_TIE=1'h1;
defparam TILE_00_RBB_19_20.BC=256'h111111116d6d6d6d00000000500000030000fbfa0000fbfaffff800500000000;
defparam TILE_00_RBB_19_20.BQpol=1'h1;
defparam TILE_00_RBB_19_20.BQsyncSRen=1'h0;
defparam TILE_00_RBB_19_20.C6_TIE=1'h0;
defparam TILE_00_RBB_19_20.CE_TIE=1'h1;
defparam TILE_00_RBB_19_20.CIN_SEL=2'b00;
defparam TILE_00_RBB_19_20.CQpol=1'h1;
defparam TILE_00_RBB_19_20.CQsyncSRen=1'h0;
defparam TILE_00_RBB_19_20.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_19_20.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_19_20.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_19_20.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_19_20.D6_TIE=1'h1;
defparam TILE_00_RBB_19_20.DQpol=1'h1;
defparam TILE_00_RBB_19_20.DQsyncSRen=1'h0;
defparam TILE_00_RBB_19_20.LH_ON=1'h0;
defparam TILE_00_RBB_19_20.MUX_A5=4'b0001;
defparam TILE_00_RBB_19_20.MUX_A6=4'b0001;
defparam TILE_00_RBB_19_20.MUX_AI=6'b110000;
defparam TILE_00_RBB_19_20.MUX_B5=4'b0010;
defparam TILE_00_RBB_19_20.MUX_B6=4'b0010;
defparam TILE_00_RBB_19_20.MUX_BI=6'b110000;
defparam TILE_00_RBB_19_20.MUX_C5=4'b0100;
defparam TILE_00_RBB_19_20.MUX_C6=4'b0100;
defparam TILE_00_RBB_19_20.MUX_CE=6'b000001;
defparam TILE_00_RBB_19_20.MUX_CI=6'b110000;
defparam TILE_00_RBB_19_20.MUX_D5=4'b1000;
defparam TILE_00_RBB_19_20.MUX_D6=4'b1000;
defparam TILE_00_RBB_19_20.MUX_DI=6'b110000;
defparam TILE_00_RBB_19_20.MUX_SR=6'b000001;
defparam TILE_00_RBB_19_20.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_19_20.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_19_20.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_19_20.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_19_20.OAQpol=1'h1;
defparam TILE_00_RBB_19_20.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_19_20.OBQpol=1'h1;
defparam TILE_00_RBB_19_20.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_19_20.OCQpol=1'h1;
defparam TILE_00_RBB_19_20.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_19_20.ODQpol=1'h1;
defparam TILE_00_RBB_19_20.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_19_20.OQasyncSRen=1'h1;
defparam TILE_00_RBB_19_20.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_25_16 (
    .A(\_$$_$techmap44686$abc$44669$lut$aiger44668$217.A[2] ),
    .A1(\fb[194] ),
    .A2(\address[1] ),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .B(\_$$_$techmap44728$abc$44669$lut$procmux$1360_Y.A[2] ),
    .B1(\address[8] ),
    .B2(\_$$_$techmap44726$abc$44669$lut$aiger44668$491.A[2] ),
    .B3(\_$$_$techmap44726$abc$44669$lut$aiger44668$491.A[3] ),
    .B4(\_$$_$techmap44726$abc$44669$lut$aiger44668$491.A[4] ),
    .B5(\_$$_$techmap44726$abc$44669$lut$aiger44668$491.A[5] ),
    .B6(\address[7] ),
    .C(\_$$_$techmap44726$abc$44669$lut$aiger44668$491.A[4] ),
    .C1(\address[5] ),
    .C2(\address[4] ),
    .C3(\_$$_$techmap44686$abc$44669$lut$aiger44668$217.A[2] ),
    .C4(\_$$_$techmap44683$abc$44669$lut$aiger44668$185.A[4] ),
    .C5(\address[6] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(\_$$_$techmap44726$abc$44669$lut$aiger44668$491.A[5] ),
    .D1(\_$$_$techmap44701$abc$44669$lut$aiger44668$405.A[2] ),
    .D2(\_$$_$techmap44697$abc$44669$lut$aiger44668$364.A[4] ),
    .D3(\_$$_$techmap44701$abc$44669$lut$aiger44668$405.A[4] ),
    .D4(1'b0),
    .D5(\address[6] ),
    .D6(\address[7] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_25_16.A6_TIE=1'h0;
defparam TILE_00_RBB_25_16.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_25_16.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_25_16.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_25_16.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_25_16.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_25_16.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_25_16.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_25_16.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_25_16.AQpol=1'h1;
defparam TILE_00_RBB_25_16.AQsyncSRen=1'h0;
defparam TILE_00_RBB_25_16.B6_TIE=1'h1;
defparam TILE_00_RBB_25_16.BC=256'h44444444444444448888ddd88888dddd0000f7ee0000f7ee0000000022220f0f;
defparam TILE_00_RBB_25_16.BQpol=1'h1;
defparam TILE_00_RBB_25_16.BQsyncSRen=1'h0;
defparam TILE_00_RBB_25_16.C6_TIE=1'h0;
defparam TILE_00_RBB_25_16.CE_TIE=1'h1;
defparam TILE_00_RBB_25_16.CIN_SEL=2'b00;
defparam TILE_00_RBB_25_16.CQpol=1'h1;
defparam TILE_00_RBB_25_16.CQsyncSRen=1'h0;
defparam TILE_00_RBB_25_16.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_25_16.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_25_16.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_25_16.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_25_16.D6_TIE=1'h1;
defparam TILE_00_RBB_25_16.DQpol=1'h1;
defparam TILE_00_RBB_25_16.DQsyncSRen=1'h0;
defparam TILE_00_RBB_25_16.LH_ON=1'h0;
defparam TILE_00_RBB_25_16.MUX_A5=4'b0001;
defparam TILE_00_RBB_25_16.MUX_A6=4'b0001;
defparam TILE_00_RBB_25_16.MUX_AI=6'b110000;
defparam TILE_00_RBB_25_16.MUX_B5=4'b0010;
defparam TILE_00_RBB_25_16.MUX_B6=4'b0010;
defparam TILE_00_RBB_25_16.MUX_BI=6'b110000;
defparam TILE_00_RBB_25_16.MUX_C5=4'b0100;
defparam TILE_00_RBB_25_16.MUX_C6=4'b0100;
defparam TILE_00_RBB_25_16.MUX_CE=6'b000001;
defparam TILE_00_RBB_25_16.MUX_CI=6'b110000;
defparam TILE_00_RBB_25_16.MUX_D5=4'b1000;
defparam TILE_00_RBB_25_16.MUX_D6=4'b1000;
defparam TILE_00_RBB_25_16.MUX_DI=6'b110000;
defparam TILE_00_RBB_25_16.MUX_SR=6'b000001;
defparam TILE_00_RBB_25_16.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_25_16.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_25_16.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_25_16.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_25_16.OAQpol=1'h1;
defparam TILE_00_RBB_25_16.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_25_16.OBQpol=1'h1;
defparam TILE_00_RBB_25_16.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_25_16.OCQpol=1'h1;
defparam TILE_00_RBB_25_16.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_25_16.ODQpol=1'h1;
defparam TILE_00_RBB_25_16.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_25_16.OQasyncSRen=1'h1;
defparam TILE_00_RBB_25_16.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_22_16 (
    .A(\_$$_$techmap44714$abc$44669$lut$aiger44668$606.A[2] ),
    .A1(\address[5] ),
    .A2(\address[6] ),
    .A3(\address[1] ),
    .A4(\address[2] ),
    .A5(\address[3] ),
    .A6(\address[4] ),
    .B(\_$$_$techmap44708$abc$44669$lut$aiger44668$638.A[5] ),
    .B1(\fb[195] ),
    .B2(\fb[194] ),
    .B3(\address[1] ),
    .B4(\address[2] ),
    .B5(\address[3] ),
    .B6(1'b0),
    .C(\_$$_$techmap44710$abc$44669$lut$aiger44668$711.A[4] ),
    .C1(\_$$_$techmap44703$abc$44669$lut$aiger44668$651.A[4] ),
    .C2(1'b0),
    .C3(\address[1] ),
    .C4(\address[2] ),
    .C5(\address[3] ),
    .C6(\address[4] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(\_$$_$techmap44710$abc$44669$lut$aiger44668$711.A[5] ),
    .D1(\address[7] ),
    .D2(\address[6] ),
    .D3(\address[5] ),
    .D4(\_$$_$techmap44708$abc$44669$lut$aiger44668$638.A[4] ),
    .D5(\_$$_$techmap44708$abc$44669$lut$aiger44668$638.A[5] ),
    .D6(\address[4] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_22_16.A6_TIE=1'h1;
defparam TILE_00_RBB_22_16.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_22_16.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_22_16.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_22_16.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_22_16.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_22_16.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_22_16.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_22_16.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_22_16.AQpol=1'h1;
defparam TILE_00_RBB_22_16.AQsyncSRen=1'h0;
defparam TILE_00_RBB_22_16.B6_TIE=1'h0;
defparam TILE_00_RBB_22_16.BC=256'hedb7db7db7db7db70ff0ff530ff0ff53000000a00a00a00aaa22aa22a820a020;
defparam TILE_00_RBB_22_16.BQpol=1'h1;
defparam TILE_00_RBB_22_16.BQsyncSRen=1'h0;
defparam TILE_00_RBB_22_16.C6_TIE=1'h1;
defparam TILE_00_RBB_22_16.CE_TIE=1'h1;
defparam TILE_00_RBB_22_16.CIN_SEL=2'b00;
defparam TILE_00_RBB_22_16.CQpol=1'h1;
defparam TILE_00_RBB_22_16.CQsyncSRen=1'h0;
defparam TILE_00_RBB_22_16.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_22_16.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_22_16.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_22_16.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_22_16.D6_TIE=1'h1;
defparam TILE_00_RBB_22_16.DQpol=1'h1;
defparam TILE_00_RBB_22_16.DQsyncSRen=1'h0;
defparam TILE_00_RBB_22_16.LH_ON=1'h0;
defparam TILE_00_RBB_22_16.MUX_A5=4'b0001;
defparam TILE_00_RBB_22_16.MUX_A6=4'b0001;
defparam TILE_00_RBB_22_16.MUX_AI=6'b110000;
defparam TILE_00_RBB_22_16.MUX_B5=4'b0010;
defparam TILE_00_RBB_22_16.MUX_B6=4'b0010;
defparam TILE_00_RBB_22_16.MUX_BI=6'b110000;
defparam TILE_00_RBB_22_16.MUX_C5=4'b0100;
defparam TILE_00_RBB_22_16.MUX_C6=4'b0100;
defparam TILE_00_RBB_22_16.MUX_CE=6'b000010;
defparam TILE_00_RBB_22_16.MUX_CI=6'b110000;
defparam TILE_00_RBB_22_16.MUX_D5=4'b1000;
defparam TILE_00_RBB_22_16.MUX_D6=4'b1000;
defparam TILE_00_RBB_22_16.MUX_DI=6'b110000;
defparam TILE_00_RBB_22_16.MUX_SR=6'b000010;
defparam TILE_00_RBB_22_16.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_22_16.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_22_16.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_22_16.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_22_16.OAQpol=1'h1;
defparam TILE_00_RBB_22_16.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_22_16.OBQpol=1'h1;
defparam TILE_00_RBB_22_16.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_22_16.OCQpol=1'h1;
defparam TILE_00_RBB_22_16.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_22_16.ODQpol=1'h1;
defparam TILE_00_RBB_22_16.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_22_16.OQasyncSRen=1'h1;
defparam TILE_00_RBB_22_16.QasyncSRen=1'h1;
  RBB6M TILE_00_RBB_25_22 (
    .A(\_$$_$techmap44710$abc$44669$lut$aiger44668$711.A[1] ),
    .A1(\address[2] ),
    .A2(\address[3] ),
    .A3(\address[6] ),
    .A4(\address[4] ),
    .A5(\address[5] ),
    .A6(\address[1] ),
    .B(\_$$_$techmap44710$abc$44669$lut$aiger44668$711.A[2] ),
    .B1(\address[2] ),
    .B2(\address[3] ),
    .B3(\address[6] ),
    .B4(\address[4] ),
    .B5(\address[5] ),
    .B6(1'b0),
    .C(\_$$_$techmap44720$abc$44669$lut$aiger44668$764.A[5] ),
    .C1(\address[7] ),
    .C2(\_$$_$techmap44717$abc$44669$lut$aiger44668$741.A[4] ),
    .C3(\address[6] ),
    .C4(\address[4] ),
    .C5(\address[5] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(\_$$_$techmap44717$abc$44669$lut$aiger44668$741.A[4] ),
    .D1(\fb[194] ),
    .D2(\address[3] ),
    .D3(\address[2] ),
    .D4(\address[4] ),
    .D5(\address[5] ),
    .D6(1'b0),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_25_22.A6_TIE=1'h1;
defparam TILE_00_RBB_25_22.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_25_22.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_25_22.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_25_22.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_25_22.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_25_22.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_25_22.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_25_22.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_25_22.AQpol=1'h1;
defparam TILE_00_RBB_25_22.AQsyncSRen=1'h0;
defparam TILE_00_RBB_25_22.B6_TIE=1'h1;
defparam TILE_00_RBB_25_22.BC=256'hd0b060d060d0b0600b060f0f0d0b0f0f8a8a8a808a8a8a80ff333cc1ffcff03c;
defparam TILE_00_RBB_25_22.BQpol=1'h1;
defparam TILE_00_RBB_25_22.BQsyncSRen=1'h0;
defparam TILE_00_RBB_25_22.C6_TIE=1'h0;
defparam TILE_00_RBB_25_22.CE_TIE=1'h1;
defparam TILE_00_RBB_25_22.CIN_SEL=2'b00;
defparam TILE_00_RBB_25_22.CQpol=1'h1;
defparam TILE_00_RBB_25_22.CQsyncSRen=1'h0;
defparam TILE_00_RBB_25_22.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_25_22.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_25_22.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_25_22.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_25_22.D6_TIE=1'h1;
defparam TILE_00_RBB_25_22.DQpol=1'h1;
defparam TILE_00_RBB_25_22.DQsyncSRen=1'h0;
defparam TILE_00_RBB_25_22.LH_ON=1'h0;
defparam TILE_00_RBB_25_22.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_25_22.LUT_ON_A=1'h1;
defparam TILE_00_RBB_25_22.LUT_ON_B=1'h1;
defparam TILE_00_RBB_25_22.LUT_ON_C=1'h1;
defparam TILE_00_RBB_25_22.LUT_ON_D=1'h1;
defparam TILE_00_RBB_25_22.MUX_A5=4'b0001;
defparam TILE_00_RBB_25_22.MUX_A6=4'b0001;
defparam TILE_00_RBB_25_22.MUX_AI=6'b110000;
defparam TILE_00_RBB_25_22.MUX_B5=4'b0010;
defparam TILE_00_RBB_25_22.MUX_B6=4'b0001;
defparam TILE_00_RBB_25_22.MUX_BI=6'b110000;
defparam TILE_00_RBB_25_22.MUX_C5=4'b0100;
defparam TILE_00_RBB_25_22.MUX_C6=4'b0100;
defparam TILE_00_RBB_25_22.MUX_CE=6'b000010;
defparam TILE_00_RBB_25_22.MUX_CI=6'b110000;
defparam TILE_00_RBB_25_22.MUX_D5=4'b1000;
defparam TILE_00_RBB_25_22.MUX_D6=4'b0001;
defparam TILE_00_RBB_25_22.MUX_DI=6'b110000;
defparam TILE_00_RBB_25_22.MUX_SR=6'b000010;
defparam TILE_00_RBB_25_22.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_25_22.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_25_22.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_25_22.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_25_22.OAQpol=1'h1;
defparam TILE_00_RBB_25_22.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_25_22.OBQpol=1'h1;
defparam TILE_00_RBB_25_22.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_25_22.OCQpol=1'h1;
defparam TILE_00_RBB_25_22.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_25_22.ODQpol=1'h1;
defparam TILE_00_RBB_25_22.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_25_22.OQasyncSRen=1'h1;
defparam TILE_00_RBB_25_22.QasyncSRen=1'h1;
defparam TILE_00_RBB_25_22.RAM_MODE=2'b00;
defparam TILE_00_RBB_25_22.WE_SEL=3'b000;
defparam TILE_00_RBB_25_22.WE_TIE=1'h0;
defparam TILE_00_RBB_25_22.WEpol=1'h1;
defparam TILE_00_RBB_25_22.XOR_A=5'b00000;
defparam TILE_00_RBB_25_22.XOR_B=5'b00000;
defparam TILE_00_RBB_25_22.XOR_C=5'b00000;
defparam TILE_00_RBB_25_22.XOR_D=5'b00000;
  RBB6L TILE_00_RBB_19_18 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(_$w$_sw),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .C(\_$$_$techmap44720$abc$44669$lut$aiger44668$764.A[2] ),
    .C1(\address[5] ),
    .C2(\address[4] ),
    .C3(\address[3] ),
    .C4(\address[2] ),
    .C5(1'b0),
    .C6(\address[1] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .CQ(\fb[194] ),
    .D(\_$$_$techmap44699$abc$44669$lut$aiger44668$348.A[5] ),
    .D1(\fb[195] ),
    .D2(\fb[194] ),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(\address[1] ),
    .DQ(\fb[195] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_19_18.A6_TIE=1'h0;
defparam TILE_00_RBB_19_18.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_19_18.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_19_18.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_19_18.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_19_18.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_19_18.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_19_18.AQ1_SEL_C=6'b000010;
defparam TILE_00_RBB_19_18.AQ1_SEL_D=5'b00001;
defparam TILE_00_RBB_19_18.AQpol=1'h1;
defparam TILE_00_RBB_19_18.AQsyncSRen=1'h0;
defparam TILE_00_RBB_19_18.B6_TIE=1'h0;
defparam TILE_00_RBB_19_18.BC=256'h000000000000000000000000000000003fd73fd7fd3ffd3faaaaaaaacccccccc;
defparam TILE_00_RBB_19_18.BQpol=1'h1;
defparam TILE_00_RBB_19_18.BQsyncSRen=1'h0;
defparam TILE_00_RBB_19_18.C6_TIE=1'h1;
defparam TILE_00_RBB_19_18.CE_TIE=1'h1;
defparam TILE_00_RBB_19_18.CIN_SEL=2'b00;
defparam TILE_00_RBB_19_18.CQpol=1'h1;
defparam TILE_00_RBB_19_18.CQsyncSRen=1'h0;
defparam TILE_00_RBB_19_18.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_19_18.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_19_18.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_19_18.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_19_18.D6_TIE=1'h1;
defparam TILE_00_RBB_19_18.DQpol=1'h1;
defparam TILE_00_RBB_19_18.DQsyncSRen=1'h0;
defparam TILE_00_RBB_19_18.LH_ON=1'h0;
defparam TILE_00_RBB_19_18.MUX_A5=4'b0001;
defparam TILE_00_RBB_19_18.MUX_A6=4'b0001;
defparam TILE_00_RBB_19_18.MUX_AI=6'b110000;
defparam TILE_00_RBB_19_18.MUX_B5=4'b0010;
defparam TILE_00_RBB_19_18.MUX_B6=4'b0010;
defparam TILE_00_RBB_19_18.MUX_BI=6'b110000;
defparam TILE_00_RBB_19_18.MUX_C5=4'b0100;
defparam TILE_00_RBB_19_18.MUX_C6=4'b0100;
defparam TILE_00_RBB_19_18.MUX_CE=6'b000001;
defparam TILE_00_RBB_19_18.MUX_CI=6'b110000;
defparam TILE_00_RBB_19_18.MUX_D5=4'b1000;
defparam TILE_00_RBB_19_18.MUX_D6=4'b1000;
defparam TILE_00_RBB_19_18.MUX_DI=6'b010000;
defparam TILE_00_RBB_19_18.MUX_SR=6'b000010;
defparam TILE_00_RBB_19_18.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_19_18.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_19_18.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_19_18.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_19_18.OAQpol=1'h1;
defparam TILE_00_RBB_19_18.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_19_18.OBQpol=1'h1;
defparam TILE_00_RBB_19_18.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_19_18.OCQpol=1'h1;
defparam TILE_00_RBB_19_18.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_19_18.ODQpol=1'h1;
defparam TILE_00_RBB_19_18.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_19_18.OQasyncSRen=1'h1;
defparam TILE_00_RBB_19_18.QasyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_9 (
    .CE(\_$$_$0mat_CLOCK_reg[0:0] ),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({ROW_en, ROW}),
    .O0(\_$$_$abc$44669$eq$../src/top.v:114$1206_Y ),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_9.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_9.CE_SEL_O=1'h1;
defparam TILE_00_RBB_31_9.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_9.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_9.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_9.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_9.I0pol=1'h0;
defparam TILE_00_RBB_31_9.I1pol=1'h0;
defparam TILE_00_RBB_31_9.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_9.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_9.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_9.O0pol=1'h0;
defparam TILE_00_RBB_31_9.O1pol=1'h0;
defparam TILE_00_RBB_31_9.OasyncSRen=1'h0;
defparam TILE_00_RBB_31_9.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_11 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({clk_1k, UNCON_RBB_5_EFLX_OUT_0}),
    .O0(1'b0),
    .O1(\_$$_$auto$xilinx_dffopt.cc:347:execute$44745 ),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_11.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_11.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_11.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_11.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_11.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_11.FF_SEL_O1=1'h1;
defparam TILE_00_RBB_31_11.I0pol=1'h0;
defparam TILE_00_RBB_31_11.I1pol=1'h0;
defparam TILE_00_RBB_31_11.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_11.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_11.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_11.O0pol=1'h0;
defparam TILE_00_RBB_31_11.O1pol=1'h0;
defparam TILE_00_RBB_31_11.OasyncSRen=1'h0;
defparam TILE_00_RBB_31_11.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_12 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({clk0_en, UNCON_RBB_6_EFLX_OUT_0}),
    .O0(1'b0),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_12.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_12.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_12.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_12.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_12.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_12.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_12.I0pol=1'h0;
defparam TILE_00_RBB_31_12.I1pol=1'h0;
defparam TILE_00_RBB_31_12.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_12.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_12.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_12.O0pol=1'h0;
defparam TILE_00_RBB_31_12.O1pol=1'h0;
defparam TILE_00_RBB_31_12.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_12.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_22 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({CLR2_en, CLR2}),
    .O0(1'b1),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_22.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_22.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_22.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_22.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_22.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_31_22.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_22.I0pol=1'h0;
defparam TILE_00_RBB_31_22.I1pol=1'h0;
defparam TILE_00_RBB_31_22.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_22.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_22.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_22.O0pol=1'h0;
defparam TILE_00_RBB_31_22.O1pol=1'h0;
defparam TILE_00_RBB_31_22.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_22.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_23 (
    .CE(\_$$_$0mat_CLOCK_reg[0:0] ),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({COL_Red_en, COL_Red}),
    .O0(_$$_$abc$44669$procmux$1365_Y),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_23.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_23.CE_SEL_O=1'h1;
defparam TILE_00_RBB_31_23.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_23.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_23.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_23.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_23.I0pol=1'h0;
defparam TILE_00_RBB_31_23.I1pol=1'h0;
defparam TILE_00_RBB_31_23.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_23.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_23.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_23.O0pol=1'h0;
defparam TILE_00_RBB_31_23.O1pol=1'h0;
defparam TILE_00_RBB_31_23.OasyncSRen=1'h0;
defparam TILE_00_RBB_31_23.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_24 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({CLR3_en, CLR3}),
    .O0(1'b1),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_24.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_24.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_24.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_24.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_24.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_31_24.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_24.I0pol=1'h0;
defparam TILE_00_RBB_31_24.I1pol=1'h0;
defparam TILE_00_RBB_31_24.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_24.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_24.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_24.O0pol=1'h0;
defparam TILE_00_RBB_31_24.O1pol=1'h0;
defparam TILE_00_RBB_31_24.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_24.OsyncSRen=1'h0;
endmodule /* top */
// End of EFLX generated Verilog wrapper file to instantiate the EFLX array as a verilog model
