
---------- Begin Simulation Statistics ----------
final_tick                               448281126000500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43863                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829668                       # Number of bytes of host memory used
host_op_rate                                    89523                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   227.98                       # Real time elapsed on the host
host_tick_rate                               31892643                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      20409603                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007271                       # Number of seconds simulated
sim_ticks                                  7270960500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   4                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  38                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     75.00%     75.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemRead                        4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        89074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        182289                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2032963                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          274                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2604032                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       411090                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2032963                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1621873                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2604240                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              95                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13013802                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6028275                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          296                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2602424                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2357224                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        10634                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20409587                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14536880                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.403987                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.975985                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11615748     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       254432      1.75%     81.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        12377      0.09%     81.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       171831      1.18%     82.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         5019      0.03%     82.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        38166      0.26%     83.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        28371      0.20%     83.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        53712      0.37%     83.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2357224     16.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14536880                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           13                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20409570                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4520300                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           17      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15752017     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4520300     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       137253      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20409587                       # Class of committed instruction
system.switch_cpus.commit.refs                4657553                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20409587                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.454190                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.454190                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10970560                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20423744                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           635519                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2794700                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            335                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        137507                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4522287                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1667                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              137583                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     9                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2604240                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            823168                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13713302                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            73                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10010966                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          276                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             670                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.179085                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       824698                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       411185                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.688422                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14538633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.405055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.911089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11383922     78.30%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           370410      2.55%     80.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              148      0.00%     80.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           129153      0.89%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           302479      2.08%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            63971      0.44%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              227      0.00%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           168301      1.16%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2120022     14.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14538633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          383                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2602747                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.403984                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4659941                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             137583                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            3337                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4522944                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       137899                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20420284                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4522358                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          559                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20416601                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             35                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        298196                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            335                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        298233                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          183                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2626                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          645                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          344                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           39                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24761375                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20415880                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.696756                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17252648                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.403935                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20416108                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36036390                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17675641                       # number of integer regfile writes
system.switch_cpus.ipc                       0.687668                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.687668                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          189      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15756823     77.17%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4522526     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       137627      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20417165                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              392311                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019215                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          392219     99.98%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             49      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            43      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20809287                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55765325                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20415880                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20430932                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20420284                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20417165                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        10604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           56                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        16031                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14538633                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.404339                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.404164                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9916924     68.21%     68.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       760236      5.23%     73.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       373492      2.57%     76.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       443808      3.05%     79.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       605188      4.16%     83.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       698460      4.80%     88.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       900193      6.19%     94.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       458345      3.15%     97.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       381987      2.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14538633                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.404023                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              823212                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    48                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          212                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           58                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4522944                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       137899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9866035                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14541900                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          304939                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      23696892                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          73977                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           747337                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       10619724                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          1258                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      58936132                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20422264                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23710906                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2820334                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            335                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10665676                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            13877                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     36048259                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1362590                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             32599877                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40842314                       # The number of ROB writes
system.switch_cpus.timesIdled                      41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           48                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       204259                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             48                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              93206                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           50                       # Transaction distribution
system.membus.trans_dist::CleanEvict            89024                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 9                       # Transaction distribution
system.membus.trans_dist::ReadExResp                9                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         93206                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       275504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       275504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 275504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5968960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5968960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5968960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93215                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93215    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93215                       # Request fanout histogram
system.membus.reqLayer2.occupancy           204355000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          494591500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7270960500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          190598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               9                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       102611                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       306834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                306922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6571840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6574656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           89119                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           191783                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000250                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015818                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 191735     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     48      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             191783                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102192500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         153922500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             63000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         9448                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9448                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         9448                       # number of overall hits
system.l2.overall_hits::total                    9448                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        93168                       # number of demand (read+write) misses
system.l2.demand_misses::total                  93216                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        93168                       # number of overall misses
system.l2.overall_misses::total                 93216                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3303000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7047539000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7050842000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3303000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7047539000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7050842000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       102616                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102664                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       102616                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102664                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.907929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907972                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.907929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907972                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75643.343208                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75639.825781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75643.343208                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75639.825781                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  50                       # number of writebacks
system.l2.writebacks::total                        50                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        93168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             93210                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        93168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            93210                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6115869000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6118752000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6115869000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6118752000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.907929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907913                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.907929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907913                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68642.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65643.450541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65644.802060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68642.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65643.450541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65644.802060                       # average overall mshr miss latency
system.l2.replacements                          89119                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           66                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               66                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           66                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           66                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       515000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        515000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 57222.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 57222.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       425000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       425000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 47222.222222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 47222.222222                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3303000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3303000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78642.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75068.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2883000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2883000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68642.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68642.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9448                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9448                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        93159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           93163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7047024000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7047024000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       102607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        102611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.907921                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.907924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75645.122854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75641.874993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        93159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        93159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6115444000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6115444000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.907921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.907885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65645.230198                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65645.230198                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4003.175922                       # Cycle average of tags in use
system.l2.tags.total_refs                      197086                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     89119                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.211492                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              448273855040500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.056607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.176865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.883896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4002.058554                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.977065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977338                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2751                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    910251                       # Number of tag accesses
system.l2.tags.data_accesses                   910251                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5962688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5965760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        93167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               93215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           50                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 50                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             35209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       369690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    820068820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             820491323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       369690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           387294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         440107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               440107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         440107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            35209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       369690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    820068820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            820931430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     93123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000601250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              188244                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       93209                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         50                       # Number of write requests accepted
system.mem_ctrls.readBursts                     93209                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       50                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    38                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       7.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    546768250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  465825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2293612000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5868.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24618.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    78929                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 93209                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   50                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    418.716133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.165174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   419.502986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4118     28.93%     28.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4553     31.99%     60.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          338      2.37%     63.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          210      1.48%     64.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          292      2.05%     66.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          153      1.08%     67.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          168      1.18%     69.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          318      2.23%     71.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4082     28.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14232                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                5962560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5965376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       820.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    820.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7270813500                       # Total gap between requests
system.mem_ctrls.avgGap                      77963.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5959872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 369689.809207463055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 819681526.257775783539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        93167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           50                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1157250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2292454750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27553.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24605.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             50594040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             26887575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           365418060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     573459120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3000118620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        265541760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4282019175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        588.920704                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    658263750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    242580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6370106250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             51051000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             27122865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           299780040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     573459120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2716990500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        504028320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4172431845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.848784                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1255974250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    242580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5772395750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 448273855040000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7270950000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       823114                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           823125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       823114                       # number of overall hits
system.cpu.icache.overall_hits::total          823125                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           54                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             56                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           54                       # number of overall misses
system.cpu.icache.overall_misses::total            56                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4116000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4116000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4116000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4116000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       823168                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       823181                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       823168                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       823181                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76222.222222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        73500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76222.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        73500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3366500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3366500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3366500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3366500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80154.761905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80154.761905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80154.761905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80154.761905                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       823114                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          823125                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           54                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            56                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4116000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4116000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       823168                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       823181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76222.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        73500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3366500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3366500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80154.761905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80154.761905                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000551                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      448273855040500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000518                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.085938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1646406                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1646406                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3885302                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3885302                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3885302                       # number of overall hits
system.cpu.dcache.overall_hits::total         3885302                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       774033                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         774037                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       774033                       # number of overall misses
system.cpu.dcache.overall_misses::total        774037                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46966445000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46966445000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46966445000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46966445000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4659335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4659339                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4659335                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4659339                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.166125                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.166126                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.166125                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.166126                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60677.574470                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60677.260906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60677.574470                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60677.260906                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          806                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.411765                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           66                       # number of writebacks
system.cpu.dcache.writebacks::total                66                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       671417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       671417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       671417                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       671417                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102616                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102616                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       102616                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102616                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7300679000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7300679000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7300679000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7300679000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022024                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71145.620566                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71145.620566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71145.620566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71145.620566                       # average overall mshr miss latency
system.cpu.dcache.replacements                 101595                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3748063                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3748063                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       774019                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        774023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46965757000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46965757000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4522082                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4522086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.171164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.171165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60677.783104                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60677.469533                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       671411                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       671411                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       102608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       102608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7300193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7300193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71146.431077                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71146.431077                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       137239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         137239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       688000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       688000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       137253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       137253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49142.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49142.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       486000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       486000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        60750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        60750                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 448281126000500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.016499                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3679581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            101595                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.218131                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      448273855041500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.016498                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          831                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9421297                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9421297                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               448303775049000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40767                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830152                       # Number of bytes of host memory used
host_op_rate                                    83205                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   981.19                       # Real time elapsed on the host
host_tick_rate                               23083303                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      81639362                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022649                       # Number of seconds simulated
sim_ticks                                 22649048500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       295999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        592005                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5461600                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          290                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7809559                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1232997                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5461600                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      4228603                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7809792                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              91                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          39038954                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18082510                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          290                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7807469                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7041596                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        13612                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       61229759                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     45295989                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.351770                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.929532                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     36506859     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       769622      1.70%     82.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        31803      0.07%     82.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       539439      1.19%     83.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        28071      0.06%     83.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       106401      0.23%     83.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       104229      0.23%     84.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       167969      0.37%     84.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7041596     15.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     45295989                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           29                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          61229691                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              13560971                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           68      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     47257052     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     13560971     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       411668      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     61229759                       # Class of committed instruction
system.switch_cpus.commit.refs               13972639                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              61229759                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.509936                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.509936                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      34567563                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       61247852                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1923415                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8225272                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            350                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        581474                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13563172                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4887                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              412003                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    22                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7809792                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2467326                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              42830049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            74                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30013875                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             700                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.172409                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2467660                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1233088                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.662586                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     45298074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.352214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.864844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         35756945     78.94%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1168445      2.58%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             8347      0.02%     81.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           439713      0.97%     82.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           942444      2.08%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           103628      0.23%     84.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            32717      0.07%     84.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           502495      1.11%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6343340     14.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     45298074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      23                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          386                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7807858                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.351898                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13975389                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             412003                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           11180                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13564037                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       412465                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61243372                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13563386                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          615                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      61238408                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1729346                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            350                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1729500                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           39                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          431                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         3061                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          797                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          340                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           46                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74271683                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              61237457                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.696599                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51737599                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.351877                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               61237672                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        108090015                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        53017623                       # number of integer regfile writes
system.switch_cpus.ipc                       0.662280                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.662280                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          192      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      47263182     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13563587     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       412062      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61239023                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           32                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1131024                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018469                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1130901     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             75      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            48      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       62369855                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    168907270                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     61237457                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     61257001                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           61243372                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          61239023                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        13595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          126                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        21836                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     45298074                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.351912                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.368223                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31278768     69.05%     69.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2377588      5.25%     74.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1228877      2.71%     77.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1379290      3.04%     80.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1751402      3.87%     83.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2122764      4.69%     88.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2637389      5.82%     94.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1353919      2.99%     97.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1168077      2.58%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     45298074                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.351912                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2467334                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     9                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          567                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           84                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13564037                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       412465                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        29591973                       # number of misc regfile reads
system.switch_cpus.numCycles                 45298097                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1744808                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      71091774                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         156439                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2259418                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       32592856                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           481                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     176747001                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61245912                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71109737                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8464043                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            350                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      32829455                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            17961                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           16                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    108105745                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3917659                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             99497764                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           122488863                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       307905                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           89                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       615816                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             89                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22649048500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             295966                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          167                       # Transaction distribution
system.membus.trans_dist::CleanEvict           295832                       # Transaction distribution
system.membus.trans_dist::ReadExReq                40                       # Transaction distribution
system.membus.trans_dist::ReadExResp               40                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        295966                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       888011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       888011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 888011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18955072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     18955072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18955072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            296006                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  296006    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              296006                       # Request fanout histogram
system.membus.reqLayer2.occupancy           658955000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1571919500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22649048500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22649048500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  22649048500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22649048500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            307863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          373                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          603543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               49                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              49                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             7                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       307855                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       923714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                923728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19719104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19719552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          296011                       # Total snoops (count)
system.tol2bus.snoopTraffic                     10688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           603922                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000147                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012139                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 603833     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     89      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             603922                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          308114000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         461857500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22649048500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        11906                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11906                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        11906                       # number of overall hits
system.l2.overall_hits::total                   11906                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       295998                       # number of demand (read+write) misses
system.l2.demand_misses::total                 296005                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       295998                       # number of overall misses
system.l2.overall_misses::total                296005                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       666000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  22500399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22501065000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       666000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  22500399000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22501065000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       307904                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               307911                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       307904                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              307911                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.961332                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.961333                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.961332                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.961333                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 95142.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76015.375104                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76015.827435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 95142.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76015.375104                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76015.827435                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 167                       # number of writebacks
system.l2.writebacks::total                       167                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       295998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            296005                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       295998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           296005                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       596000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  19540409000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19541005000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       596000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  19540409000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19541005000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.961332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.961333                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.961332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.961333                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85142.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66015.341320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66015.793652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85142.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66015.341320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66015.793652                       # average overall mshr miss latency
system.l2.replacements                         296011                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          206                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              206                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          206                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          206                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           77                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            77                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           40                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  40                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1726000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1726000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.816327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.816327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        43150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        43150                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           40                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             40                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1326000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1326000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.816327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.816327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        33150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        33150                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       666000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       666000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 95142.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95142.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       596000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       596000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85142.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85142.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       295958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          295958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22498673000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22498673000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       307855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        307855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.961355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.961355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76019.817001                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76019.817001                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       295958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       295958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19539083000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19539083000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.961355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.961355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66019.783212                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66019.783212                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22649048500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      622909                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    300107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.075623                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.028046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.047392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4095.924561                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1408                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2530                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2759275                       # Number of tag accesses
system.l2.tags.data_accesses                  2759275                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22649048500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     18943936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18944384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       295999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              296006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          167                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                167                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        19780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    836412002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             836431782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        19780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         471896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               471896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         471896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        19780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    836412002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            836903678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    295829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000650500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              597653                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      296006                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        167                       # Number of write requests accepted
system.mem_ctrls.readBursts                    296006                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      167                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   163                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1848623250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1479180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7395548250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6248.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24998.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   247604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                296006                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  167                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  242718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    392.569959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.306221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.878738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14881     30.86%     30.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16082     33.35%     64.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1097      2.27%     66.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          597      1.24%     67.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          742      1.54%     69.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          523      1.08%     70.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          503      1.04%     71.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1072      2.22%     73.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12731     26.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48228                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               18933504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18944384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                10688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       835.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    836.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22649053000                       # Total gap between requests
system.mem_ctrls.avgGap                      76472.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     18933056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 19780.080386158384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 835931628.650978326797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       295999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          167                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       302250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7395246000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     43178.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24984.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            149761500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             79588740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1104807900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1787987760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9045684540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1079816160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13247646600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        584.909631                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2709201750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    756340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19183506750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            194614980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            103436520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1007461140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1787987760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8762124930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1318603200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        13174228530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.668079                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3244089500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    756340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18648619000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 448273855040000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29919998500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 448303775049000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3290433                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3290444                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3290433                       # number of overall hits
system.cpu.icache.overall_hits::total         3290444                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             63                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.cpu.icache.overall_misses::total            63                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4800000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4800000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4800000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4800000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3290494                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3290507                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3290494                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3290507                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78688.524590                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76190.476190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78688.524590                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76190.476190                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4043500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4043500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4043500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4043500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82520.408163                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82520.408163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82520.408163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82520.408163                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3290433                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3290444                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           61                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            63                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4800000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4800000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3290494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3290507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78688.524590                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76190.476190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4043500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4043500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82520.408163                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82520.408163                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 448303775049000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003040                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3290495                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                51                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64519.509804                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      448273855040500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000133                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.002907                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6581065                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6581065                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 448303775049000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 448303775049000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 448303775049000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 448303775049000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 448303775049000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 448303775049000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 448303775049000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     15545216                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15545216                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15545216                       # number of overall hits
system.cpu.dcache.overall_hits::total        15545216                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3088502                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3088506                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3088502                       # number of overall misses
system.cpu.dcache.overall_misses::total       3088506                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 194907365000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 194907365000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 194907365000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 194907365000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18633718                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18633722                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18633718                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18633722                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.165748                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.165748                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.165748                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.165748                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63107.410971                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63107.329239                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63107.410971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63107.329239                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3034                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                64                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.406250                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          272                       # number of writebacks
system.cpu.dcache.writebacks::total               272                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2677982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2677982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2677982                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2677982                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       410520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       410520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       410520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       410520                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  30387973000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30387973000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  30387973000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30387973000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022031                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74023.124330                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74023.124330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74023.124330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74023.124330                       # average overall mshr miss latency
system.cpu.dcache.replacements                 409500                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     14996370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14996370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3088427                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3088431                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 194904399500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 194904399500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18084797                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18084801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.170775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.170775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63107.983287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63107.901553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2677963                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2677963                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       410464                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       410464                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30385605000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30385605000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 74027.454296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74027.454296                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           75                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      2965500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2965500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       548921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        39540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        39540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      2368000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2368000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42285.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42285.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 448303775049000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.068232                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15955740                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            410524                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.866765                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      448273855041500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.068231                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000067                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000067                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          865                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37677968                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37677968                       # Number of data accesses

---------- End Simulation Statistics   ----------
