

================================================================
== Vitis HLS Report for 'accelerator'
================================================================
* Date:           Tue Jul 19 19:35:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.996 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |     1043|     1043|  11.469 us|  11.469 us|  265|  265|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_split_fu_106      |split      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_count0_fu_120     |count0     |      264|      264|  2.903 us|  2.903 us|  264|  264|       no|
        |grp_count1_fu_126     |count1     |      264|      264|  2.903 us|  2.903 us|  264|  264|       no|
        |grp_count2_fu_132     |count2     |      264|      264|  2.903 us|  2.903 us|  264|  264|       no|
        |grp_count3_fu_138     |count3     |      264|      264|  2.903 us|  2.903 us|  264|  264|       no|
        |grp_reduce_fu_144     |reduce     |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_threshold_fu_153  |threshold  |      260|      260|  2.600 us|  2.600 us|  260|  260|       no|
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%appear3_channel = alloca i32 1"   --->   Operation 9 'alloca' 'appear3_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2048> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%appear2_channel = alloca i32 1"   --->   Operation 10 'alloca' 'appear2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2048> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%appear1_channel = alloca i32 1"   --->   Operation 11 'alloca' 'appear1_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2048> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%appear0_channel = alloca i32 1"   --->   Operation 12 'alloca' 'appear0_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2048> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%input0_buf_data = alloca i32 1" [byte_count_stream/src/byte_count_stream.cpp:14]   --->   Operation 13 'alloca' 'input0_buf_data' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%input1_buf_data = alloca i32 1" [byte_count_stream/src/byte_count_stream.cpp:14]   --->   Operation 14 'alloca' 'input1_buf_data' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%input2_buf_data = alloca i32 1" [byte_count_stream/src/byte_count_stream.cpp:14]   --->   Operation 15 'alloca' 'input2_buf_data' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%input3_buf_data = alloca i32 1" [byte_count_stream/src/byte_count_stream.cpp:15]   --->   Operation 16 'alloca' 'input3_buf_data' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%appear0 = alloca i32 1"   --->   Operation 17 'alloca' 'appear0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%appear1 = alloca i32 1"   --->   Operation 18 'alloca' 'appear1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%appear2 = alloca i32 1"   --->   Operation 19 'alloca' 'appear2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%appear3 = alloca i32 1"   --->   Operation 20 'alloca' 'appear3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%reduced_blocks_buf_data = alloca i32 1" [byte_count_stream/src/byte_count_stream.cpp:17]   --->   Operation 21 'alloca' 'reduced_blocks_buf_data' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln19 = call void @split, i32 %In_r, i8 %input0_buf_data, i8 %input1_buf_data, i8 %input2_buf_data, i8 %input3_buf_data" [byte_count_stream/src/byte_count_stream.cpp:19]   --->   Operation 22 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln19 = call void @split, i32 %In_r, i8 %input0_buf_data, i8 %input1_buf_data, i8 %input2_buf_data, i8 %input3_buf_data" [byte_count_stream/src/byte_count_stream.cpp:19]   --->   Operation 23 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln20 = call void @count0, i8 %input0_buf_data, i2048 %appear0_channel" [byte_count_stream/src/byte_count_stream.cpp:20]   --->   Operation 24 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln21 = call void @count1, i8 %input1_buf_data, i2048 %appear1_channel" [byte_count_stream/src/byte_count_stream.cpp:21]   --->   Operation 25 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln22 = call void @count2, i8 %input2_buf_data, i2048 %appear2_channel" [byte_count_stream/src/byte_count_stream.cpp:22]   --->   Operation 26 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln23 = call void @count3, i8 %input3_buf_data, i2048 %appear3_channel" [byte_count_stream/src/byte_count_stream.cpp:23]   --->   Operation 27 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln20 = call void @count0, i8 %input0_buf_data, i2048 %appear0_channel" [byte_count_stream/src/byte_count_stream.cpp:20]   --->   Operation 28 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln21 = call void @count1, i8 %input1_buf_data, i2048 %appear1_channel" [byte_count_stream/src/byte_count_stream.cpp:21]   --->   Operation 29 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln22 = call void @count2, i8 %input2_buf_data, i2048 %appear2_channel" [byte_count_stream/src/byte_count_stream.cpp:22]   --->   Operation 30 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln23 = call void @count3, i8 %input3_buf_data, i2048 %appear3_channel" [byte_count_stream/src/byte_count_stream.cpp:23]   --->   Operation 31 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln24 = call void @reduce, i2048 %appear0_channel, i2048 %appear1_channel, i2048 %appear2_channel, i2048 %appear3_channel, i8 %reduced_blocks_buf_data" [byte_count_stream/src/byte_count_stream.cpp:24]   --->   Operation 32 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln24 = call void @reduce, i2048 %appear0_channel, i2048 %appear1_channel, i2048 %appear2_channel, i2048 %appear3_channel, i8 %reduced_blocks_buf_data" [byte_count_stream/src/byte_count_stream.cpp:24]   --->   Operation 33 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln25 = call void @threshold, i8 %reduced_blocks_buf_data, i32 %Out_r" [byte_count_stream/src/byte_count_stream.cpp:25]   --->   Operation 34 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln12 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty" [byte_count_stream/src/byte_count_stream.cpp:12]   --->   Operation 35 'specdataflowpipeline' 'specdataflowpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln10 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 37 'specinterface' 'specinterface_ln10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %In_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %In_r"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Out_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Out_r"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specchannel_ln57 = specchannel void @_ssdm_op_SpecChannel, void @empty_1, i32 0, void @empty, void @empty, i32 2, i32 1024, i8 %input0_buf_data, i8 %input0_buf_data" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 42 'specchannel' 'specchannel_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specpipodepth_ln57 = specpipodepth void @_ssdm_op_SpecPipoDepth, i8 %input0_buf_data, i32 2, void @empty" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 43 'specpipodepth' 'specpipodepth_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln57 = specinterface void @_ssdm_op_SpecInterface, i8 %input0_buf_data, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 44 'specinterface' 'specinterface_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specchannel_ln57 = specchannel void @_ssdm_op_SpecChannel, void @empty_1, i32 0, void @empty, void @empty, i32 2, i32 1024, i8 %input1_buf_data, i8 %input1_buf_data" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 45 'specchannel' 'specchannel_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specpipodepth_ln57 = specpipodepth void @_ssdm_op_SpecPipoDepth, i8 %input1_buf_data, i32 2, void @empty" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 46 'specpipodepth' 'specpipodepth_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln57 = specinterface void @_ssdm_op_SpecInterface, i8 %input1_buf_data, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 47 'specinterface' 'specinterface_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specchannel_ln57 = specchannel void @_ssdm_op_SpecChannel, void @empty_1, i32 0, void @empty, void @empty, i32 2, i32 1024, i8 %input2_buf_data, i8 %input2_buf_data" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 48 'specchannel' 'specchannel_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specpipodepth_ln57 = specpipodepth void @_ssdm_op_SpecPipoDepth, i8 %input2_buf_data, i32 2, void @empty" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 49 'specpipodepth' 'specpipodepth_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln57 = specinterface void @_ssdm_op_SpecInterface, i8 %input2_buf_data, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 50 'specinterface' 'specinterface_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specpipodepth_ln57 = specpipodepth void @_ssdm_op_SpecPipoDepth, i2048 %appear0, i32 2, void @empty" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 51 'specpipodepth' 'specpipodepth_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specpipodepth_ln57 = specpipodepth void @_ssdm_op_SpecPipoDepth, i2048 %appear1, i32 2, void @empty" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 52 'specpipodepth' 'specpipodepth_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specpipodepth_ln57 = specpipodepth void @_ssdm_op_SpecPipoDepth, i2048 %appear2, i32 2, void @empty" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 53 'specpipodepth' 'specpipodepth_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specpipodepth_ln57 = specpipodepth void @_ssdm_op_SpecPipoDepth, i2048 %appear3, i32 2, void @empty" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 54 'specpipodepth' 'specpipodepth_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln25 = call void @threshold, i8 %reduced_blocks_buf_data, i32 %Out_r" [byte_count_stream/src/byte_count_stream.cpp:25]   --->   Operation 55 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [byte_count_stream/src/byte_count_stream.cpp:26]   --->   Operation 56 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ In_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
appear3_channel           (alloca              ) [ 001111100]
appear2_channel           (alloca              ) [ 001111100]
appear1_channel           (alloca              ) [ 001111100]
appear0_channel           (alloca              ) [ 001111100]
input0_buf_data           (alloca              ) [ 001111111]
input1_buf_data           (alloca              ) [ 001111111]
input2_buf_data           (alloca              ) [ 001111111]
input3_buf_data           (alloca              ) [ 001110000]
appear0                   (alloca              ) [ 001111111]
appear1                   (alloca              ) [ 001111111]
appear2                   (alloca              ) [ 001111111]
appear3                   (alloca              ) [ 001111111]
reduced_blocks_buf_data   (alloca              ) [ 001111111]
call_ln19                 (call                ) [ 000000000]
call_ln20                 (call                ) [ 000000000]
call_ln21                 (call                ) [ 000000000]
call_ln22                 (call                ) [ 000000000]
call_ln23                 (call                ) [ 000000000]
call_ln24                 (call                ) [ 000000000]
specdataflowpipeline_ln12 (specdataflowpipeline) [ 000000000]
spectopmodule_ln10        (spectopmodule       ) [ 000000000]
specinterface_ln10        (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specchannel_ln57          (specchannel         ) [ 000000000]
specpipodepth_ln57        (specpipodepth       ) [ 000000000]
specinterface_ln57        (specinterface       ) [ 000000000]
specchannel_ln57          (specchannel         ) [ 000000000]
specpipodepth_ln57        (specpipodepth       ) [ 000000000]
specinterface_ln57        (specinterface       ) [ 000000000]
specchannel_ln57          (specchannel         ) [ 000000000]
specpipodepth_ln57        (specpipodepth       ) [ 000000000]
specinterface_ln57        (specinterface       ) [ 000000000]
specpipodepth_ln57        (specpipodepth       ) [ 000000000]
specpipodepth_ln57        (specpipodepth       ) [ 000000000]
specpipodepth_ln57        (specpipodepth       ) [ 000000000]
specpipodepth_ln57        (specpipodepth       ) [ 000000000]
call_ln25                 (call                ) [ 000000000]
ret_ln26                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipoDepth"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="appear3_channel_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="appear3_channel/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="appear2_channel_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="appear2_channel/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="appear1_channel_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="appear1_channel/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="appear0_channel_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="appear0_channel/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="input0_buf_data_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input0_buf_data/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input1_buf_data_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input1_buf_data/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="input2_buf_data_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input2_buf_data/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input3_buf_data_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input3_buf_data/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="appear0_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="2048" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="appear0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="appear1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="2048" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="appear1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="appear2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="2048" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="appear2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="appear3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="2048" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="appear3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="reduced_blocks_buf_data_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reduced_blocks_buf_data/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_split_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="0" index="3" bw="8" slack="0"/>
<pin id="111" dir="0" index="4" bw="8" slack="0"/>
<pin id="112" dir="0" index="5" bw="8" slack="0"/>
<pin id="113" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_count0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="2048" slack="2"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_count1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="2048" slack="2"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_count2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="2048" slack="2"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_count3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="2048" slack="2"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_reduce_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="2048" slack="4"/>
<pin id="147" dir="0" index="2" bw="2048" slack="4"/>
<pin id="148" dir="0" index="3" bw="2048" slack="4"/>
<pin id="149" dir="0" index="4" bw="2048" slack="4"/>
<pin id="150" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="151" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_threshold_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/7 "/>
</bind>
</comp>

<comp id="160" class="1005" name="appear3_channel_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2048" slack="2"/>
<pin id="162" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opset="appear3_channel "/>
</bind>
</comp>

<comp id="166" class="1005" name="appear2_channel_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2048" slack="2"/>
<pin id="168" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opset="appear2_channel "/>
</bind>
</comp>

<comp id="172" class="1005" name="appear1_channel_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2048" slack="2"/>
<pin id="174" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opset="appear1_channel "/>
</bind>
</comp>

<comp id="178" class="1005" name="appear0_channel_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2048" slack="2"/>
<pin id="180" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opset="appear0_channel "/>
</bind>
</comp>

<comp id="184" class="1005" name="appear0_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2048" slack="7"/>
<pin id="186" dir="1" index="1" bw="2048" slack="2147483647"/>
</pin_list>
<bind>
<opset="appear0 "/>
</bind>
</comp>

<comp id="188" class="1005" name="appear1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2048" slack="7"/>
<pin id="190" dir="1" index="1" bw="2048" slack="2147483647"/>
</pin_list>
<bind>
<opset="appear1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="appear2_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2048" slack="7"/>
<pin id="194" dir="1" index="1" bw="2048" slack="2147483647"/>
</pin_list>
<bind>
<opset="appear2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="appear3_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2048" slack="7"/>
<pin id="198" dir="1" index="1" bw="2048" slack="2147483647"/>
</pin_list>
<bind>
<opset="appear3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="70" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="74" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="118"><net_src comp="78" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="119"><net_src comp="82" pin="1"/><net_sink comp="106" pin=5"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="54" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="169"><net_src comp="58" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="175"><net_src comp="62" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="181"><net_src comp="66" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="187"><net_src comp="86" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="90" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="94" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="98" pin="1"/><net_sink comp="196" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_r | {7 8 }
 - Input state : 
	Port: accelerator : In_r | {1 2 }
  - Chain level:
	State 1
		call_ln19 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   grp_split_fu_106   |    0    |    17   |    25   |
|          |   grp_count0_fu_120  |  6.352  |   4181  |  16689  |
|          |   grp_count1_fu_126  |  6.352  |   4181  |  16689  |
|   call   |   grp_count2_fu_132  |  6.352  |   4181  |  16689  |
|          |   grp_count3_fu_138  |  6.352  |   4181  |  16689  |
|          |   grp_reduce_fu_144  |    0    |   8233  |   8740  |
|          | grp_threshold_fu_153 |  1.588  |    81   |   116   |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |  26.996 |  25055  |  75637  |
|----------|----------------------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------+--------+--------+--------+--------+
|    input0_buf_data    |    1   |    0   |    0   |    0   |
|    input1_buf_data    |    1   |    0   |    0   |    0   |
|    input2_buf_data    |    1   |    0   |    0   |    0   |
|    input3_buf_data    |    1   |    0   |    0   |    0   |
|reduced_blocks_buf_data|    1   |    0   |    0   |    0   |
+-----------------------+--------+--------+--------+--------+
|         Total         |    5   |    0   |    0   |    0   |
+-----------------------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|appear0_channel_reg_178|  2048  |
|    appear0_reg_184    |  2048  |
|appear1_channel_reg_172|  2048  |
|    appear1_reg_188    |  2048  |
|appear2_channel_reg_166|  2048  |
|    appear2_reg_192    |  2048  |
|appear3_channel_reg_160|  2048  |
|    appear3_reg_196    |  2048  |
+-----------------------+--------+
|         Total         |  16384 |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   26   |  25055 |  75637 |    -   |
|   Memory  |    5   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |  16384 |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   26   |  41439 |  75637 |    0   |
+-----------+--------+--------+--------+--------+--------+
