
---------- Begin Simulation Statistics ----------
final_tick                               1534608869898                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181804                       # Simulator instruction rate (inst/s)
host_mem_usage                              134444836                       # Number of bytes of host memory used
host_op_rate                                   210282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 65555.06                       # Real time elapsed on the host
host_tick_rate                                9077340                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 11918193948                       # Number of instructions simulated
sim_ops                                   13785080710                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.595066                       # Number of seconds simulated
sim_ticks                                595065604863                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   48                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   34                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    35.867539                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      126133809                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    351665635                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect       798248                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    306200139                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     12707010                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     13701448                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses       994438                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      374178816                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       18866515                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        566875947                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       511742691                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts       749661                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         365470358                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    139947962                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     27922452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     37806804                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   1959155512                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    2285459467                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   1421854412                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607379                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.597285                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    774689455     54.48%     54.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    261092552     18.36%     72.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     91921487      6.46%     79.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     44218120      3.11%     82.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     33377822      2.35%     84.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     26621214      1.87%     86.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     28232073      1.99%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     21753727      1.53%     90.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    139947962      9.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   1421854412                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     18713410                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       2094637858                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            479209052                       # Number of loads committed
system.switch_cpus0.commit.membars           34127257                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1334964337     58.41%     58.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     53159988      2.33%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    479209052     20.97%     81.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    418126090     18.30%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   2285459467                       # Class of committed instruction
system.switch_cpus0.commit.refs             897335142                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        104127632                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         1959155512                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           2285459467                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.728383                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.728383                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1019710063                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred        48594                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    125001341                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    2333826299                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles        87001363                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        228919649                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles        788586                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts          438                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles     90595946                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          374178816                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        242031441                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           1183546764                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       129841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            2012300926                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        1674346                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.262211                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    242631539                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    157707334                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.410146                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   1427015610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.647273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.890316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       983457626     68.92%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        65010091      4.56%     73.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        34115941      2.39%     75.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        44404752      3.11%     78.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        48952883      3.43%     82.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        16832919      1.18%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        20977149      1.47%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        27724980      1.94%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       185539269     13.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   1427015610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       946731                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       368095838                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.654507                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           958038343                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         422360793                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        4710828                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    488137194                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     28019520                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         4271                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    426712737                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   2322784205                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    535677550                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       963441                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   2361007380                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1524827                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     74354684                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        788586                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     75679265                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     40260919                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         4536                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        65997                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     50915785                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads      8928142                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      8586647                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        65997                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       246440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       700291                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       2097293804                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           2309187338                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.594437                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       1246708475                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.618193                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            2309568919                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      2815950934                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     1613323691                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.372904                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.372904                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1350163699     57.16%     57.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     53178098      2.25%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            4      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    536023982     22.69%     82.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    422605036     17.89%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    2361970821                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           60350204                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.025551                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3110041      5.15%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         39406      0.07%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      28504962     47.23%     52.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     28695795     47.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    2265476104                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   5904217396                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   2203424032                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   2244083798                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        2294764684                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       2361970821                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     28019521                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     37324738                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        25019                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        97069                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     30393169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1427015610                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.655182                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.136130                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    657288088     46.06%     46.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    245218713     17.18%     63.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    135610279      9.50%     72.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     95343742      6.68%     79.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    104600048      7.33%     86.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     74742373      5.24%     92.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     59097686      4.14%     96.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     28115297      1.97%     98.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     26999384      1.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1427015610                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.655182                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     156844921                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    307115079                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    105763306                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    116091128                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     38545546                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     49422743                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    488137194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    426712737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     3132566281                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     111689616                       # number of misc regfile writes
system.switch_cpus0.numCycles              1427015839                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      104966109                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   2192381971                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      14878777                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       124946624                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents      91777432                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents        18638                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   3670016911                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    2327999540                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   2231756339                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        280349729                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      52487852                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles        788586                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    219663924                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps        39374365                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   2785488614                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    696300635                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     34367186                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        483193541                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     28065031                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups     73387255                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          3605172097                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         4651700590                       # The number of ROB writes
system.switch_cpus0.timesIdled                      8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads        70409882                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes       35357254                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    40.900334                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      120206349                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    293900653                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      1759097                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    265506335                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits      9212852                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups      9213802                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses          950                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      309278065                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       11392506                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        482768187                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       444524556                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      1758854                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         298792256                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    116104923                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     20250195                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts     24349637                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   1824205165                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    2053706344                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   1423005812                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.443217                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.398875                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    767738324     53.95%     53.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    273063620     19.19%     73.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    145430080     10.22%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     36711263      2.58%     85.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     29593136      2.08%     88.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     12505671      0.88%     88.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     23103073      1.62%     90.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     18755722      1.32%     91.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    116104923      8.16%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   1423005812                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     11321513                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       1891057714                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            459676498                       # Number of loads committed
system.switch_cpus1.commit.membars           22500125                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1211168562     58.97%     58.97% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    114749416      5.59%     64.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv      2249984      0.11%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    459676498     22.38%     87.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    265861884     12.95%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   2053706344                       # Class of committed instruction
system.switch_cpus1.commit.refs             725538382                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts         34805732                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         1824205165                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           2053706344                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.782267                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.782267                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1049964838                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred          306                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    116558762                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    2108531342                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles        83363381                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        188698175                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       1786422                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts          976                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    103202856                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          309278065                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        172140816                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           1252747552                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes        51167                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            1904569385                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles          318                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        3573330                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.216731                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    172481085                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    140811707                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.334652                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   1427015675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.502937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.805384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1023520549     71.72%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        55994014      3.92%     75.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        41401351      2.90%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        31943394      2.24%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        39296234      2.75%     83.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        21065247      1.48%     85.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        24325429      1.70%     86.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        14132124      0.99%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       175337333     12.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   1427015675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1835869                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       299936900                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.464296                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           755509643                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         266322785                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       72084364                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    466152618                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     20320586                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts       170317                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    267092704                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   2078032580                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    489186858                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3752340                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   2089573165                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents      10187991                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      1965038                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1786422                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     17438745                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       182242                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     28441110                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1967                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        41533                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     25183693                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6476120                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      1230820                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        41533                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       115042                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1720827                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       1839503039                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           2060741070                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.677586                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       1246421958                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.444091                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            2061648537                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      2688327981                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1567957625                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.278336                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.278336                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1219320057     58.25%     58.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    114755099      5.48%     63.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      2249984      0.11%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            2      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            1      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    490596924     23.44%     87.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    266403438     12.73%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    2093325505                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           35555439                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.016985                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4842721     13.62%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     13.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      18420220     51.81%     65.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     12292498     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2071120508                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   5536087571                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2025930965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2067464209                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        2057711993                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       2093325505                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     20320587                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     24326236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        58391                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        70392                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     20610173                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1427015675                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.466925                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.969267                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    643387222     45.09%     45.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    318710031     22.33%     67.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    158165182     11.08%     78.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     78481444      5.50%     84.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     81061207      5.68%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     52628253      3.69%     93.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     49567825      3.47%     96.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     22068353      1.55%     98.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     22946158      1.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1427015675                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.466925                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses      57760436                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    113192944                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses     34810105                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes     34936136                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     53765134                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     18703184                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    466152618                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    267092704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     2172380927                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes      81000644                       # number of misc regfile writes
system.switch_cpus1.numCycles              1427015839                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      237213437                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   2053291484                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents     231504543                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       120264126                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents      27086343                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        22738                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   3294652475                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    2092039608                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   2097160883                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        247746376                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      10477286                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       1786422                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    314565132                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps        43869396                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   2696560135                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles    505440180                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     24891106                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        639348461                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     20390903                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups     23256676                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          3384956428                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         4160121865                       # The number of ROB writes
system.switch_cpus1.timesIdled                      6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads        23203906                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes       11606422                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    46.240198                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      185405405                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    400961525                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect       488738                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    357987100                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     10545950                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     11259407                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses       713457                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      460554829                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       38965300                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        782176713                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       736579572                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts       488548                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         454447535                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    165412017                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     23171444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts     12972828                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   2278293015                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    2692912270                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   1425137910                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.889580                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.740720                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    741349253     52.02%     52.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    176976825     12.42%     64.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    139715193      9.80%     74.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     41420865      2.91%     77.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     88398131      6.20%     83.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     21428097      1.50%     84.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     24849384      1.74%     86.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     25588145      1.80%     88.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    165412017     11.61%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   1425137910                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     38700656                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       2429639193                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            540779100                       # Number of loads committed
system.switch_cpus2.commit.membars           25745941                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   1618280619     60.09%     60.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult     95270067      3.54%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc       160912      0.01%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    540779100     20.08%     83.72% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    438421572     16.28%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   2692912270                       # Class of committed instruction
system.switch_cpus2.commit.refs             979200672                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts         86491615                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         2278293015                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           2692912270                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.626353                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.626353                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles    876093962                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred          286                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    185070951                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    2713192962                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       135818995                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        328082338                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles        523843                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts          726                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles     86496125                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          460554829                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        269642088                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           1156498925                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes        89526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            2304215465                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles           57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        1048066                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.322740                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    269992207                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    234916655                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.614709                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   1427015265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.907834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.966617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       903998403     63.35%     63.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        74181682      5.20%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        41801366      2.93%     71.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        45736380      3.21%     74.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        46198683      3.24%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        37850244      2.65%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        69215074      4.85%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        26089149      1.83%     87.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       181944284     12.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   1427015265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                    574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       654804                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       455163919                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.928228                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1033751596                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         439357967                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        1358784                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    543242851                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     23251994                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        11996                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    440584167                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   2705883411                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    594393629                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       647013                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   2751611367                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         44711                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     10919115                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        523843                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     10963640                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     91949603                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         3453                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        49347                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     52462159                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2463722                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      2162583                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        49347                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       171846                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       482958                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       2580379182                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           2698542164                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.582405                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       1502825804                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.891039                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            2698745717                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      3367199934                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     1918086022                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.596544                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.596544                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   1622679227     58.96%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     95305354      3.46%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            4      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       160915      0.01%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    594575974     21.60%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    439536909     15.97%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    2752258383                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           63647635                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.023126                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        8080800     12.70%     12.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult       5159218      8.11%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     20.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      23419165     36.80%     57.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     26988452     42.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    2675412265                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   6726964888                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   2611978674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   2631986189                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        2682631416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       2752258383                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     23251995                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     12971058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        14643                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        80551                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     11694974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1427015265                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.928682                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.247146                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    585582149     41.04%     41.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    237772418     16.66%     57.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    132505295      9.29%     66.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    111795292      7.83%     74.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    115000123      8.06%     82.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5    104196082      7.30%     90.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     73936334      5.18%     95.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     40329983      2.83%     98.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     25897589      1.81%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1427015265                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.928681                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     140493753                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads    268229418                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses     86563490                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes     86917590                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     43779193                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     33792565                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    543242851                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    440584167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     3304507687                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      92685616                       # number of misc regfile writes
system.switch_cpus2.numCycles              1427015839                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles       28290945                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   2723672607                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents      66332062                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       170622777                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents      56478000                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents          562                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   4361211319                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    2709838845                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   2741939997                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        377514574                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents     112931198                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles        523843                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    276706137                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps        18267296                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   3327573931                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles    573356983                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     28481892                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        480456235                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     23252001                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups     57831531                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          3965610471                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         5413647901                       # The number of ROB writes
system.switch_cpus2.timesIdled                      7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads        57736016                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes       28908113                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15312525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     30625054                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                111                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          171                       # Transaction distribution
system.membus.trans_dist::CleanEvict               34                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           111                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port          227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port          200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        19200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        16896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        36096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   36096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               111                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     111    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 111                       # Request fanout histogram
system.membus.reqLayer0.occupancy              954311                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              846056                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1042267                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 1534608869898                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              7552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        11648                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          11648                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                 59                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks           91                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                91                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data          860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         4302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data          215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data          430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                12691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         4302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           11185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks         19574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               19574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks         19574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data          860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         4302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data          215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data          430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total               32265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.010708373158                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             153097                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               143                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                         59                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                        91                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      118                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               11                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               14                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               6                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     30.85                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                     3952674                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                    590000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat                6165174                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    33497.24                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               52247.24                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                      71                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     73                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                60.17                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               40.11                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  118                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 182                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                     37                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     37                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          125                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   137.728000                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   131.228278                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    59.759380                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127            6      4.80%      4.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191          110     88.00%     92.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255            1      0.80%     93.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319            6      4.80%     98.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            1      0.80%     99.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            1      0.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          125                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     13.500000                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    12.320281                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     6.117889                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6                1     12.50%     12.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8                1     12.50%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10               1     12.50%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12               2     25.00%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16               1     12.50%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20               1     12.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24               1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            8                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.875000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.775915                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     2.100170                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1     12.50%     12.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               4     50.00%     62.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1     12.50%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               2     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            8                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                  7552                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                   9664                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                   7552                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               11648                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                   8250919626                       # Total gap between requests
system.mem_ctrls0.avgGap                  55006130.84                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data          512                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         1792                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data          256                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks         9664                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3871.841997203724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 860.409332711939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 4302.046663559693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 215.102333177985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 3011.432664491786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 430.204666355969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 16240.226154937844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           28                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          182                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      1431842                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data       344522                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2235528                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      1931644                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data       151638                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 153260328875                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     39773.39                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     43065.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     55888.20                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     68987.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     37909.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 842089719.09                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy              399840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy              212520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy             357000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy            354960                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    46973862000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy      8604570090                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    221259226560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      276838982970                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.224306                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 575144955238                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  19870500000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT     50149625                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy              492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy              261855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy             485520                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            433260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    46973862000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy      8596720050                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    221265844320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      276838099665                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.222821                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 575162198813                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  19870500000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT     32906050                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total              6656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        10240                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          10240                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                 52                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks           80                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                80                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         3442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data          860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         2796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data          430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         3227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data          430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                11185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         3442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         2796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         3227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            9465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks         17208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               17208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks         17208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         3442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data          860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         2796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data          430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         3227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data          430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total               28394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.016480181076                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             153068                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               131                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                         52                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                        80                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               18                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               14                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               20                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               6                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     22.26                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                     3149266                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                    520000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat                5099266                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    30281.40                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               49031.40                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                      64                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                     66                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                61.54                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               41.25                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  104                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 160                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                     37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     39                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          112                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   138.285714                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   129.730540                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    61.682627                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127           10      8.93%      8.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           92     82.14%     91.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319            7      6.25%     97.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            2      1.79%     99.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            1      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          112                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     14.285714                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    13.619684                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.680252                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8                1     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10               1     14.29%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14               3     42.86%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18               1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22               1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            7                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     19.714286                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    19.508975                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     3.199702                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               1     14.29%     14.29% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18               2     28.57%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1     14.29%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1     14.29%     71.43% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1     14.29%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               1     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            7                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                  6656                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                   8832                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                   6656                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               10240                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                  25583434554                       # Total gap between requests
system.mem_ctrls1.avgGap                 193813898.14                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data          512                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks         8832                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 3441.637330847755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 860.409332711939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 2796.330331313801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 430.204666355969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 3226.534997669770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 430.204666355969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 14842.060989280943                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          160                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1210782                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data       307500                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1090742                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data       195000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      2067040                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data       228202                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 211512569058                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     37836.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     38437.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     41951.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     48750.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     68901.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     57050.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 1321953556.61                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy              335580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy              178365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy             271320                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy            313200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    46973862000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy      8600390280                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    221262727200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      276838077945                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.222785                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 575154136668                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  19870500000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT     40968195                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy              464100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy              246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy             471240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            407160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    46973862000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy      8596336440                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    221266165920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      276837953535                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.222576                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 575163028321                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  19870500000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT     32076542                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   939543265035                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  595065604863                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1923926708                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    269642040                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2193568748                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1923926708                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    269642040                       # number of overall hits
system.cpu2.icache.overall_hits::total     2193568748                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          785                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           46                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           831                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          785                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           46                       # number of overall misses
system.cpu2.icache.overall_misses::total          831                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      4885989                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4885989                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      4885989                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4885989                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   1923927493                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    269642086                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2193569579                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1923927493                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    269642086                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2193569579                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 106217.152174                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5879.649819                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 106217.152174                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5879.649819                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          662                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   110.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          191                       # number of writebacks
system.cpu2.icache.writebacks::total              191                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           30                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      3604131                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3604131                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      3604131                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3604131                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 120137.700000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 120137.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 120137.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 120137.700000                       # average overall mshr miss latency
system.cpu2.icache.replacements                   191                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1923926708                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    269642040                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2193568748                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          785                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           46                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          831                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      4885989                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4885989                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1923927493                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    269642086                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2193569579                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 106217.152174                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5879.649819                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      3604131                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3604131                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 120137.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 120137.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.132030                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2193569563                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              815                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2691496.396319                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   611.545814                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    11.586217                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.980041                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.018568                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998609                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      85549214396                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     85549214396                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    745093796                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    816924222                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1562018018                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    745093796                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    816924222                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1562018018                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      7043776                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     28173689                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      35217465                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      7043776                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     28173689                       # number of overall misses
system.cpu2.dcache.overall_misses::total     35217465                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 336070485225                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 336070485225                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 336070485225                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 336070485225                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    752137572                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    845097911                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1597235483                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    752137572                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    845097911                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1597235483                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.009365                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.033338                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022049                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.009365                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.033338                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022049                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 11928.522574                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9542.722204                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 11928.522574                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9542.722204                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     11296617                       # number of writebacks
system.cpu2.dcache.writebacks::total         11296617                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     23084065                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     23084065                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     23084065                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     23084065                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      5089624                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      5089624                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      5089624                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      5089624                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  52221150609                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  52221150609                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  52221150609                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  52221150609                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.006023                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003187                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.006023                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003187                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10260.316009                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10260.316009                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10260.316009                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10260.316009                       # average overall mshr miss latency
system.cpu2.dcache.replacements              12133225                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    401847633                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    401674138                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      803521771                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3509879                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     28173609                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     31683488                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 336069615780                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 336069615780                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    405357512                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    429847747                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    835205259                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.008659                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.065543                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037935                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 11928.525585                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 10607.090223                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     23084025                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     23084025                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      5089584                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      5089584                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  52220748621                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52220748621                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.011840                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006094                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 10260.317665                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10260.317665                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    343246163                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    415250084                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     758496247                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      3533897                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           80                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3533977                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       869445                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       869445                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    346780060                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    415250164                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    762030224                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.010191                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004638                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 10868.062500                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     0.246025                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       401988                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       401988                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 10049.700000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10049.700000                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     17868063                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     23171378                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     41039441                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           42                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data           78                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data       926991                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       926991                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     17868105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     23171456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     41039561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 11884.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7724.925000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data           38                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data           40                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data       433680                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       433680                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data        10842                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10842                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     17868105                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     23171404                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     41039509                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     17868105                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     23171404                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     41039509                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999106                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1656230449                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         12133481                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           136.500848                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   179.998718                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data    76.000389                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703120                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.296877                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      53750199177                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     53750199177                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   939543265035                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  595065604863                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1936812903                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    242031389                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2178844292                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1936812903                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    242031389                       # number of overall hits
system.cpu0.icache.overall_hits::total     2178844292                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          811                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           863                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          811                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total          863                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      4277169                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4277169                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      4277169                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4277169                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1936813714                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    242031441                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2178845155                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1936813714                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    242031441                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2178845155                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 82253.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  4956.163384                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 82253.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  4956.163384                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          395                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.375000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          221                       # number of writebacks
system.cpu0.icache.writebacks::total              221                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      3154605                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3154605                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      3154605                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3154605                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 92782.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92782.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 92782.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92782.500000                       # average overall mshr miss latency
system.cpu0.icache.replacements                   221                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1936812903                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    242031389                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2178844292                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          811                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          863                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      4277169                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4277169                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1936813714                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    242031441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2178845155                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 82253.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  4956.163384                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      3154605                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3154605                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 92782.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92782.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.630191                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2178845137                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              845                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2578514.955030                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   610.476427                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    13.153765                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.978328                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.021080                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999407                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      84974961890                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     84974961890                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    789628098                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    796880441                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1586508539                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    789628098                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    796880441                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1586508539                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8843303                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     13697068                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22540371                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8843303                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     13697068                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22540371                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 128416025700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 128416025700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 128416025700                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 128416025700                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    798471401                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    810577509                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1609048910                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    798471401                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    810577509                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1609048910                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.011075                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.016898                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014009                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.011075                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.016898                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014009                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  9375.439014                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5697.156702                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  9375.439014                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5697.156702                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     13434387                       # number of writebacks
system.cpu0.dcache.writebacks::total         13434387                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      7703634                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7703634                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      7703634                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7703634                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      5993434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5993434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      5993434                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5993434                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  60407050344                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60407050344                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  60407050344                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60407050344                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.007394                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003725                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.007394                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003725                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10078.871369                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10078.871369                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10078.871369                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10078.871369                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14838020                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    411733477                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    406677569                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      818411046                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4866752                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     13696254                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18563006                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 128406483906                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 128406483906                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    416600229                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    420373823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    836974052                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.011682                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.032581                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022179                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  9375.299546                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  6917.332457                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      7702964                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7702964                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      5993290                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5993290                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  60405539970                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  60405539970                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.014257                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007161                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10078.861522                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10078.861522                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    377894621                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    390202872                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     768097493                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3976551                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data          814                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3977365                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      9541794                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9541794                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    381871172                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    390203686                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    772074858                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.010413                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005152                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 11722.105651                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     2.399024                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          670                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          670                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data          144                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      1510374                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1510374                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 10488.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10488.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     23258720                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     27922374                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     51181094                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1443                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1539                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1164681                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1164681                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     23260163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     27922470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     51182633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000062                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000030                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 12132.093750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   756.777778                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           96                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           96                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1084617                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1084617                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 11298.093750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11298.093750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     23260163                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     27922404                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     51182567                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     23260163                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     27922404                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     51182567                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999114                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1703710476                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14838276                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           114.818627                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   176.896819                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data    79.102296                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.691003                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.308993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      54780089796                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     54780089796                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   939543265035                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  595065604863                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2002099691                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    172140765                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2174240456                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2002099691                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    172140765                       # number of overall hits
system.cpu1.icache.overall_hits::total     2174240456                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          793                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           842                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          793                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total          842                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      4749213                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4749213                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      4749213                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4749213                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2002100484                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    172140814                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2174241298                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2002100484                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    172140814                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2174241298                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 96922.714286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5640.395487                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 96922.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5640.395487                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          563                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    93.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          202                       # number of writebacks
system.cpu1.icache.writebacks::total              202                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           33                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      3449841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3449841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      3449841                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3449841                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 104540.636364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 104540.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 104540.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 104540.636364                       # average overall mshr miss latency
system.cpu1.icache.replacements                   202                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2002099691                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    172140765                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2174240456                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          793                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          842                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      4749213                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4749213                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2002100484                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    172140814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2174241298                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 96922.714286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5640.395487                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      3449841                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3449841                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 104540.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 104540.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.744201                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2174241282                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              826                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2632253.368039                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   611.062008                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    12.682193                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.979266                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.020324                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999590                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      84795411448                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     84795411448                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    721698507                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    649815707                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1371514214                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    721698507                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    649815707                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1371514214                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7526808                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     13795491                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      21322299                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7526808                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     13795491                       # number of overall misses
system.cpu1.dcache.overall_misses::total     21322299                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 142078735464                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 142078735464                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 142078735464                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 142078735464                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    729225315                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    663611198                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1392836513                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    729225315                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    663611198                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1392836513                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010322                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.020789                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015309                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010322                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.020789                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.015309                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 10298.925603                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  6663.387258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 10298.925603                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6663.387258                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1158712                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets         182242                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets     6.358095                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7978783                       # number of writebacks
system.cpu1.dcache.writebacks::total          7978783                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      9566288                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9566288                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      9566288                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9566288                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      4229203                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4229203                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      4229203                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4229203                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  42469633131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  42469633131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  42469633131                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  42469633131                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.006373                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003036                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.006373                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003036                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 10041.994468                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10041.994468                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 10041.994468                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10041.994468                       # average overall mshr miss latency
system.cpu1.dcache.replacements              11755835                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    442209166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    404129255                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      846338421                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3811774                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     13606553                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17418327                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 139783680054                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 139783680054                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    446020940                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    417735808                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    863756748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.008546                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.032572                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020166                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10273.261718                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  8025.092195                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      9377452                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      9377452                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      4229101                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      4229101                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  42468610647                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42468610647                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004896                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10041.994894                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10041.994894                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    279489341                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    245686452                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     525175793                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3715034                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       188938                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3903972                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2295055410                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2295055410                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    283204375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    245875390                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    529079765                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.013118                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000768                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007379                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12147.135092                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total   587.877016                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       188836                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       188836                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      1022484                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1022484                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 10024.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10024.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     20101442                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     20250138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     40351580                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           68                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          114                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       783543                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       783543                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     20101488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     20250206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     40351694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11522.691176                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  6873.184211                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data           34                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           34                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           34                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       341523                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       341523                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10044.794118                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10044.794118                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     20101488                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     20250161                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     40351649                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     20101488                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     20250161                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     40351649                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999104                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1463973534                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         11756091                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           124.528939                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   176.121793                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data    79.877311                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.687976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.312021                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      47165031483                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     47165031483                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      5993522                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      4229234                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      5089660                       # number of demand (read+write) hits
system.l2.demand_hits::total                 15312417                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      5993522                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      4229234                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      5089660                       # number of overall hits
system.l2.overall_hits::total                15312417                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::total                    111                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           29                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            4                       # number of overall misses
system.l2.overall_misses::total                   111                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      3109986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data       732252                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      3407307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data       303576                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      3554091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       416166                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         11523378                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      3109986                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data       732252                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      3407307                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data       303576                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      3554091                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       416166                       # number of overall miss cycles
system.l2.overall_miss_latency::total        11523378                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      5993530                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      4229237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      5089664                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15312528                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      5993530                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      4229237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      5089664                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15312528                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000007                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000007                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 91470.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 91531.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 103251.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data       101192                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 122554.862069                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 104041.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103814.216216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 91470.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 91531.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 103251.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data       101192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 122554.862069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 104041.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103814.216216                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 171                       # number of writebacks
system.l2.writebacks::total                       171                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               111                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              111                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      2819838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data       663492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3125087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data       277616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      3306582                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       381777                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     10574392                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      2819838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data       663492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3125087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data       277616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      3306582                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       381777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     10574392                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000007                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000007                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 82936.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 82936.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 94699.606061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 92538.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 114020.068966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 95444.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95264.792793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 82936.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 82936.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 94699.606061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 92538.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 114020.068966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 95444.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95264.792793                       # average overall mshr miss latency
system.l2.replacements                            206                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12078183                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12078183                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12078183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12078183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           95                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               95                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           95                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           95                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data          144                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data       188802                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data           40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                188986                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus0.data          144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       188802                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            188986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus2.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               96                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      3109986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      3407307                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      3554091                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10071384                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             97                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.966667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 91470.176471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 103251.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 122554.862069                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104910.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           96                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      2819838                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3125087                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      3306582                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9251507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.966667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 82936.411765                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 94699.606061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 114020.068966                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96369.864583                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      5993378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      4040432                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      5089620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15123430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data       732252                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data       303576                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       416166                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      1451994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      5993386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      4040435                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      5089624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15123445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 91531.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data       101192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 104041.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96799.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data            8                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           15                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data       663492                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data       277616                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       381777                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1322885                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 82936.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 92538.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 95444.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88192.333333                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    53665086                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32974                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1627.496998                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      98.512544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst               2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    29601.005456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            1619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data            1337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    33.922115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data     7.994875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    32.705984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data     2.986130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst    28.879592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     3.993304                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.903351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.049408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.040802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 490000462                       # Number of tag accesses
system.l2.tags.data_accesses                490000462                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 1534608869898                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1534608869898                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1534608869898                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15123541                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12078354                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           96                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3234282                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           188986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          188986                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            97                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15123445                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     17980590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     12687711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           89                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     15268990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              45937581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1441200512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    824678144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         7552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1240119808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3506023168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             206                       # Total snoops (count)
system.tol2bus.snoopTraffic                     21888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15312734                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000002                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001575                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15312696    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     38      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15312734                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        32917216890                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             62550                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12501306427                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             71306                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        8822321220                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             68805                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       10612841732                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
