5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd task2.vcd -o task2.cdd -v task2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" task2.v 1 32 1
2 1 5 8000c 1 3d 121002 0 0 1 2 2 $u0
1 a 3 830004 1 0 0 0 1 33 2
4 1 0 0
3 1 main.$u0 "main.$u0" task2.v 0 9 1
2 2 6 10011 1 3b 131002 0 0 1 2 2 delay_for_awhile
2 3 7 50008 1 0 20004 0 0 1 36 0
2 4 7 10001 0 1 400 0 0 a
2 5 7 10008 1 37 6 3 4
2 6 8 20003 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 7 8 10003 2 2c 22000a 6 0 32 2 aa aa aa aa aa aa aa aa
4 7 0 0
4 5 7 7
4 2 5 0
3 1 main.$u1 "main.$u1" task2.v 0 18 1
3 3 main.delay_for_awhile "main.delay_for_awhile" task2.v 20 30 1
2 8 24 4 1 3d 131002 0 0 1 2 2 $u2
1 b 22 830004 1 0 0 0 1 33 102
4 8 0 0
3 1 main.delay_for_awhile.$u2 "main.delay_for_awhile.$u2" task2.v 0 28 1
2 9 25 60009 1 0 20004 0 0 1 36 0
2 10 25 20002 0 1 400 0 0 b
2 11 25 20009 1 37 11006 9 10
2 12 26 30004 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 13 26 20004 2 2c 22000a 12 0 32 2 aa aa aa aa aa aa aa aa
2 14 27 60009 1 0 20008 0 0 1 36 1
2 15 27 20002 0 1 400 0 0 b
2 16 27 20009 1 37 a 14 15
4 16 0 0
4 13 16 0
4 11 13 13
