-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.18
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

architecture rtl of test is

  signal data2 : array_of_array_type ( 3 downto 0 ) ( 2 downto 0 );
  component a
    port (
          data1 : in twod_array_type ( 3 downto 0 , 1 downto 0 );
          data2 : in array_of_array_type ( 3 downto 0 ) ( 2 downto 0 )
         );
  end component;

  component b
    port (
          data2 : out array_of_array_type ( 3 downto 0 ) ( 2 downto 0 )
         );
  end component;


begin
  a_1 : a
    port map (
      data1 => data1,
      data2 => data2);
  b_1 : b
    port map (
      data2 => data2);

end rtl;
