module memory(

input clk,wr_en, 
input wr_addr, 
input [11:0] wr_data,

input [10:0] rd_adr,

output [11:0] data_out
);


reg [11:0] mem [0:1023] ;


/// 1 1 1  1 1 1 1  1 1 
// 1
// 1
// 1

always @(posedge clk) begin

	if( wr_en == 1'b1) begin
		mem[wr_addr] <= wr_data;  // wr_addr 0 - 3 
	end
end

assign data_out = mem[rd_adr];


endmodule
