#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 23 18:06:05 2022
# Process ID: 13632
# Current directory: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12808 C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.xpr
# Log file: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/vivado.log
# Journal file: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/prednasky a cviceni 4/DE1/github/digital-electronics-1/labs/Project/morse_code_decoder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.500 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1295.824 ; gain = 54.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1295.824 ; gain = 54.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1295.824 ; gain = 54.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1295.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1528.285 ; gain = 286.785
23 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1528.285 ; gain = 286.785
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1591.875 ; gain = 53.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1626.184 ; gain = 87.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1650.074 ; gain = 111.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1650.074 ; gain = 111.293
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1660.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.059 ; gain = 121.277
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1660.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1660.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1670.840 ; gain = 10.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1670.840 ; gain = 10.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1683.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.312 ; gain = 23.254
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_time'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst_7bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register_7bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 23 18:48:37 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 23 18:48:37 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/uut_top/decod/dcd_o was not found in the design.
WARNING: Simulation object /tb_top/uut_top/decod/cnt_i was not found in the design.
WARNING: Simulation object /tb_top/uut_top/decod/char_o was not found in the design.
WARNING: Simulation object /tb_top/uut_top/shift_register/q was not found in the design.
WARNING: Simulation object /tb_top/uut_top/shift_register_7bit/s_q_0 was not found in the design.
WARNING: Simulation object /tb_top/uut_top/shift_register_7bit/s_q_1 was not found in the design.
WARNING: Simulation object /tb_top/uut_top/shift_register_7bit/s_q_2 was not found in the design.
WARNING: Simulation object /tb_top/uut_top/shift_register_7bit/s_q_3 was not found in the design.
WARNING: Simulation object /tb_top/uut_top/shift_register_7bit/s_q_4 was not found in the design.
WARNING: Simulation object /tb_top/uut_top/shift_register_7bit/shift was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 6800 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1714.207 ; gain = 30.160
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1728.406 ; gain = 10.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.305 ; gain = 34.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.305 ; gain = 34.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1763.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1763.895 ; gain = 45.672
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1763.895 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal dc_2bit_o is not declared [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:152]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1763.895 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1763.895 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1770.566 ; gain = 6.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
ERROR: [Synth 8-549] port width mismatch for port 'dc_4bit_o': port width = 4, actual width = 2 [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:152]
ERROR: [Synth 8-285] failed synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1770.566 ; gain = 6.672
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1770.566 ; gain = 6.672
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1772.699 ; gain = 2.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.699 ; gain = 2.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.609 ; gain = 6.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.609 ; gain = 6.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1788.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1788.016 ; gain = 17.449
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1788.016 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 6600 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1788.016 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 6600 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1788.016 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 6600 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 6600 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 6600 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 6600 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal ed_i is not declared [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:94]
ERROR: [Synth 8-2029] formal btnc has no actual or default value [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:89]
INFO: [Synth 8-994] btnc is declared here [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:36]
ERROR: [Synth 8-2032] formal ed_i is not declared [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:104]
ERROR: [Synth 8-2029] formal btnc has no actual or default value [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:99]
INFO: [Synth 8-994] btnc is declared here [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:36]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:24]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 6600 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 6600 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 6600 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 6600 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst_7bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register_7bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 6600 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 6600 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 7300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2884.086 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2029] formal ed_fall has no actual or default value [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:109]
INFO: [Synth 8-994] ed_fall is declared here [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:18]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2884.086 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register_7bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 7300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
set_property -name {xsim.simulate.runtime} -value {15ms} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\shift_register.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\shift_register_7bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\display_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\hex_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\shift_register.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\shift_register_7bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\display_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\hex_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\shift_register.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\shift_register_7bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\display_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\hex_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\shift_register.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\shift_register_7bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\display_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\hex_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\shift_register.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\shift_register_7bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\display_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\project_1.srcs\sources_1\new\hex_7seg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 7300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2884.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15ms
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 7300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 7300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 9300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 9300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 9300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 9300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_time'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 9300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 9300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 9300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_time'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 9300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 9300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 9300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 10 ms  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 10 ms  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:25]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 10 ms  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 10 ms  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 10 ms  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 10 ms  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 11 ms  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 10300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 9300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 9300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 9300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:54]
WARNING: [Synth 8-614] signal 'ovfl_rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:54]
WARNING: [Synth 8-614] signal 'btnc_i' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:54]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
add_bp {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd} 50
remove_bps -file {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd} -line 50
add_bp {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd} 51
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd" Line 51
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2884.086 ; gain = 0.000
add_bp {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd} 52
remove_bps -file {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd} -line 52
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd" Line 49
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd" Line 51
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd" Line 56
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd" Line 61
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd" Line 62
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd" Line 42
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd" Line 44
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd" Line 48
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd" Line 51
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd" Line 62
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd" Line 61
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd" Line 62
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd" Line 66
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd" Line 77
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd" Line 78
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" Line 162
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" Line 163
step
Stopped at time : 5 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" Line 164
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" Line 36
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" Line 37
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd" Line 49
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd" Line 42
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd" Line 46
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd" Line 51
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd" Line 51
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd" Line 56
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd" Line 59
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd" Line 56
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd" Line 59
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd" Line 56
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd" Line 59
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd" Line 56
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd" Line 59
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd" Line 56
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd" Line 59
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd" Line 34
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd" Line 37
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd" Line 34
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd" Line 37
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd" Line 34
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd" Line 37
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd" Line 34
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd" Line 37
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd" Line 34
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd" Line 37
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd" Line 44
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd" Line 49
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd" Line 42
step
Stopped at time : 10 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd" Line 61
remove_bps -file {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd} -line 51
add_bp {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd} 52
remove_bps -file {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd} -line 52
add_bp {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd} 70
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Stopped at time : 7400045 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd" Line 70
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2884.086 ; gain = 0.000
step
Stopped at time : 7400045 ns : File "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd" Line 76
remove_bps -file {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd} -line 70
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
WARNING: [Synth 8-2897] clock signal used as data [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:60]
ERROR: [Synth 8-27] nested clocked statements not supported [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:61]
ERROR: [Synth 8-285] failed synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
ERROR: [Synth 8-285] failed synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
ERROR: [Synth 8-285] failed synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register_7bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-638] synthesizing module 'display_control' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/display_control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2884.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=30000)\]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [counter_time_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_7bit [d_ff_rst_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_7bit [shift_register_7bit_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_7seg [bin_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_time [\counter_time(g_cnt_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_s  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8300 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/project_1.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.086 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 23 23:26:39 2022...
