<?xml version='1.0'?>
<island simulinkPath='ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch' topLevelEntity='ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_valid_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_1_valid_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='valid' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_ch_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_2_ch_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='ch' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_real_data_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_real_data_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='data' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_3_imag_data_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_imag_data_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='data' highLevelIndex='3' vector='0' complex='1'/>
    <port name='in_4_FFTSize_tpl' clock='clk' reset='areset' width='4' dir='in' role='data' qsys_role='data_in_4_FFTSize_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='FFTSize' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_5_NSubCarr_tpl' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_5_NSubCarr_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='NSubCarr' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_6_cplen_tpl' clock='clk' reset='areset' width='11' dir='in' role='data' qsys_role='data_in_6_cplen_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='cplen' highLevelIndex='6' vector='0' complex='0'/>
    <port name='in_7_DC_SC_EN1_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_7_DC_SC_EN1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='DC_SC_EN1' highLevelIndex='7' vector='0' complex='0'/>
    <port name='in_8_iftgain_real_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_8_iftgain_real_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='iftgain_real' highLevelIndex='8' vector='0' complex='0'/>
    <port name='in_9_ifftgain_imag_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_9_ifftgain_imag_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='ifftgain_imag' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_10_ifftshift_tpl' clock='clk' reset='areset' width='4' dir='in' role='data' qsys_role='data_in_10_ifftshift_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='ifftshift' highLevelIndex='10' vector='0' complex='0'/>
    <port name='in_11_ifft_mux_const_data_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_11_ifft_mux_const_data_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='ifft_mux_const_data' highLevelIndex='11' vector='0' complex='0'/>
    <port name='in_12_muxsel_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_12_muxsel_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='muxsel' highLevelIndex='12' vector='0' complex='0'/>
    <port name='in_13_time_in_tpl' clock='clk' reset='areset' width='64' dir='in' role='data' qsys_role='data_in_13_time_in_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='time_in' highLevelIndex='13' vector='0' complex='0'/>
    <port name='out_1_qvalid_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_1_qvalid_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='qvalid' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_qchannel_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_2_qchannel_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='qchannel' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_real_qdata_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_real_qdata_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='qdata' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_3_imag_qdata_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_imag_qdata_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='qdata' highLevelIndex='3' vector='0' complex='1'/>
    <port name='out_4_qfftsize_tpl' clock='clk' reset='areset' width='4' dir='out' role='data' qsys_role='data_out_4_qfftsize_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='qfftsize' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_5_q_nprb_tpl' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_out_5_q_nprb_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='q_nprb' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_6_qcplen_tpl' clock='clk' reset='areset' width='11' dir='out' role='data' qsys_role='data_out_6_qcplen_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='qcplen' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_7_q_dc_sc_en_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_7_q_dc_sc_en_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='q_dc_sc_en' highLevelIndex='7' vector='0' complex='0'/>
    <port name='out_8_qfft_gain_real_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_8_qfft_gain_real_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='qfft_gain_real' highLevelIndex='8' vector='0' complex='0'/>
    <port name='out_9_qf_ift_gain_imag_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_9_qf_ift_gain_imag_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='qf_ift_gain_imag' highLevelIndex='9' vector='0' complex='0'/>
    <port name='out_10_q_ifftshift_tpl' clock='clk' reset='areset' width='4' dir='out' role='data' qsys_role='data_out_10_q_ifftshift_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='q_ifftshift' highLevelIndex='10' vector='0' complex='0'/>
    <port name='out_11_q_ifft_mux_const_data_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_11_q_ifft_mux_const_data_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='q_ifft_mux_const_data' highLevelIndex='11' vector='0' complex='0'/>
    <port name='out_12_q_muxsel_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_12_q_muxsel_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='q_muxsel' highLevelIndex='12' vector='0' complex='0'/>
    <port name='out_13_time_out_tpl' clock='clk' reset='areset' width='64' dir='out' role='data' qsys_role='data_out_13_time_out_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='time_out' highLevelIndex='13' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
