#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Aug 31 18:46:09 2025
# Process ID         : 30192
# Current directory  : D:/cpu_project/Nexys_board_test/Nexys_board_test.runs/synth_1
# Command line       : vivado.exe -log main_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_top.tcl
# Log file           : D:/cpu_project/Nexys_board_test/Nexys_board_test.runs/synth_1/main_top.vds
# Journal file       : D:/cpu_project/Nexys_board_test/Nexys_board_test.runs/synth_1\vivado.jou
# Running On         : DESKTOP-R1E8R09
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 5500U with Radeon Graphics         
# CPU Frequency      : 2096 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 15915 MB
# Swap memory        : 17001 MB
# Total Virtual      : 32916 MB
# Available Virtual  : 4757 MB
#-----------------------------------------------------------
source main_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/utils_1/imports/synth_1/switch.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/utils_1/imports/synth_1/switch.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15320
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1087.098 ; gain = 468.523
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'Alt_B' is used before its declaration [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/alu.v:15]
INFO: [Synth 8-11241] undeclared symbol 'ALUAsrc', assumed default net type 'wire' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:88]
INFO: [Synth 8-11241] undeclared symbol 'ALUBsrc', assumed default net type 'wire' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:90]
WARNING: [Synth 8-8895] 'ALUBsrc' is already implicitly declared on line 90 [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:95]
WARNING: [Synth 8-8895] 'ALUAsrc' is already implicitly declared on line 88 [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:98]
INFO: [Synth 8-11241] undeclared symbol 'PCAsrc', assumed default net type 'wire' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:118]
INFO: [Synth 8-11241] undeclared symbol 'PCBsrc', assumed default net type 'wire' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:119]
INFO: [Synth 8-11241] undeclared symbol 'pc_add', assumed default net type 'wire' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:120]
WARNING: [Synth 8-8895] 'PCAsrc' is already implicitly declared on line 118 [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:133]
WARNING: [Synth 8-8895] 'PCBsrc' is already implicitly declared on line 119 [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:133]
WARNING: [Synth 8-6901] identifier 'ExtOp' is used before its declaration [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:67]
INFO: [Synth 8-11241] undeclared symbol 'add', assumed default net type 'wire' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:33]
WARNING: [Synth 8-8895] 'add' is already implicitly declared on line 33 [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:36]
INFO: [Synth 8-11241] undeclared symbol 'instr_enable', assumed default net type 'wire' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:55]
INFO: [Synth 8-11241] undeclared symbol 'instr1', assumed default net type 'wire' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:96]
INFO: [Synth 8-11241] undeclared symbol 'instr2', assumed default net type 'wire' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:97]
INFO: [Synth 8-11241] undeclared symbol 'instr3', assumed default net type 'wire' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:98]
INFO: [Synth 8-11241] undeclared symbol 'instr4', assumed default net type 'wire' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:99]
WARNING: [Synth 8-8895] 'instr1' is already implicitly declared on line 96 [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:101]
WARNING: [Synth 8-8895] 'instr2' is already implicitly declared on line 97 [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:101]
WARNING: [Synth 8-8895] 'instr3' is already implicitly declared on line 98 [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:101]
WARNING: [Synth 8-8895] 'instr4' is already implicitly declared on line 99 [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:101]
WARNING: [Synth 8-6901] identifier 'instr1' is used before its declaration [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:29]
WARNING: [Synth 8-6901] identifier 'instr2' is used before its declaration [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:29]
WARNING: [Synth 8-6901] identifier 'instr3' is used before its declaration [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:29]
WARNING: [Synth 8-6901] identifier 'instr4' is used before its declaration [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:29]
INFO: [Synth 8-6157] synthesizing module 'main_top' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:2]
INFO: [Synth 8-6157] synthesizing module 'HEXtoSevenSegment' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/HEXtoSevenSegment.v:29]
INFO: [Synth 8-226] default block is never used [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/HEXtoSevenSegment.v:53]
INFO: [Synth 8-226] default block is never used [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/HEXtoSevenSegment.v:70]
INFO: [Synth 8-6155] done synthesizing module 'HEXtoSevenSegment' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/HEXtoSevenSegment.v:29]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/fsm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:9]
	Parameter program bound to: rv32ui-p-add.mem - type: string 
	Parameter memory bound to: data.mem - type: string 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/program_counter.v:3]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/program_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'command_decode' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:2]
	Parameter OP_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'command_decode' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'Mux2to1' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:188]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux2to1' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:188]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:208]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:208]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/control_unit.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/control_unit.v:80]
INFO: [Synth 8-155] case statement is not full and has no default [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/control_unit.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/control_unit.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/control_unit.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/control_unit.v:34]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:141]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:141]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/alu.v:4]
INFO: [Synth 8-6157] synthesizing module 'Alu_Adder' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:122]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Alu_Adder' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:122]
INFO: [Synth 8-6157] synthesizing module 'barrelshifterright' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:165]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'barrelshifterright' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:165]
INFO: [Synth 8-6157] synthesizing module 'barrelshifterleft' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:152]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'barrelshifterleft' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:152]
INFO: [Synth 8-6157] synthesizing module 'logical_barrelshifterright' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:176]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'logical_barrelshifterright' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:176]
INFO: [Synth 8-6157] synthesizing module 'MagComp' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:236]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MagComp' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:236]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/alu.v:4]
INFO: [Synth 8-6157] synthesizing module 'bra_cond' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:32]
INFO: [Synth 8-6155] done synthesizing module 'bra_cond' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/library.v:32]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:9]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [d:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_1.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2000 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2000 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2000 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2000 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3396 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at 'd:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_4/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [d:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (0#1) [d:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:70]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (11) of module 'blk_mem_gen_1' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:96]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_2' [d:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_2.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_2.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2000 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2000 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2000 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2000 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3396 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at 'd:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_4/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [d:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_2' (0#1) [d:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:70]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (11) of module 'blk_mem_gen_2' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:97]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_3' [d:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_3.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_3.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2000 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2000 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2000 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2000 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3396 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at 'd:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_4/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [d:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_3' (0#1) [d:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:70]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (11) of module 'blk_mem_gen_3' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:98]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_4' [d:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_4.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_4.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2000 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2000 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2000 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2000 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3396 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at 'd:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_4/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [d:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_4' (0#1) [d:/cpu_project/Nexys_board_test/Nexys_board_test.gen/sources_1/ip/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:70]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (11) of module 'blk_mem_gen_4' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:99]
INFO: [Synth 8-6157] synthesizing module 'Register_file' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/Register_file.v:2]
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register_file' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/Register_file.v:2]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/data_mem.v:1]
	Parameter mem_init bound to: data.mem - type: string 
	Parameter WORDS bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/data_mem.v:33]
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/data_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'main_top' (0#1) [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:2]
WARNING: [Synth 8-3848] Net LED in module/entity main_top does not have driver. [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:7]
WARNING: [Synth 8-3848] Net instr_in4 in module/entity main_top does not have driver. [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:93]
WARNING: [Synth 8-3848] Net instr_in3 in module/entity main_top does not have driver. [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:93]
WARNING: [Synth 8-3848] Net instr_in2 in module/entity main_top does not have driver. [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:93]
WARNING: [Synth 8-3848] Net instr_in1 in module/entity main_top does not have driver. [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:93]
WARNING: [Synth 8-3848] Net data1 in module/entity main_top does not have driver. [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:39]
WARNING: [Synth 8-3848] Net data2 in module/entity main_top does not have driver. [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:39]
WARNING: [Synth 8-3848] Net data3 in module/entity main_top does not have driver. [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:39]
WARNING: [Synth 8-3848] Net data4 in module/entity main_top does not have driver. [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/main.v:39]
WARNING: [Synth 8-7129] Port addr[31] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstram_b in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstreg_b in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTA[0] in module blk_mem_gen_generic_cstr__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB[0] in module blk_mem_gen_generic_cstr__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_generic_cstr__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_generic_cstr__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTA in module blk_mem_input_block is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1774.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/constrs_1/imports/cpu_project/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/constrs_1/imports/cpu_project/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/constrs_1/imports/cpu_project/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/cpu_project/Nexys_board_test/Nexys_board_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/cpu_project/Nexys_board_test/Nexys_board_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1774.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1774.352 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for instr_ram4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for instr_ram3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for instr_ram2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for instr_ram1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Alt_B_reg' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/alu.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ext_imm_reg' [D:/cpu_project/Nexys_board_test/Nexys_board_test.srcs/sources_1/imports/Nexys_A7_interface/cpu_top.v:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   20 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              352 Bit	(11 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	  10 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design main_top has port DP driven by constant 1
WARNING: [Synth 8-3332] Sequential element (launch/ALU/Alt_B_reg[0]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[31]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[30]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[29]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[28]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[27]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[26]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[25]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[24]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[23]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[22]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[21]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[20]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[19]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[18]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[17]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[16]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[15]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[14]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[13]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[12]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[11]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[10]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[9]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[8]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[7]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[6]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[5]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[4]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[3]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[2]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[1]) is unused and will be removed from module main_top.
WARNING: [Synth 8-3332] Sequential element (launch/ext_imm_reg[0]) is unused and will be removed from module main_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:13 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:13 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:13 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:19 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:19 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:19 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:19 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    13|
|3     |LUT1     |     3|
|4     |LUT3     |     8|
|5     |LUT4     |     7|
|6     |LUT5     |     2|
|7     |LUT6     |    14|
|8     |MUXF7    |     8|
|9     |MUXF8    |     4|
|10    |RAMB18E1 |     4|
|11    |FDRE     |    54|
|12    |IBUF     |     3|
|13    |OBUF     |    16|
|14    |OBUFT    |    16|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:19 . Memory (MB): peak = 1774.352 ; gain = 1155.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 672 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:01:15 . Memory (MB): peak = 1774.352 ; gain = 1155.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:19 . Memory (MB): peak = 1774.352 ; gain = 1155.777
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1774.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1774.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e420db16
INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 166 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 1774.352 ; gain = 1361.203
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1774.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/cpu_project/Nexys_board_test/Nexys_board_test.runs/synth_1/main_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_top_utilization_synth.rpt -pb main_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 31 18:47:45 2025...
