strict digraph "" {
	node [label="\N"];
	"610:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f104a57dc90>",
		clk_sens=False,
		fillcolor=gold,
		label="610:AL",
		sens="['Tx_pkt_length_rmon', 'Fifo_rd']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Fifo_rd', 'Tx_pkt_length_rmon']"];
	"611:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f104a57de50>",
		fillcolor=springgreen,
		label="611:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"610:AL" -> "611:IF"	 [cond="[]",
		lineno=None];
	"614:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57dad0>",
		fillcolor=cadetblue,
		label="614:BS
MAC_tx_addr_init = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57dad0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_610:AL"	 [def_var="['MAC_tx_addr_init']",
		label="Leaf_610:AL"];
	"614:BS" -> "Leaf_610:AL"	 [cond="[]",
		lineno=None];
	"612:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57d950>",
		fillcolor=cadetblue,
		label="612:BS
MAC_tx_addr_init = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57d950>]",
		style=filled,
		typ=BlockingSubstitution];
	"612:BS" -> "Leaf_610:AL"	 [cond="[]",
		lineno=None];
	"611:IF" -> "614:BS"	 [cond="['Tx_pkt_length_rmon', 'Fifo_rd']",
		label="!(((Tx_pkt_length_rmon == 3) && Fifo_rd))",
		lineno=611];
	"611:IF" -> "612:BS"	 [cond="['Tx_pkt_length_rmon', 'Fifo_rd']",
		label="((Tx_pkt_length_rmon == 3) && Fifo_rd)",
		lineno=611];
}
