# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name ClusterDeposits_0_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_0_r \
    op interface \
    ports { ClusterDeposits_0_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name ClusterDeposits_1_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_1_r \
    op interface \
    ports { ClusterDeposits_1_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name ClusterDeposits_2_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_2_r \
    op interface \
    ports { ClusterDeposits_2_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name ClusterDeposits_3_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_3_r \
    op interface \
    ports { ClusterDeposits_3_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name ClusterDeposits_4_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_4_r \
    op interface \
    ports { ClusterDeposits_4_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name ClusterDeposits_5_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_5_r \
    op interface \
    ports { ClusterDeposits_5_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name ClusterDeposits_6_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_6_r \
    op interface \
    ports { ClusterDeposits_6_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name ClusterDeposits_7_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_7_r \
    op interface \
    ports { ClusterDeposits_7_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name ClusterDeposits_8_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_8_r \
    op interface \
    ports { ClusterDeposits_8_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name ClusterDeposits_9_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterDeposits_9_r \
    op interface \
    ports { ClusterDeposits_9_r { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name ClusterEta_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_0_read \
    op interface \
    ports { ClusterEta_0_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name ClusterEta_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_1_read \
    op interface \
    ports { ClusterEta_1_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name ClusterEta_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_2_read \
    op interface \
    ports { ClusterEta_2_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name ClusterEta_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_3_read \
    op interface \
    ports { ClusterEta_3_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name ClusterEta_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_4_read \
    op interface \
    ports { ClusterEta_4_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name ClusterEta_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_5_read \
    op interface \
    ports { ClusterEta_5_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name ClusterEta_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_6_read \
    op interface \
    ports { ClusterEta_6_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name ClusterEta_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_7_read \
    op interface \
    ports { ClusterEta_7_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name ClusterEta_8_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_8_read \
    op interface \
    ports { ClusterEta_8_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name ClusterEta_9_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterEta_9_read \
    op interface \
    ports { ClusterEta_9_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name ClusterPhi_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_0_read \
    op interface \
    ports { ClusterPhi_0_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name ClusterPhi_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_1_read \
    op interface \
    ports { ClusterPhi_1_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name ClusterPhi_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_2_read \
    op interface \
    ports { ClusterPhi_2_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name ClusterPhi_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_3_read \
    op interface \
    ports { ClusterPhi_3_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name ClusterPhi_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_4_read \
    op interface \
    ports { ClusterPhi_4_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name ClusterPhi_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_5_read \
    op interface \
    ports { ClusterPhi_5_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name ClusterPhi_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_6_read \
    op interface \
    ports { ClusterPhi_6_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name ClusterPhi_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_7_read \
    op interface \
    ports { ClusterPhi_7_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name ClusterPhi_8_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_8_read \
    op interface \
    ports { ClusterPhi_8_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name ClusterPhi_9_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ClusterPhi_9_read \
    op interface \
    ports { ClusterPhi_9_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


