Analysis & Synthesis report for first
Mon Aug 03 23:56:33 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|m_next
 12. State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|m_state
 13. State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|i_next
 14. State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|i_state
 15. State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|m_next
 16. State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|m_state
 17. State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|i_next
 18. State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|i_state
 19. State Machine - |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mul_cell_result_sel
 20. State Machine - |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|DRsize
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Physical Synthesis Netlist Optimizations
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_4061:auto_generated
 29. Source assignments for qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 30. Source assignments for qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 31. Source assignments for qsys:u0|qsys_ram:ram|altsyncram:the_altsyncram|altsyncram_1kf1:auto_generated
 32. Source assignments for qsys:u0|qsys_sdram_0:sdram_0
 33. Source assignments for qsys:u0|qsys_sdram_1:sdram_1
 34. Source assignments for qsys:u0|qsys_uart_0:uart_0
 35. Source assignments for qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 36. Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux
 37. Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 38. Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux
 39. Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_001
 40. Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 41. Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 42. Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 43. Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_005
 44. Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 45. Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_007
 46. Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_008
 47. Source assignments for qsys:u0|altera_reset_controller:rst_controller
 48. Source assignments for qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Source assignments for qsys:u0|altera_reset_controller:rst_controller_001
 51. Source assignments for qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 52. Source assignments for qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 53. Parameter Settings for User Entity Instance: ppl0:comb_5|altpll:altpll_component
 54. Parameter Settings for User Entity Instance: qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0
 55. Parameter Settings for User Entity Instance: qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom
 56. Parameter Settings for User Entity Instance: qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo
 57. Parameter Settings for User Entity Instance: qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo
 58. Parameter Settings for User Entity Instance: qsys:u0|qsys_ram:ram
 59. Parameter Settings for User Entity Instance: qsys:u0|qsys_ram:ram|altsyncram:the_altsyncram
 60. Parameter Settings for User Entity Instance: qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 61. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator
 62. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator
 63. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 64. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 65. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator
 66. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator
 67. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator
 68. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 69. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator
 70. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_1_s1_translator
 71. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
 72. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent
 73. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent
 74. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 75. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 78. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent
 81. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_0_epcs_control_port_agent
 84. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_0_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent
 87. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
 90. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent
 93. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent
 96. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 97. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo
 98. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
 99. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
100. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
101. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|qsys_mm_interconnect_0_router_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_003|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_005|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_006|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_007|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_008|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_009|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_010|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter
113. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter
114. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
115. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
116. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
117. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
118. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
119. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
120. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb
121. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
122. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb
123. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
124. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb
125. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
126. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
127. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
128. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
129. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
130. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
131. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
132. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
133. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
134. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
135. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
136. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
137. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
138. Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
139. Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller
140. Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
141. Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
142. Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_001
143. Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
144. Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
145. altpll Parameter Settings by Entity Instance
146. altsyncram Parameter Settings by Entity Instance
147. scfifo Parameter Settings by Entity Instance
148. Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
149. Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller_001"
150. Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
151. Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller"
152. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
153. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
154. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
155. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode"
156. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
157. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
158. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|qsys_mm_interconnect_0_router_default_decode:the_default_decode"
159. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
160. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
161. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo"
162. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent"
163. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo"
164. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent"
165. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
166. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
167. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo"
168. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent"
169. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo"
170. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_0_epcs_control_port_agent"
171. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo"
172. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent"
173. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
174. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
175. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
176. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
177. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent"
178. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent"
179. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
180. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_1_s1_translator"
181. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator"
182. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
183. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
184. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator"
185. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator"
186. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
187. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
188. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator"
189. Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator"
190. Port Connectivity Checks: "qsys:u0|qsys_uart_0:uart_0"
191. Port Connectivity Checks: "qsys:u0|qsys_sdram_1:sdram_1|qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module"
192. Port Connectivity Checks: "qsys:u0|qsys_sdram_0:sdram_0|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module"
193. Port Connectivity Checks: "qsys:u0|qsys_ram:ram"
194. Port Connectivity Checks: "qsys:u0|qsys_nios2:nios2"
195. Port Connectivity Checks: "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic"
196. Port Connectivity Checks: "qsys:u0|qsys_jtag_uart_0:jtag_uart_0"
197. Port Connectivity Checks: "qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0"
198. Port Connectivity Checks: "qsys:u0"
199. Port Connectivity Checks: "ppl0:comb_5"
200. Post-Synthesis Netlist Statistics for Top Partition
201. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
202. Elapsed Time Per Partition
203. Analysis & Synthesis Messages
204. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 03 23:56:33 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; first                                           ;
; Top-level Entity Name              ; qsys_hello_world                                ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 5,902                                           ;
;     Total combinational functions  ; 4,851                                           ;
;     Dedicated logic registers      ; 3,223                                           ;
; Total registers                    ; 3223                                            ;
; Total pins                         ; 113                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 237,888                                         ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; qsys_hello_world   ; first              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; first.v                                                                                                                 ; yes             ; User Verilog HDL File                        ; D:/project/FPGA/2020-07-31_first_qsys/first.v                                                                           ;             ;
; ppl0.v                                                                                                                  ; yes             ; User Wizard-Generated File                   ; D:/project/FPGA/2020-07-31_first_qsys/ppl0.v                                                                            ;             ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/qsys.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/qsys.v                                                                 ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_avalon_sc_fifo.v                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_avalon_sc_fifo.v                                     ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv                                 ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv                         ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_master_agent.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_master_agent.sv                               ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_master_translator.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_master_translator.sv                          ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_agent.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_agent.sv                                ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_translator.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_translator.sv                           ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv                            ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v                                   ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_synchronizer.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_synchronizer.v                                 ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v                              ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0_boot_rom.hex                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0_boot_rom.hex                   ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_irq_mapper.sv                                          ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v                                          ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v                                    ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v                  ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv                         ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv                     ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv                           ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv                       ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv                            ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv                        ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv                        ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv                        ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv                         ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv                     ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv                           ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv                       ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2.v                                                ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v                                            ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_sysclk.v                         ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_sysclk.v                         ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_tck.v                            ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_tck.v                            ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v                        ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v                        ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v                                  ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_test_bench.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_test_bench.v                                 ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_pio_0.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_pio_0.v                                                ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.hex                                                ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.hex                                                ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v                                                  ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v                                              ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v                                              ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sysid_qsys_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sysid_qsys_0.v                                         ; qsys        ;
; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v                                               ; qsys        ;
; altpll.tdf                                                                                                              ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                                   ;             ;
; aglobal181.inc                                                                                                          ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                               ;             ;
; stratix_pll.inc                                                                                                         ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                              ;             ;
; stratixii_pll.inc                                                                                                       ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                            ;             ;
; cycloneii_pll.inc                                                                                                       ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                            ;             ;
; db/ppl0_altpll.v                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/ppl0_altpll.v                                                                  ;             ;
; altsyncram.tdf                                                                                                          ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                               ;             ;
; stratix_ram_block.inc                                                                                                   ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;             ;
; lpm_mux.inc                                                                                                             ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;             ;
; lpm_decode.inc                                                                                                          ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                               ;             ;
; a_rdenreg.inc                                                                                                           ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;             ;
; altrom.inc                                                                                                              ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                   ;             ;
; altram.inc                                                                                                              ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                   ;             ;
; altdpram.inc                                                                                                            ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                 ;             ;
; db/altsyncram_4061.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_4061.tdf                                                            ;             ;
; scfifo.tdf                                                                                                              ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                   ;             ;
; a_regfifo.inc                                                                                                           ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                ;             ;
; a_dpfifo.inc                                                                                                            ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                 ;             ;
; a_i2fifo.inc                                                                                                            ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                 ;             ;
; a_fffifo.inc                                                                                                            ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                 ;             ;
; a_f2fifo.inc                                                                                                            ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                 ;             ;
; db/scfifo_jr21.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/scfifo_jr21.tdf                                                                ;             ;
; db/a_dpfifo_l011.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/a_dpfifo_l011.tdf                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/a_fefifo_7cf.tdf                                                               ;             ;
; db/cntr_do7.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/cntr_do7.tdf                                                                   ;             ;
; db/altsyncram_nio1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_nio1.tdf                                                            ;             ;
; db/cntr_1ob.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/cntr_1ob.tdf                                                                   ;             ;
; alt_jtag_atlantic.v                                                                                                     ; yes             ; Encrypted Megafunction                       ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                       ; yes             ; Encrypted Megafunction                       ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                            ;             ;
; db/altsyncram_cjd1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_cjd1.tdf                                                            ;             ;
; db/altsyncram_fad1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_fad1.tdf                                                            ;             ;
; db/altsyncram_97d1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_97d1.tdf                                                            ;             ;
; db/altsyncram_fic1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_fic1.tdf                                                            ;             ;
; altera_mult_add.tdf                                                                                                     ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                          ;             ;
; db/altera_mult_add_t2i2.v                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v                                                         ;             ;
; altera_mult_add_rtl.v                                                                                                   ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                        ;             ;
; db/altsyncram_nic1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_nic1.tdf                                                            ;             ;
; db/altsyncram_kdf1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_kdf1.tdf                                                            ;             ;
; db/altsyncram_r3d1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_r3d1.tdf                                                            ;             ;
; altera_std_synchronizer.v                                                                                               ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                    ;             ;
; db/altsyncram_ac71.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_ac71.tdf                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                                                ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                     ;             ;
; db/altsyncram_1kf1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_1kf1.tdf                                                            ;             ;
; sld_hub.vhd                                                                                                             ; yes             ; Encrypted Megafunction                       ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                  ; altera_sld  ;
; db/ip/sld72322c81/alt_sld_fab.v                                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/alt_sld_fab.v                                                   ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v                                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v                            ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv                     ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                  ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                      ; yes             ; Encrypted Auto-Found VHDL File               ; D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                        ; yes             ; Encrypted Megafunction                       ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                             ;             ;
; sld_rom_sr.vhd                                                                                                          ; yes             ; Encrypted Megafunction                       ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                               ;             ;
; lpm_mult.tdf                                                                                                            ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                 ;             ;
; lpm_add_sub.inc                                                                                                         ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;             ;
; multcore.inc                                                                                                            ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/multcore.inc                                                 ;             ;
; bypassff.inc                                                                                                            ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                 ;             ;
; altshift.inc                                                                                                            ; yes             ; Megafunction                                 ; d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                 ;             ;
; db/mult_kp01.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/project/FPGA/2020-07-31_first_qsys/db/mult_kp01.tdf                                                                  ;             ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,902                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 4851                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 2623                                                                            ;
;     -- 3 input functions                    ; 1402                                                                            ;
;     -- <=2 input functions                  ; 826                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 4421                                                                            ;
;     -- arithmetic mode                      ; 430                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 3223                                                                            ;
;     -- Dedicated logic registers            ; 3223                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 113                                                                             ;
; Total memory bits                           ; 237888                                                                          ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 8                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; ppl0:comb_5|altpll:altpll_component|ppl0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3380                                                                            ;
; Total fan-out                               ; 33273                                                                           ;
; Average fan-out                             ; 3.82                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |qsys_hello_world                                                                                                                       ; 4851 (1)            ; 3223 (0)                  ; 237888      ; 8            ; 0       ; 4         ; 113  ; 0            ; |qsys_hello_world                                                                                                                                                                                                                                                                                                                                            ; qsys_hello_world                      ; work         ;
;    |ppl0:comb_5|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|ppl0:comb_5                                                                                                                                                                                                                                                                                                                                ; ppl0                                  ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|ppl0:comb_5|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; altpll                                ; work         ;
;          |ppl0_altpll:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|ppl0:comb_5|altpll:altpll_component|ppl0_altpll:auto_generated                                                                                                                                                                                                                                                                             ; ppl0_altpll                           ; work         ;
;    |qsys:u0|                                                                                                                            ; 4701 (0)            ; 3138 (0)                  ; 237888      ; 8            ; 0       ; 4         ; 0    ; 0            ; |qsys_hello_world|qsys:u0                                                                                                                                                                                                                                                                                                                                    ; qsys                                  ; qsys         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                         ; altera_reset_controller               ; qsys         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer             ; qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer             ; qsys         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                             ; altera_reset_controller               ; qsys         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer             ; qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                  ; altera_reset_synchronizer             ; qsys         ;
;       |qsys_epcs_flash_controller_0:epcs_flash_controller_0|                                                                            ; 139 (32)            ; 114 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0                                                                                                                                                                                                                                                                               ; qsys_epcs_flash_controller_0          ; qsys         ;
;          |altsyncram:the_boot_copier_rom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                                ; altsyncram                            ; work         ;
;             |altsyncram_4061:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_4061:auto_generated                                                                                                                                                                                                                 ; altsyncram_4061                       ; work         ;
;          |qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|                                                        ; 107 (107)           ; 114 (114)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub                                                                                                                                                                                                         ; qsys_epcs_flash_controller_0_sub      ; qsys         ;
;       |qsys_jtag_uart_0:jtag_uart_0|                                                                                                    ; 143 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                       ; qsys_jtag_uart_0                      ; qsys         ;
;          |alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|                                                                         ; 56 (56)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                  ; alt_jtag_atlantic                     ; work         ;
;          |qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|                                                                      ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                               ; qsys_jtag_uart_0_scfifo_r             ; qsys         ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                  ; scfifo                                ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                       ; scfifo_jr21                           ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                  ; a_dpfifo_l011                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                          ; a_fefifo_7cf                          ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                     ; cntr_do7                              ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                          ; altsyncram_nio1                       ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                            ; cntr_1ob                              ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                  ; cntr_1ob                              ; work         ;
;          |qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|                                                                      ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                               ; qsys_jtag_uart_0_scfifo_w             ; qsys         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                  ; scfifo                                ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                       ; scfifo_jr21                           ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                  ; a_dpfifo_l011                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                          ; a_fefifo_7cf                          ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                     ; cntr_do7                              ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                          ; altsyncram_nio1                       ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                            ; cntr_1ob                              ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                  ; cntr_1ob                              ; work         ;
;       |qsys_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 896 (0)             ; 281 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; qsys_mm_interconnect_0                ; qsys         ;
;          |altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|                                               ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo                                                                                                                                                                                                            ; altera_avalon_sc_fifo                 ; qsys         ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                 ; qsys         ;
;          |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|                                                                   ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                 ; qsys         ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                 ; qsys         ;
;          |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                                                  ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                 ; qsys         ;
;          |altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|                                                                              ; 39 (39)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                 ; qsys         ;
;          |altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|                                                                              ; 39 (39)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                 ; qsys         ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                 ; qsys         ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                               ; 7 (7)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                 ; qsys         ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                        ; altera_merlin_master_agent            ; qsys         ;
;          |altera_merlin_slave_agent:nios2_debug_mem_slave_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent             ; qsys         ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent             ; qsys         ;
;          |altera_merlin_slave_agent:sdram_0_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent             ; qsys         ;
;          |altera_merlin_slave_agent:sdram_1_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent             ; qsys         ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent             ; qsys         ;
;          |altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|                                          ; 4 (4)               ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator                                                                                                                                                                                                       ; altera_merlin_slave_translator        ; qsys         ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator        ; qsys         ;
;          |altera_merlin_slave_translator:nios2_debug_mem_slave_translator|                                                              ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator        ; qsys         ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator        ; qsys         ;
;          |altera_merlin_slave_translator:ram_s1_translator|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator        ; qsys         ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator        ; qsys         ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                          ; 7 (7)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator        ; qsys         ;
;          |altera_merlin_traffic_limiter:nios2_data_master_limiter|                                                                      ; 21 (21)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter                                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter         ; qsys         ;
;          |altera_merlin_traffic_limiter:nios2_instruction_master_limiter|                                                               ; 15 (15)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter         ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                ; qsys_mm_interconnect_0_cmd_demux      ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                        ; qsys_mm_interconnect_0_cmd_demux_001  ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                               ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                            ; qsys_mm_interconnect_0_cmd_mux_002    ; qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator              ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                               ; 35 (31)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                            ; qsys_mm_interconnect_0_cmd_mux_002    ; qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator              ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                               ; 57 (53)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                            ; qsys_mm_interconnect_0_cmd_mux_002    ; qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator              ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                               ; 65 (61)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                                            ; qsys_mm_interconnect_0_cmd_mux_002    ; qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator              ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|                                                                               ; 62 (58)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007                                                                                                                                                                                                                                            ; qsys_mm_interconnect_0_cmd_mux_002    ; qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator              ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|                                                                               ; 24 (20)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008                                                                                                                                                                                                                                            ; qsys_mm_interconnect_0_cmd_mux_002    ; qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator              ; qsys         ;
;          |qsys_mm_interconnect_0_router:router|                                                                                         ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                      ; qsys_mm_interconnect_0_router         ; qsys         ;
;          |qsys_mm_interconnect_0_router_001:router_001|                                                                                 ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                              ; qsys_mm_interconnect_0_router_001     ; qsys         ;
;          |qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                        ; qsys_mm_interconnect_0_rsp_demux_002  ; qsys         ;
;          |qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                        ; qsys_mm_interconnect_0_rsp_demux_002  ; qsys         ;
;          |qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                        ; qsys_mm_interconnect_0_rsp_demux_002  ; qsys         ;
;          |qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_006|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                                                                                        ; qsys_mm_interconnect_0_rsp_demux_002  ; qsys         ;
;          |qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_007|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_007                                                                                                                                                                                                                                        ; qsys_mm_interconnect_0_rsp_demux_002  ; qsys         ;
;          |qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_008|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_008                                                                                                                                                                                                                                        ; qsys_mm_interconnect_0_rsp_demux_002  ; qsys         ;
;          |qsys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 154 (154)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                    ; qsys_mm_interconnect_0_rsp_mux        ; qsys         ;
;          |qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                               ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                            ; qsys_mm_interconnect_0_rsp_mux_001    ; qsys         ;
;       |qsys_nios2:nios2|                                                                                                                ; 2799 (0)            ; 1888 (0)                  ; 64832       ; 8            ; 0       ; 4         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2                                                                                                                                                                                                                                                                                                                   ; qsys_nios2                            ; qsys         ;
;          |qsys_nios2_cpu:cpu|                                                                                                           ; 2799 (2405)         ; 1888 (1519)               ; 64832       ; 8            ; 0       ; 4         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu                                                                                                                                                                                                                                                                                                ; qsys_nios2_cpu                        ; qsys         ;
;             |qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht|                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht                                                                                                                                                                                                                                                   ; qsys_nios2_cpu_bht_module             ; qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                         ; altsyncram                            ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                          ; altsyncram_97d1                       ; work         ;
;             |qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data|                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data                                                                                                                                                                                                                                           ; qsys_nios2_cpu_dc_data_module         ; qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                            ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                  ; altsyncram_kdf1                       ; work         ;
;             |qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag|                                                                        ; 0 (0)               ; 0 (0)                     ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag                                                                                                                                                                                                                                             ; qsys_nios2_cpu_dc_tag_module          ; qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                            ; work         ;
;                   |altsyncram_nic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_nic1:auto_generated                                                                                                                                                                                    ; altsyncram_nic1                       ; work         ;
;             |qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim|                                                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim                                                                                                                                                                                                                                       ; qsys_nios2_cpu_dc_victim_module       ; qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                             ; altsyncram                            ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                              ; altsyncram_r3d1                       ; work         ;
;             |qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data|                                                                      ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data                                                                                                                                                                                                                                           ; qsys_nios2_cpu_ic_data_module         ; qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                            ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                  ; altsyncram_cjd1                       ; work         ;
;             |qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag|                                                                        ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag                                                                                                                                                                                                                                             ; qsys_nios2_cpu_ic_tag_module          ; qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                            ; work         ;
;                   |altsyncram_fad1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated                                                                                                                                                                                    ; altsyncram_fad1                       ; work         ;
;             |qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|                                                                     ; 97 (0)              ; 97 (0)                    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell                                                                                                                                                                                                                                          ; qsys_nios2_cpu_mult_cell              ; qsys         ;
;                |altera_mult_add:the_altmult_add|                                                                                        ; 97 (0)              ; 97 (0)                    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add                                                                                                                                                                                                          ; altera_mult_add                       ; work         ;
;                   |altera_mult_add_t2i2:auto_generated|                                                                                 ; 97 (0)              ; 97 (0)                    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated                                                                                                                                                                      ; altera_mult_add_t2i2                  ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 97 (0)              ; 97 (0)                    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                             ; altera_mult_add_rtl                   ; work         ;
;                         |ama_data_split_reg_ext_function:dataa_split|                                                                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                                 ; ama_data_split_reg_ext_function       ; work         ;
;                            |ama_dynamic_signed_function:data0_signed_extension_block|                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block                        ; ama_dynamic_signed_function           ; work         ;
;                         |ama_data_split_reg_ext_function:datab_split|                                                                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                                 ; ama_data_split_reg_ext_function       ; work         ;
;                            |ama_dynamic_signed_function:data0_signed_extension_block|                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block                        ; ama_dynamic_signed_function           ; work         ;
;                            |ama_register_function:data_register_block_0|                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0                                     ; ama_register_function                 ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 47 (0)              ; 46 (0)                    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                    ; ama_multiplier_function               ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 47 (0)              ; 46 (0)                    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                     ; lpm_mult                              ; work         ;
;                               |mult_kp01:auto_generated|                                                                                ; 47 (47)             ; 46 (46)                   ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated                                            ; mult_kp01                             ; work         ;
;                         |ama_register_function:output_reg_block|                                                                        ; 46 (46)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                                                      ; ama_register_function                 ; work         ;
;             |qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|                                                                     ; 295 (37)            ; 271 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci                                                                                                                                                                                                                                          ; qsys_nios2_cpu_nios2_oci              ; qsys         ;
;                |qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|                                              ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper                                                                                                                                                                ; qsys_nios2_cpu_debug_slave_wrapper    ; qsys         ;
;                   |qsys_nios2_cpu_debug_slave_sysclk:the_qsys_nios2_cpu_debug_slave_sysclk|                                             ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_sysclk:the_qsys_nios2_cpu_debug_slave_sysclk                                                                                        ; qsys_nios2_cpu_debug_slave_sysclk     ; qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_sysclk:the_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                   ; altera_std_synchronizer               ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_sysclk:the_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                   ; altera_std_synchronizer               ; work         ;
;                   |qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|                                                   ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck                                                                                              ; qsys_nios2_cpu_debug_slave_tck        ; qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                         ; altera_std_synchronizer               ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                         ; altera_std_synchronizer               ; work         ;
;                   |sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy|                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy                                                                                                          ; sld_virtual_jtag_basic                ; work         ;
;                |qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|                                                    ; 10 (10)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg                                                                                                                                                                      ; qsys_nios2_cpu_nios2_avalon_reg       ; qsys         ;
;                |qsys_nios2_cpu_nios2_oci_break:the_qsys_nios2_cpu_nios2_oci_break|                                                      ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_break:the_qsys_nios2_cpu_nios2_oci_break                                                                                                                                                                        ; qsys_nios2_cpu_nios2_oci_break        ; qsys         ;
;                |qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug|                                                      ; 9 (9)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug                                                                                                                                                                        ; qsys_nios2_cpu_nios2_oci_debug        ; qsys         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                    ; altera_std_synchronizer               ; work         ;
;                |qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|                                                            ; 115 (115)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem                                                                                                                                                                              ; qsys_nios2_cpu_nios2_ocimem           ; qsys         ;
;                   |qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram|                                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram                                                                                                             ; qsys_nios2_cpu_ociram_sp_ram_module   ; qsys         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                    ; altsyncram_ac71                       ; work         ;
;             |qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a|                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a                                                                                                                                                                                                                           ; qsys_nios2_cpu_register_bank_a_module ; qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                 ; altsyncram                            ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                  ; altsyncram_fic1                       ; work         ;
;             |qsys_nios2_cpu_register_bank_b_module:qsys_nios2_cpu_register_bank_b|                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_b_module:qsys_nios2_cpu_register_bank_b                                                                                                                                                                                                                           ; qsys_nios2_cpu_register_bank_b_module ; qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_b_module:qsys_nios2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                 ; altsyncram                            ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_b_module:qsys_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                  ; altsyncram_fic1                       ; work         ;
;       |qsys_pio_0:pio_0|                                                                                                                ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_pio_0:pio_0                                                                                                                                                                                                                                                                                                                   ; qsys_pio_0                            ; qsys         ;
;       |qsys_ram:ram|                                                                                                                    ; 1 (1)               ; 0 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_ram:ram                                                                                                                                                                                                                                                                                                                       ; qsys_ram                              ; qsys         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_ram:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                             ; altsyncram                            ; work         ;
;             |altsyncram_1kf1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_ram:ram|altsyncram:the_altsyncram|altsyncram_1kf1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_1kf1                       ; work         ;
;       |qsys_sdram_0:sdram_0|                                                                                                            ; 320 (252)           ; 326 (206)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0                                                                                                                                                                                                                                                                                                               ; qsys_sdram_0                          ; qsys         ;
;          |qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module|                                                          ; 68 (68)             ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module                                                                                                                                                                                                                                           ; qsys_sdram_0_input_efifo_module       ; qsys         ;
;       |qsys_sdram_1:sdram_1|                                                                                                            ; 261 (195)           ; 289 (169)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1                                                                                                                                                                                                                                                                                                               ; qsys_sdram_1                          ; qsys         ;
;          |qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module|                                                          ; 66 (66)             ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module                                                                                                                                                                                                                                           ; qsys_sdram_1_input_efifo_module       ; qsys         ;
;       |qsys_uart_0:uart_0|                                                                                                              ; 126 (0)             ; 94 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_uart_0:uart_0                                                                                                                                                                                                                                                                                                                 ; qsys_uart_0                           ; qsys         ;
;          |qsys_uart_0_regs:the_qsys_uart_0_regs|                                                                                        ; 38 (38)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs                                                                                                                                                                                                                                                                           ; qsys_uart_0_regs                      ; qsys         ;
;          |qsys_uart_0_rx:the_qsys_uart_0_rx|                                                                                            ; 51 (50)             ; 39 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx                                                                                                                                                                                                                                                                               ; qsys_uart_0_rx                        ; qsys         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                           ; altera_std_synchronizer               ; work         ;
;          |qsys_uart_0_tx:the_qsys_uart_0_tx|                                                                                            ; 37 (37)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx                                                                                                                                                                                                                                                                               ; qsys_uart_0_tx                        ; qsys         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (104)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                        ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+
; Name                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+
; qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_4061:auto_generated|ALTSYNCRAM                                                                                                                                                              ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192   ; qsys_epcs_flash_controller_0_boot_rom.hex ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                      ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                      ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                                      ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                      ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_nic1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 21           ; 64           ; 21           ; 1344   ; None                                      ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                      ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                      ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 26           ; 128          ; 26           ; 3328   ; None                                      ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                      ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                      ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_b_module:qsys_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                      ;
; qsys:u0|qsys_ram:ram|altsyncram:the_altsyncram|altsyncram_1kf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Single Port      ; 5120         ; 32           ; --           ; --           ; 163840 ; qsys_ram.hex                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; Vendor ; IP Core Name                        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File                                 ;
+--------+-------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                 ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                 ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                 ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                 ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                 ;
; Altera ; ALTPLL                              ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|ppl0:comb_5                                                                                                                                                                                                                                                         ; ppl0.v                                          ;
; N/A    ; Qsys                                ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0                                                                                                                                                                                                                                                             ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_epcs_flash_controller ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0                                                                                                                                                                                                        ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_irq_mapper                   ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_irq_mapper:irq_mapper                                                                                                                                                                                                                                  ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_jtag_uart             ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_mm_interconnect              ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                    ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                         ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                         ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                 ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                             ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                         ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                         ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007                                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008                                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_0_epcs_control_port_agent                                                                                                                                          ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator                                                                                                                                ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                      ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                 ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                            ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_master_agent          ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                 ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter       ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter                                                                                                                                                            ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_master_translator     ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                       ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                              ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                         ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                    ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_master_agent          ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                          ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter       ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_master_translator     ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                           ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                      ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                 ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                             ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                        ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                   ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router                                                                                                                                                                               ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                       ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002                                                                                                                                                                       ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_003                                                                                                                                                                       ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004                                                                                                                                                                       ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_005                                                                                                                                                                       ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_006                                                                                                                                                                       ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_007                                                                                                                                                                       ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_008                                                                                                                                                                       ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_009                                                                                                                                                                       ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_010                                                                                                                                                                       ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                         ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                 ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                 ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                 ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                 ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_007                                                                                                                                                                 ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_008                                                                                                                                                                 ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                             ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent                                                                                                                                                                         ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo                                                                                                                                                                    ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator                                                                                                                                                               ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent                                                                                                                                                                         ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo                                                                                                                                                                    ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_1_s1_translator                                                                                                                                                               ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                         ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                    ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                               ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                          ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                     ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_nios2_gen2                   ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2                                                                                                                                                                                                                                            ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu                                                                                                                                                                                                                         ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht                                                                                                                                                                            ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data                                                                                                                                                                    ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag                                                                                                                                                                      ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim                                                                                                                                                                ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data                                                                                                                                                                    ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag                                                                                                                                                                      ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a                                                                                                                                                    ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_b_module:qsys_nios2_cpu_register_bank_b                                                                                                                                                    ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci                                                                                                                                                                   ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg                                                                                               ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_break:the_qsys_nios2_cpu_nios2_oci_break                                                                                                 ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_dbrk:the_qsys_nios2_cpu_nios2_oci_dbrk                                                                                                   ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug                                                                                                 ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_dtrace:the_qsys_nios2_cpu_nios2_oci_dtrace                                                                                               ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_dtrace:the_qsys_nios2_cpu_nios2_oci_dtrace|qsys_nios2_cpu_nios2_oci_td_mode:qsys_nios2_cpu_nios2_oci_trc_ctrl_td_mode                    ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo                                                                                                   ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo|qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt   ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo|qsys_nios2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_nios2_cpu_nios2_oci_fifo_cnt_inc                   ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo|qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc               ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_im:the_qsys_nios2_cpu_nios2_oci_im                                                                                                       ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_itrace:the_qsys_nios2_cpu_nios2_oci_itrace                                                                                               ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_pib:the_qsys_nios2_cpu_nios2_oci_pib                                                                                                     ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk                                                                                                   ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem                                                                                                       ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram                                      ;                                                 ;
; Altera ; altera_avalon_pio                   ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_pio_0:pio_0                                                                                                                                                                                                                                            ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_onchip_memory2        ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_ram:ram                                                                                                                                                                                                                                                ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_reset_controller             ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                      ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_reset_controller             ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                  ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller  ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0                                                                                                                                                                                                                                        ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller  ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1                                                                                                                                                                                                                                        ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_sysid_qsys            ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                              ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
; Altera ; altera_avalon_uart                  ; 18.1    ; N/A          ; N/A          ; |qsys_hello_world|qsys:u0|qsys_uart_0:uart_0                                                                                                                                                                                                                                          ; D:/project/FPGA/2020-07-31_first_qsys/qsys.qsys ;
+--------+-------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|m_next                        ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|m_state                                                                                                                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|i_next ;
+------------+------------+------------+------------+-------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000        ;
+------------+------------+------------+------------+-------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                 ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                 ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                 ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                 ;
+------------+------------+------------+------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|i_state                          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|m_next                        ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|m_state                                                                                                                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|i_next ;
+------------+------------+------------+------------+-------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000        ;
+------------+------------+------------+------------+-------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                 ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                 ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                 ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                 ;
+------------+------------+------------+------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|i_state                          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mul_cell_result_sel       ;
+--------------------------+--------------------------+--------------------------+--------------------------+
; Name                     ; A_mul_cell_result_sel.00 ; A_mul_cell_result_sel.10 ; A_mul_cell_result_sel.01 ;
+--------------------------+--------------------------+--------------------------+--------------------------+
; A_mul_cell_result_sel.00 ; 0                        ; 0                        ; 0                        ;
; A_mul_cell_result_sel.01 ; 1                        ; 0                        ; 1                        ;
; A_mul_cell_result_sel.10 ; 1                        ; 1                        ; 0                        ;
+--------------------------+--------------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                  ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                   ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_sysclk:the_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_sysclk:the_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_sysclk:the_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_sysclk:the_qsys_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 55                                                                                                                                                                                                                                                                        ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|locked[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|locked[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|av_chipselect_pre                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[5,7,10,11,14..18,20,22,23,29,31]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[10..15]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_sdram_1:sdram_1|i_addr[4,5]                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_sdram_0:sdram_0|i_addr[4,5]                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[3..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[30,31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_unimp_trap                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_exc_unimp_inst_pri15                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_im:the_qsys_nios2_cpu_nios2_oci_im|trc_wrap                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_im:the_qsys_nios2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_dbrk:the_qsys_nios2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_dbrk:the_qsys_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_dbrk:the_qsys_nios2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_exc_unimp_inst_pri15                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_exception_reg_cause[4]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|MISO_reg                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                     ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                     ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                     ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                     ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                                     ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                     ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                                     ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                     ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                                     ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                     ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                                     ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                     ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                                     ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                    ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                                    ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                    ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                 ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                  ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                  ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                  ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                  ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                  ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][74]                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][109]                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][66]                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][90]                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][90]                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][90]                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][73]                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][90]                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][90]                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                  ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                   ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                   ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                   ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                   ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                   ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][109]                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                           ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][109]                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                           ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                           ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..4,6,8,9,12,13,19,21,24..28]                                                                                                                                                     ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                ;
; qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                                      ; Merged with qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                      ;
; qsys:u0|qsys_sdram_1:sdram_1|i_addr[0..3,6..9]                                                                                                                                                                                                                                                                           ; Merged with qsys:u0|qsys_sdram_1:sdram_1|i_addr[10]                                                                                                                                                                                                                  ;
; qsys:u0|qsys_sdram_0:sdram_0|i_addr[0..3,6..9]                                                                                                                                                                                                                                                                           ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_addr[10]                                                                                                                                                                                                                  ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[29] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[29]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[28] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[28]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[27] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[27]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[26] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[26]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[25] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[25]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[24] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[24]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[23] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[23]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[22] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[22]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[21] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[21]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[20] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[20]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[19] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[19]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[18] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[18]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[17] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[17]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[16] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[16]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[15] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[15]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[14] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[14]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[13]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[12]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[11]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10] ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[10]                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]  ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[9]                                                                                                                                                                                              ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]  ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[8]                                                                                                                                                                                              ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]  ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[7]                                                                                                                                                                                              ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]  ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[6]                                                                                                                                                                                              ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]  ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[5]                                                                                                                                                                                              ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]  ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[4]                                                                                                                                                                                              ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]  ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[3]                                                                                                                                                                                              ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]  ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_target_pcb[2]                                                                                                                                                                                              ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_badaddr_reg_baddr[0..28]                                                                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_badaddr_reg_baddr[29]                                                                                                                                                                                      ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[13]                                                                                                                                                                                                                                                                         ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[13]                                                                                                                                                                                                         ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[12]                                                                                                                                                                                                                                                                         ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[12]                                                                                                                                                                                                         ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[11]                                                                                                                                                                                                                                                                         ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[11]                                                                                                                                                                                                         ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[10]                                                                                                                                                                                                                                                                         ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[10]                                                                                                                                                                                                         ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[9]                                                                                                                                                                                                                                                                          ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[9]                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[8]                                                                                                                                                                                                                                                                          ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[8]                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[7]                                                                                                                                                                                                                                                                          ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[7]                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[6]                                                                                                                                                                                                                                                                          ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[6]                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[5]                                                                                                                                                                                                                                                                          ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[5]                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[4]                                                                                                                                                                                                                                                                          ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[4]                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[3]                                                                                                                                                                                                                                                                          ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[3]                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[2]                                                                                                                                                                                                                                                                          ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[2]                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[1]                                                                                                                                                                                                                                                                          ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[1]                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|refresh_counter[0]                                                                                                                                                                                                                                                                          ; Merged with qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[0]                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                                                                     ; Merged with qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent|hold_waitrequest                                                                                                                                                                                              ; Merged with qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                              ; Merged with qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                           ; Merged with qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                         ; Merged with qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                               ; Merged with qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                          ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[3]                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|waitrequest_reset_override                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_dest_id[3]                                                                                                                                                                                                 ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|last_channel[8]                                                                                                                                 ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                   ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                   ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                   ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                   ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                   ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][72]                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][66]                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][73]                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][66]                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][66]                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][89]                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][66]                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][90]                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][66]                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                  ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                  ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                  ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                  ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                  ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                           ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][109]                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                           ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                           ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][109]                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                  ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][74]                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][109]                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                 ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                               ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                                          ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[5]                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                             ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                            ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                             ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[6..9,11..29]                                                                                                                                                                                                                                            ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                     ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][90]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][74]                                                                                                                                                                                                              ; Merged with qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][109]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][90]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_badaddr_reg_baddr[29]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_break:the_qsys_nios2_cpu_nios2_oci_break|trigger_state                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][66]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_0_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_0_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_dbrk:the_qsys_nios2_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_break:the_qsys_nios2_cpu_nios2_oci_break|trigbrktype                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]  ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_div_src1[0]                                                                                                                                                                                                ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_src2_eq_zero                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_src2_eq_zero                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|slowcount[2]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|share_count[0]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|share_count[0]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; qsys:u0|qsys_sdram_1:sdram_1|m_next~9                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|m_next~10                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|m_next~13                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|m_next~14                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|m_next~16                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|i_next~4                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|i_next~5                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|i_next~6                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|i_state~14                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|i_state~15                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|i_state~16                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_0:sdram_0|m_next~9                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_0:sdram_0|m_next~10                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_0:sdram_0|m_next~13                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_0:sdram_0|m_next~14                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_0:sdram_0|m_next~16                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_0:sdram_0|i_next~4                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_0:sdram_0|i_next~5                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_0:sdram_0|i_next~6                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_0:sdram_0|i_state~14                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_0:sdram_0|i_state~15                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_0:sdram_0|i_state~16                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|DRsize~3                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|DRsize~4                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|DRsize~5                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|DRsize.101                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_sdram_1:sdram_1|i_addr[10]                                                                                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_addr[10]                                                                                                                                                                                                                  ;
; qsys:u0|qsys_sdram_1:sdram_1|init_done                                                                                                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_sdram_0:sdram_0|init_done                                                                                                                                                                                                                   ;
; qsys:u0|qsys_sdram_1:sdram_1|i_cmd[3]                                                                                                                                                                                                                                                                                    ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                                                    ;
; qsys:u0|qsys_sdram_1:sdram_1|i_cmd[2]                                                                                                                                                                                                                                                                                    ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                                                    ;
; qsys:u0|qsys_sdram_1:sdram_1|i_cmd[1]                                                                                                                                                                                                                                                                                    ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                                                    ;
; qsys:u0|qsys_sdram_1:sdram_1|i_cmd[0]                                                                                                                                                                                                                                                                                    ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                                                    ;
; qsys:u0|qsys_sdram_1:sdram_1|i_state.111                                                                                                                                                                                                                                                                                 ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_state.111                                                                                                                                                                                                                 ;
; qsys:u0|qsys_sdram_1:sdram_1|i_state.101                                                                                                                                                                                                                                                                                 ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_state.101                                                                                                                                                                                                                 ;
; qsys:u0|qsys_sdram_1:sdram_1|i_state.000                                                                                                                                                                                                                                                                                 ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_state.000                                                                                                                                                                                                                 ;
; qsys:u0|qsys_sdram_1:sdram_1|i_state.011                                                                                                                                                                                                                                                                                 ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_state.011                                                                                                                                                                                                                 ;
; qsys:u0|qsys_sdram_1:sdram_1|i_state.001                                                                                                                                                                                                                                                                                 ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_state.001                                                                                                                                                                                                                 ;
; qsys:u0|qsys_sdram_1:sdram_1|i_state.010                                                                                                                                                                                                                                                                                 ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_state.010                                                                                                                                                                                                                 ;
; qsys:u0|qsys_sdram_1:sdram_1|i_next.111                                                                                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_next.111                                                                                                                                                                                                                  ;
; qsys:u0|qsys_sdram_1:sdram_1|i_count[3]                                                                                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_count[3]                                                                                                                                                                                                                  ;
; qsys:u0|qsys_sdram_1:sdram_1|i_count[2]                                                                                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                                                  ;
; qsys:u0|qsys_sdram_1:sdram_1|i_count[1]                                                                                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                  ;
; qsys:u0|qsys_sdram_1:sdram_1|i_next.101                                                                                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_next.101                                                                                                                                                                                                                  ;
; qsys:u0|qsys_sdram_1:sdram_1|i_next.000                                                                                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_next.000                                                                                                                                                                                                                  ;
; qsys:u0|qsys_sdram_1:sdram_1|i_next.010                                                                                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_next.010                                                                                                                                                                                                                  ;
; qsys:u0|qsys_sdram_1:sdram_1|i_refs[2]                                                                                                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                                                   ;
; qsys:u0|qsys_sdram_1:sdram_1|i_refs[1]                                                                                                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                                                   ;
; qsys:u0|qsys_sdram_1:sdram_1|i_refs[0]                                                                                                                                                                                                                                                                                   ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                                                   ;
; qsys:u0|qsys_sdram_1:sdram_1|i_count[0]                                                                                                                                                                                                                                                                                  ; Merged with qsys:u0|qsys_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                                                  ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|DRsize.011                                                                 ; Merged with qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|DRsize.001 ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|DRsize.001                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 725                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                            ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][66],                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][66],                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][66],                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][66],                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][66],                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                            ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][66],                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][66],                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][66],                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][66],                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][66],                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][108]                                                                                                                                           ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][108],                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][108],                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][108],                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][108],                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][108],                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[7][108]                                                                                                                                           ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[6][108],                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[5][108],                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[4][108],                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[3][108],                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[2][108],                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                             ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                             ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                               ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                               ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                               ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                              ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                               ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                 ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][90]                                                                                                             ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][66],                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_0_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                               ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_0_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                               ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_0_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                               ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_0_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                 ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][66],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                   ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                            ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66],                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                              ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                              ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                         ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66],                                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                           ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                            ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                            ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                              ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                              ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                               ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                            ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                              ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                              ;
;                                                                                                                                                                                                                                                        ;                           ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                               ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                     ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_exc_crst                                                                                                                                                                                                 ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_badaddr_reg_baddr[29]                                                                                                                                                                                      ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                     ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                     ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                               ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                            ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                               ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                 ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_iw_corrupt                                                                                                                                                                                               ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_exc_unimp_inst_pri15,                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_exc_unimp_inst_pri15                                                                                                                                                                                       ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_dbrk:the_qsys_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                     ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_dbrk:the_qsys_nios2_cpu_nios2_oci_dbrk|dbrk_break,                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_break:the_qsys_nios2_cpu_nios2_oci_break|trigbrktype                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                       ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                       ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                       ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                       ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                       ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                       ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                       ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                            ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                           ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_dbrk:the_qsys_nios2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                           ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_break:the_qsys_nios2_cpu_nios2_oci_break|trigger_state                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[14]                                                                                                                                                                          ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk|xbrk_break                                                                           ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                         ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                         ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                              ; Lost Fanouts              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                              ; Lost Fanouts              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                              ; Lost Fanouts              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                              ; Lost Fanouts              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                            ; Lost Fanouts              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                            ; Lost Fanouts              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                            ; Lost Fanouts              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                            ; Lost Fanouts              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                              ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                         ; Lost Fanouts              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                         ; Lost Fanouts              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                         ; Lost Fanouts              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                           ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                         ; Lost Fanouts              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                           ;
; qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[13]                                                                                                                                                                          ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[13]                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[12]                                                                                                                                                                          ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[11]                                                                                                                                                                          ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[10]                                                                                                                                                                          ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10]                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                             ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_exception_reg_cause[4]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs|readdata[15]                                                                                                                                                                          ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[29]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[28]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                        ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                           ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                             ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                               ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[1][108]                                                                                                            ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem[0][108]                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                               ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                            ; Stuck at GND              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                      ; Stuck at GND              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|share_count_zero_flag                                                                                                                                  ; Stuck at VCC              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|share_count[0]                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                                  ; Stuck at VCC              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                  ; Stuck at VCC              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                  ; Stuck at VCC              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                  ; Stuck at VCC              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|share_count_zero_flag                                                                                                                                  ; Stuck at VCC              ; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|share_count[0]                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3223  ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 86    ;
; Number of registers using Asynchronous Clear ; 2524  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2278  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qsys:u0|qsys_sdram_0:sdram_0|m_cmd[3]                                                                                                                                                                                                                                                                                           ; 1       ;
; qsys:u0|qsys_sdram_0:sdram_0|m_cmd[2]                                                                                                                                                                                                                                                                                           ; 2       ;
; qsys:u0|qsys_sdram_0:sdram_0|m_cmd[1]                                                                                                                                                                                                                                                                                           ; 2       ;
; qsys:u0|qsys_sdram_0:sdram_0|m_cmd[0]                                                                                                                                                                                                                                                                                           ; 2       ;
; qsys:u0|qsys_sdram_1:sdram_1|m_cmd[3]                                                                                                                                                                                                                                                                                           ; 1       ;
; qsys:u0|qsys_sdram_1:sdram_1|m_cmd[2]                                                                                                                                                                                                                                                                                           ; 2       ;
; qsys:u0|qsys_sdram_1:sdram_1|m_cmd[1]                                                                                                                                                                                                                                                                                           ; 2       ;
; qsys:u0|qsys_sdram_1:sdram_1|m_cmd[0]                                                                                                                                                                                                                                                                                           ; 2       ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                  ; 38      ;
; qsys:u0|qsys_sdram_0:sdram_0|i_addr[10]                                                                                                                                                                                                                                                                                         ; 18      ;
; qsys:u0|qsys_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                                                                                                                           ; 3       ;
; qsys:u0|qsys_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                                                                                                                           ; 3       ;
; qsys:u0|qsys_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                                                                                                                           ; 3       ;
; qsys:u0|qsys_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                                           ; 2       ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                             ; 7       ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|waitrequest_reset_override                                                                                                                                                                 ; 6       ;
; qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                          ; 1       ;
; qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[13]                                                                                                                                                                                                                                                                                ; 2       ;
; qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[12]                                                                                                                                                                                                                                                                                ; 2       ;
; qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[11]                                                                                                                                                                                                                                                                                ; 2       ;
; qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[9]                                                                                                                                                                                                                                                                                 ; 2       ;
; qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[7]                                                                                                                                                                                                                                                                                 ; 2       ;
; qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[4]                                                                                                                                                                                                                                                                                 ; 2       ;
; qsys:u0|qsys_sdram_0:sdram_0|refresh_counter[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ; 11      ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                        ; 14      ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                       ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                       ; 4       ;
; qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                          ; 2       ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                      ; 3       ;
; qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                              ; 1       ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                            ; 2       ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                            ; 2       ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                            ; 2       ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                          ; 1       ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                  ; 3       ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                 ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                           ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                           ; 4       ;
; qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                              ; 2       ;
; qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|tx_shift_empty                                                                                                                                                                                                                                                     ; 2       ;
; qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|tx_ready                                                                                                                                                                                                                                                           ; 6       ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; 1       ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_pipe_flush_waddr[26]                                                                                                                                                                                                                                                              ; 1       ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                               ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                              ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_reg[0]                                                                                                                                                                     ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                               ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[0]                                                                                                                                                             ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 65                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                          ; Action           ; Reason              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[5]~0                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|p1_data_to_cpu[5]~27                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|Add0~1                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|LessThan1~0                                                                                                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~0                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~1                                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~1_RESYN1305_BDD1306                                                                                                                                                                                                                                      ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~1_RESYN1307_BDD1308                                                                                                                                                                                                                                      ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]~0                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]~0_RESYN1313_BDD1314                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0                                                                                                                                                                                                                               ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_RESYN1309_BDD1310                                                                                                                                                                                                             ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_RESYN1311_BDD1312                                                                                                                                                                                                             ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|Equal0~1                                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|Equal0~1_RESYN1733_BDD1734                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|Equal0~1_RESYN1735_BDD1736                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|pending_response_count[2]~0_RESYN1375_BDD1376                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|pending_response_count[2]~0_RESYN1375_RESYN1793_BDD1794                                                                                                                                                                                                              ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~4                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~5                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~6                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~7                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~8                                                                                                                                                                                                                                                                         ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~8_RESYN1315_BDD1316                                                                                                                                                                                                                                                       ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~8_RESYN1315_RESYN1789_BDD1790                                                                                                                                                                                                                                             ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~8_RESYN1317_BDD1318                                                                                                                                                                                                                                                       ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~8_RESYN1319_BDD1320                                                                                                                                                                                                                                                       ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~8_RESYN1321_BDD1322                                                                                                                                                                                                                                                       ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~0                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~1                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~1_RESYN1359_BDD1360                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~1_RESYN1363_BDD1364                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~1_RESYN1363_RESYN1791_BDD1792                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~1_RESYN1365_BDD1366                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|sink_ready~3                                                                                                                                                                                                                                                              ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|sink_ready~5                                                                                                                                                                                                                                                              ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload[0]                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|update_grant~0_RESYN1351_BDD1352                                                                                                                                                                                                                                              ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|update_grant~0_RESYN1353_BDD1354                                                                                                                                                                                                                                              ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|WideOr1                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|WideOr1_RESYN1347_BDD1348                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|WideOr1_RESYN1349_BDD1350                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|Equal1~0                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|Equal1~1                                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|Equal1~1_RESYN1731_BDD1732                                                                                                                                                                                                                                                              ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|Equal2~0                                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|Equal2~0_RESYN1729_BDD1730                                                                                                                                                                                                                                                              ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|Equal3~1                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|Equal3~2                                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|Equal3~2_RESYN1283_BDD1284                                                                                                                                                                                                                                                              ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|Equal3~2_RESYN1285_BDD1286                                                                                                                                                                                                                                                              ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|Equal3~3                                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|Equal3~3_RESYN1727_BDD1728                                                                                                                                                                                                                                                              ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|Equal7~1                                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|Equal7~1_RESYN1723_BDD1724                                                                                                                                                                                                                                                              ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|always1~0                                                                                                                                                                                                                                                                               ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|always1~1                                                                                                                                                                                                                                                                               ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|always1~1_RESYN1297_BDD1298                                                                                                                                                                                                                                                             ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|always1~1_RESYN1299_BDD1300                                                                                                                                                                                                                                                             ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[91]~0                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[91]~0_RESYN1725_BDD1726                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[92]~7                                                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[92]~8                                                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[92]~9                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[92]~9_RESYN1737_BDD1738                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[92]~9_RESYN1739_BDD1740                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[93]~4                                                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[93]~5                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[93]~5_RESYN1293_BDD1294                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[93]~5_RESYN1295_BDD1296                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[93]~6                                                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|Equal0~5                                                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|Equal0~5_RESYN1335_BDD1336                                                                                                                                                                                                                                                      ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|Equal1~0                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|Equal1~1                                                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|Equal1~1_RESYN1225_BDD1226                                                                                                                                                                                                                                                      ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|Equal1~1_RESYN1333_BDD1334                                                                                                                                                                                                                                                      ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|Equal1~2                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|Equal2~0                                                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|Equal2~0_RESYN1761_BDD1762                                                                                                                                                                                                                                                      ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|Equal3~0                                                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|Equal3~0_RESYN1751_BDD1752                                                                                                                                                                                                                                                      ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|src_channel[3]~1                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|src_channel[3]~1_RESYN1337_BDD1338                                                                                                                                                                                                                                              ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|src_channel~0                                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|src_channel~0_RESYN1227_BDD1228                                                                                                                                                                                                                                                 ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|src_channel~0_RESYN1227_RESYN1719_BDD1720                                                                                                                                                                                                                                       ; Created          ; Timing optimization ;
; qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|src_channel~0_RESYN1227_RESYN1721_BDD1722                                                                                                                                                                                                                                       ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_need_extra_stall_nxt~1                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_need_extra_stall_nxt~5                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_need_extra_stall_nxt~6                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_need_extra_stall_nxt~11                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_need_extra_stall_nxt~12                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_need_extra_stall_nxt~12_RESYN1217_BDD1218                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_need_extra_stall_nxt~12_RESYN1219_BDD1220                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_need_extra_stall_nxt~12_RESYN1221_BDD1222                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_fill_need_extra_stall_nxt~12_RESYN1223_BDD1224                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_rd_addr_cnt[0]~0                                                                                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_rd_addr_cnt[0]~0_RESYN1373_BDD1374                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wr_data_cnt[3]~0                                                                                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wr_data_cnt[3]~0_RESYN1357_BDD1358                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_stall_nxt~1                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_stall_nxt~1_RESYN1343_BDD1344                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mem_stall_nxt~1_RESYN1345_BDD1346                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[0]_OTERM169                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[1]_OTERM167                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[2]_OTERM165                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[4]_OTERM177                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[5]_OTERM175                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[6]_OTERM173                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[7]_OTERM171                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[8]_OTERM209                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[10]_OTERM207                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[11]_OTERM205                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[12]_OTERM203                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[14]_OTERM201                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[15]_OTERM199                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[16]_OTERM197                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[17]_OTERM195                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[18]_OTERM193                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[19]_OTERM191                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[20]_OTERM189                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[21]_OTERM187                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[23]_OTERM185                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[24]_OTERM183                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[25]_OTERM181                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[27]_OTERM179                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_regnum_a_cmp_D_OTERM273                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_regnum_a_cmp_F                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_regnum_a_cmp_F_RESYN1509_BDD1510                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_regnum_a_cmp_F_RESYN1511_BDD1512                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_regnum_a_cmp_F_RESYN1513_BDD1514                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_regnum_a_cmp_F_RESYN1515_BDD1516                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_regnum_a_cmp_F~0                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_regnum_a_cmp_F~1                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_regnum_b_cmp_D_OTERM281                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[11]~82                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[11]~83                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[11]~84                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[11]~85                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[11]~85_RESYN1477_BDD1478                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[11]~85_RESYN1479_BDD1480                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[11]~85_RESYN1481_BDD1482                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[11]~85_RESYN1483_BDD1484                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[11]~85_RESYN1485_BDD1486                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[13]~74                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[13]~75                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[13]~76                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[13]~77                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[13]~77_RESYN1467_BDD1468                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[13]~77_RESYN1469_BDD1470                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[13]~77_RESYN1471_BDD1472                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[13]~77_RESYN1473_BDD1474                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[13]~77_RESYN1475_BDD1476                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[15]~66                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[15]~67                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[15]~68                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[15]~69                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[15]~69_RESYN1457_BDD1458                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[15]~69_RESYN1459_BDD1460                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[15]~69_RESYN1461_BDD1462                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[15]~69_RESYN1463_BDD1464                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[15]~69_RESYN1465_BDD1466                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[17]~58                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[17]~59                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[17]~60                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[17]~61                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[17]~61_RESYN1447_BDD1448                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[17]~61_RESYN1449_BDD1450                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[17]~61_RESYN1451_BDD1452                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[17]~61_RESYN1453_BDD1454                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[17]~61_RESYN1455_BDD1456                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[18]~54                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[18]~55                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[18]~56                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[18]~57                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[18]~57_RESYN1437_BDD1438                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[18]~57_RESYN1439_BDD1440                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[18]~57_RESYN1441_BDD1442                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[18]~57_RESYN1443_BDD1444                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[18]~57_RESYN1445_BDD1446                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[29]~13                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[29]~13_RESYN1763_BDD1764                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[29]~13_RESYN1765_BDD1766                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[31]~129                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[31]~129_RESYN1779_BDD1780                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[31]~129_RESYN1781_BDD1782                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Add8~0                                                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Add8~1                                                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Add8~2                                                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Add8~3                                                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Add8~4                                                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Add8~5                                                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Add8~6                                                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Add8~7                                                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Add8~8                                                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Add8~9                                                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Add8~92                                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Add8~93                                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Add22~0                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[16]~41                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[16]~41_RESYN1767_BDD1768                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[16]~41_RESYN1769_BDD1770                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[18]~35                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[18]~36                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[18]~36_RESYN1259_BDD1260                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[19]~32                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[19]~33                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[19]~33_RESYN1435_BDD1436                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[20]~29                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[20]~30                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[20]~30_RESYN1255_BDD1256                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[21]~26                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[21]~26_RESYN1423_BDD1424                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[21]~26_RESYN1425_BDD1426                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[22]~23                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[22]~24                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[22]~24_RESYN1251_BDD1252                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[23]~20                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[23]~20_RESYN1415_BDD1416                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[23]~20_RESYN1417_BDD1418                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[24]~17                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[24]~18                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[24]~18_RESYN1247_BDD1248                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[25]~14                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[25]~15                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[25]~15_RESYN1405_BDD1406                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[25]~15_RESYN1407_BDD1408                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[25]~15_RESYN1409_BDD1410                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[26]~11                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[26]~12                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[26]~12_RESYN1243_BDD1244                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[27]~8                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[27]~9                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[27]~9_RESYN1393_BDD1394                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[27]~9_RESYN1395_BDD1396                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[27]~9_RESYN1397_BDD1398                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[28]~5                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[28]~6                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[28]~6_RESYN1239_BDD1240                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[29]~2                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[29]~3                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[29]~3_RESYN1385_BDD1386                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[30]~96                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[30]~97                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[30]~97_RESYN1277_BDD1278                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[31]~93                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[31]~94                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src1_reg[31]~94_RESYN1507_BDD1508                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2[0]~62                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2[0]~62_RESYN1491_BDD1492                                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2[0]~62_RESYN1493_BDD1494                                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2[31]~63                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2[31]~64                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2[31]~64_RESYN1501_BDD1502                                                                                                                                                                                                                                                                                                   ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2[31]~64_RESYN1503_BDD1504                                                                                                                                                                                                                                                                                                   ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[0]~4                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[0]~5                                                                                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[0]~5_RESYN1235_BDD1236                                                                                                                                                                                                                                                                                                 ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[2]~76                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[2]~77                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[2]~77_RESYN1273_BDD1274                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[4]~70                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[4]~71                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[4]~71_RESYN1271_BDD1272                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[5]~67                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[5]~68                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[5]~68_RESYN1777_BDD1778                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[6]~64                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[6]~65                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[6]~65_RESYN1269_BDD1270                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[7]~61                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[7]~62                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[7]~62_RESYN1489_BDD1490                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[9]~55                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[9]~55_RESYN1771_BDD1772                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[9]~55_RESYN1773_BDD1774                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[10]~52                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[10]~53                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[10]~53_RESYN1267_BDD1268                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[12]~46                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[12]~47                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[12]~47_RESYN1265_BDD1266                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[14]~41                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[14]~42                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[14]~42_RESYN1263_BDD1264                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[16]~37                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[16]~38                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[16]~38_RESYN1261_BDD1262                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[18]~33                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[18]~34                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[18]~34_RESYN1257_BDD1258                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[19]~31                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[19]~32                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[19]~32_RESYN1427_BDD1428                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[19]~32_RESYN1429_BDD1430                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[19]~32_RESYN1431_BDD1432                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[20]~29                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[20]~30                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[20]~30_RESYN1253_BDD1254                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[21]~27                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[21]~27_RESYN1419_BDD1420                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[21]~27_RESYN1421_BDD1422                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[22]~25                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[22]~26                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[22]~26_RESYN1249_BDD1250                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[23]~23                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[23]~23_RESYN1411_BDD1412                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[23]~23_RESYN1413_BDD1414                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[24]~21                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[24]~22                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[24]~22_RESYN1245_BDD1246                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[25]~19                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[25]~20                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[25]~20_RESYN1399_BDD1400                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[25]~20_RESYN1401_BDD1402                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[25]~20_RESYN1403_BDD1404                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[26]~17                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[26]~18                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[26]~18_RESYN1241_BDD1242                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[27]~15                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[27]~16                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[27]~16_RESYN1387_BDD1388                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[27]~16_RESYN1389_BDD1390                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[27]~16_RESYN1391_BDD1392                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[28]~11                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[28]~12                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[28]~12_RESYN1237_BDD1238                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[29]~8                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[29]~9                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[29]~9_RESYN1377_BDD1378                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[29]~9_RESYN1379_BDD1380                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[29]~9_RESYN1381_BDD1382                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[30]~85                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[30]~86                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[30]~86_RESYN1275_BDD1276                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[31]~82                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[31]~83                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[31]~83_RESYN1495_BDD1496                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[31]~83_RESYN1497_BDD1498                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[31]~83_RESYN1499_BDD1500                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_div_negate_src1                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_div_negate_src1_RESYN1783_BDD1784                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ld_st_dcache_management_bus~0                                                                                                                                                                                                                                                                                                   ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ld_st_dcache_management_bus~1                                                                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ld_st_dcache_management_bus~1_RESYN1367_BDD1368                                                                                                                                                                                                                                                                                 ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_ld_st_dcache_management_bus~1_RESYN1369_BDD1370                                                                                                                                                                                                                                                                                 ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[28]_OTERM649                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[29]_OTERM643                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[30]_OTERM633                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[30]_OTERM635                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[30]_OTERM637                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[31]_OTERM663                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[20]_OTERM659                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[20]_OTERM661                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[21]_OTERM655                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[21]_OTERM657                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[22]_OTERM651                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[22]_OTERM653                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[23]_OTERM645                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[23]_OTERM647                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[24]_OTERM639                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[24]_OTERM641                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[25]_OTERM629                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[25]_OTERM631                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[26]_OTERM625                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[26]_OTERM627                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[27]_OTERM621                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[27]_OTERM623                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[28]_OTERM607                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[28]_OTERM609                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[28]_OTERM611                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[29]_OTERM617                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[29]_OTERM619                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[30]_OTERM615                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[31]_OTERM599                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[31]_OTERM601                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[31]_OTERM603                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[31]_OTERM605                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_mul_cell[0]~0                                                                                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_mul_cell[0]~0_RESYN1785_BDD1786                                                                                                                                                                                                                                                                                            ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_mul_cell[8]~9                                                                                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_mul_cell[8]~9_RESYN1523_BDD1524                                                                                                                                                                                                                                                                                            ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_mul_cell[16]~17                                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_mul_cell[16]~17_RESYN1525_BDD1526                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_mul_cell[24]~25                                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_mul_cell[24]~25_RESYN1787_BDD1788                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_mul_cell~32                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[29]                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[29]_OTERM613                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[31]                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[31]_OTERM593                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[31]_OTERM595                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2_reg[31]_OTERM597                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|Equal329~0                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_ic_data_rd_addr_nxt[0]~1                                                                                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_issue                                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_issue_RESYN1517_BDD1518                                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc_plus_one[0]~0                                                                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_dc_hit~0                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_dc_hit~4                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_dc_hit~9                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_dc_hit~12                                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_dc_hit~12_RESYN1229_BDD1230                                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_dc_hit~12_RESYN1231_BDD1232                                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_dc_hit~12_RESYN1233_BDD1234                                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_regnum_a_cmp_D_OTERM277                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_regnum_b_cmp_D_OTERM283                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_regnum_a_cmp_D_OTERM275                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_regnum_b_cmp_D_OTERM279                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_line_field[0]_OTERM295                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_line_field[1]_OTERM297                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_line_field[2]_OTERM299                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_line_field[3]_OTERM287                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_line_field[4]_OTERM289                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_line_field[5]_OTERM291                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field_nxt[1]~3                                                                                                                                                                                                                                                                                                   ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field_nxt[1]~4                                                                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field_nxt[1]~4_RESYN1327_BDD1328                                                                                                                                                                                                                                                                                 ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field_nxt[1]~4_RESYN1329_BDD1330                                                                                                                                                                                                                                                                                 ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field_nxt[1]~4_RESYN1331_BDD1332                                                                                                                                                                                                                                                                                 ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field_nxt[2]~0                                                                                                                                                                                                                                                                                                   ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field_nxt[2]~2                                                                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field_nxt[2]~2_RESYN1741_BDD1742                                                                                                                                                                                                                                                                                 ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field_nxt[2]~2_RESYN1743_BDD1744                                                                                                                                                                                                                                                                                 ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field_nxt[2]~2_RESYN1745_BDD1746                                                                                                                                                                                                                                                                                 ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field_nxt[2]~2_RESYN1747_BDD1748                                                                                                                                                                                                                                                                                 ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field_nxt[2]~2_RESYN1749_BDD1750                                                                                                                                                                                                                                                                                 ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[0]_OTERM301                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[1]_OTERM293                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[2]_OTERM307                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[3]_OTERM309                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[4]_OTERM303                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[5]_OTERM313                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[6]_OTERM315                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[7]_OTERM317                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[8]_OTERM319                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[9]_OTERM321                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[10]_OTERM323                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[11]_OTERM325                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[12]_OTERM327                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[13]_OTERM305                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[14]_OTERM329                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[15]_OTERM331                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[16]_OTERM333                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[17]_OTERM311                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[18]_OTERM335                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[0]_NEW336_RESYN1713_BDD1714                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[0]_NEW336_RESYN1715_BDD1716                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[0]_NEW336_RESYN1717_BDD1718                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[0]_OTERM337                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[0]~0                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[1]_NEW268_RESYN1701_BDD1702                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[1]_NEW268_RESYN1703_BDD1704                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[1]_NEW268_RESYN1705_BDD1706                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[1]_OTERM269                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[1]~2                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[2]_NEW266_RESYN1695_BDD1696                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[2]_NEW266_RESYN1697_BDD1698                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[2]_NEW266_RESYN1699_BDD1700                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[2]_OTERM267                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[2]~3                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[3]_NEW270_RESYN1707_BDD1708                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[3]_NEW270_RESYN1709_BDD1710                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[3]_NEW270_RESYN1711_BDD1712                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[3]_OTERM271                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[3]~1                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[3]~32                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[3]~32_RESYN1325_BDD1326                                                                                                                                                                                                                                                                                               ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[4]_NEW264_RESYN1689_BDD1690                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[4]_NEW264_RESYN1691_BDD1692                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[4]_NEW264_RESYN1693_BDD1694                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[4]_OTERM265                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[4]~4                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[5]_NEW262_RESYN1683_BDD1684                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[5]_NEW262_RESYN1685_BDD1686                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[5]_NEW262_RESYN1687_BDD1688                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[5]_OTERM263                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[5]~5                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[6]_NEW260_RESYN1677_BDD1678                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[6]_NEW260_RESYN1679_BDD1680                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[6]_NEW260_RESYN1681_BDD1682                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[6]_OTERM261                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[6]~6                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[7]_NEW258_RESYN1671_BDD1672                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[7]_NEW258_RESYN1673_BDD1674                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[7]_NEW258_RESYN1675_BDD1676                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[7]_OTERM259                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[7]~7                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[8]_NEW256_RESYN1665_BDD1666                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[8]_NEW256_RESYN1667_BDD1668                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[8]_NEW256_RESYN1669_BDD1670                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[8]_OTERM257                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[8]~8                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[9]_NEW254_RESYN1659_BDD1660                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[9]_NEW254_RESYN1661_BDD1662                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[9]_NEW254_RESYN1663_BDD1664                                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[9]_OTERM255                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[9]~9                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[10]_NEW252_RESYN1653_BDD1654                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[10]_NEW252_RESYN1655_BDD1656                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[10]_NEW252_RESYN1657_BDD1658                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[10]_OTERM253                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[10]~10                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[11]_NEW250_RESYN1647_BDD1648                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[11]_NEW250_RESYN1649_BDD1650                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[11]_NEW250_RESYN1651_BDD1652                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[11]_OTERM251                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[11]~11                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[12]_NEW248_RESYN1641_BDD1642                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[12]_NEW248_RESYN1643_BDD1644                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[12]_NEW248_RESYN1645_BDD1646                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[12]_OTERM249                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[12]~12                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[13]_NEW246_RESYN1635_BDD1636                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[13]_NEW246_RESYN1637_BDD1638                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[13]_NEW246_RESYN1639_BDD1640                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[13]_OTERM247                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[13]~13                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[14]_NEW244_RESYN1629_BDD1630                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[14]_NEW244_RESYN1631_BDD1632                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[14]_NEW244_RESYN1633_BDD1634                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[14]_OTERM245                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[14]~14                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[15]_NEW242_RESYN1623_BDD1624                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[15]_NEW242_RESYN1625_BDD1626                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[15]_NEW242_RESYN1627_BDD1628                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[15]_OTERM243                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[15]~15                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[16]_NEW240_RESYN1617_BDD1618                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[16]_NEW240_RESYN1619_BDD1620                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[16]_NEW240_RESYN1621_BDD1622                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[16]_OTERM241                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[16]~16                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[17]_NEW238_RESYN1611_BDD1612                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[17]_NEW238_RESYN1613_BDD1614                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[17]_NEW238_RESYN1615_BDD1616                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[17]_OTERM239                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[17]~17                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[18]_NEW236_RESYN1605_BDD1606                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[18]_NEW236_RESYN1607_BDD1608                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[18]_NEW236_RESYN1609_BDD1610                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[18]_OTERM237                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[18]~18                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[19]_NEW234_RESYN1599_BDD1600                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[19]_NEW234_RESYN1601_BDD1602                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[19]_NEW234_RESYN1603_BDD1604                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[19]_OTERM235                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[19]~19                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[20]_NEW232_RESYN1593_BDD1594                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[20]_NEW232_RESYN1595_BDD1596                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[20]_NEW232_RESYN1597_BDD1598                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[20]_OTERM233                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[20]~20                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[21]_NEW230_RESYN1587_BDD1588                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[21]_NEW230_RESYN1589_BDD1590                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[21]_NEW230_RESYN1591_BDD1592                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[21]_OTERM231                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[21]~21                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[22]_NEW228_RESYN1581_BDD1582                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[22]_NEW228_RESYN1583_BDD1584                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[22]_NEW228_RESYN1585_BDD1586                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[22]_OTERM229                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[22]~22                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[23]_NEW226_RESYN1575_BDD1576                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[23]_NEW226_RESYN1577_BDD1578                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[23]_NEW226_RESYN1579_BDD1580                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[23]_OTERM227                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[23]~23                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[24]_NEW224_RESYN1569_BDD1570                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[24]_NEW224_RESYN1571_BDD1572                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[24]_NEW224_RESYN1573_BDD1574                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[24]_OTERM225                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[24]~24                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[25]_NEW222_RESYN1563_BDD1564                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[25]_NEW222_RESYN1565_BDD1566                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[25]_NEW222_RESYN1567_BDD1568                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[25]_OTERM223                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[25]~25                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[26]_NEW220_RESYN1557_BDD1558                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[26]_NEW220_RESYN1559_BDD1560                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[26]_NEW220_RESYN1561_BDD1562                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[26]_OTERM221                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[26]~26                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[27]_NEW218_RESYN1551_BDD1552                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[27]_NEW218_RESYN1553_BDD1554                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[27]_NEW218_RESYN1555_BDD1556                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[27]_OTERM219                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[27]~27                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[28]_NEW216_RESYN1545_BDD1546                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[28]_NEW216_RESYN1547_BDD1548                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[28]_NEW216_RESYN1549_BDD1550                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[28]_OTERM217                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[28]~28                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[29]_NEW214_RESYN1539_BDD1540                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[29]_NEW214_RESYN1541_BDD1542                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[29]_NEW214_RESYN1543_BDD1544                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[29]_OTERM215                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[29]~29                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[30]_NEW212_RESYN1533_BDD1534                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[30]_NEW212_RESYN1535_BDD1536                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[30]_NEW212_RESYN1537_BDD1538                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[30]_OTERM213                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[30]~30                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[31]_NEW210_RESYN1527_BDD1528                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[31]_NEW210_RESYN1529_BDD1530                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[31]_NEW210_RESYN1531_BDD1532                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[31]_OTERM211                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[31]~31                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|dc_wb_rd_port_en_RESYN1753_BDD1754                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|dc_wb_rd_port_en_RESYN1755_BDD1756                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|dc_wb_rd_port_en_RESYN1759_BDD1760                                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|dc_wb_rd_port_en~0                                                                                                                                                                                                                                                                                                                ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block|data_out[32]~0_OTERM1                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block|data_out[32]~0                                            ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block|data_out[32]~0_OTERM497                                   ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block|data_out[32]~0_RESYN1521_BDD1522                          ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[31]_OTERM163                                             ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult1                                                                     ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                                                                     ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                                                                     ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                                                                     ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4                                                                      ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6                                                                      ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8                                                                      ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~0_OTERM591                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~2_OTERM589                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~4_OTERM587                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~6_OTERM585                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~8_OTERM583                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~10_OTERM581                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~12_OTERM579                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~14_OTERM577                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~16_OTERM575                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~18_OTERM573                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~20_OTERM571                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~22_OTERM569                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~24_OTERM567                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~26_OTERM565                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~28_OTERM563                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~30_OTERM561                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~32_OTERM559                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~34_OTERM557                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~36_OTERM555                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~38_OTERM553                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~40_OTERM551                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~42_OTERM549                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~44_OTERM547                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~46_OTERM545                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~48_OTERM543                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~50_OTERM541                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~52_OTERM539                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~54_OTERM537                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~56_OTERM535                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~58_OTERM533                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~60_OTERM531                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~62_OTERM529                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~64_OTERM525                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~64_RTM0160                                                               ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~64_RTM0527                                                               ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~64_RTM0527                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~66_OTERM523                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~68_OTERM521                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~70_OTERM519                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~72_OTERM517                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~74_OTERM515                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~76_OTERM513                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~78_OTERM511                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~80_OTERM509                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~82_OTERM507                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~84_OTERM505                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~86_OTERM503                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~88_OTERM501                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|op_2~90_OTERM499                                                              ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]                                                                      ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]_OTERM37                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]_OTERM69_OTERM373                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]_OTERM69_OTERM439                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]_OTERM35                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]_OTERM71_OTERM371                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]_OTERM71_OTERM437                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]_OTERM33                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]_OTERM73_OTERM369                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]_OTERM73_OTERM435                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]_OTERM31                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]_OTERM75_OTERM367                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]_OTERM75_OTERM433                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]_OTERM29                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]_OTERM77_OTERM365                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]_OTERM77_OTERM431                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]_OTERM27                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]_OTERM79_OTERM363                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]_OTERM79_OTERM429                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]_OTERM25                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]_OTERM81_OTERM361                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]_OTERM81_OTERM427                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]_OTERM23                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]_OTERM83_OTERM359                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]_OTERM83_OTERM425                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[26]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[26]_OTERM21                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[26]_OTERM85_OTERM357                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[26]_OTERM85_OTERM423                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[27]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[27]_OTERM19                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[27]_OTERM87_OTERM355                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[27]_OTERM87_OTERM421                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[28]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[28]_OTERM17                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[28]_OTERM89_OTERM353                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[28]_OTERM89_OTERM419                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[29]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[29]_OTERM15                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[29]_OTERM91_OTERM351                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[29]_OTERM91_OTERM417                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[30]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[30]_OTERM13                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[30]_OTERM93_OTERM349                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[30]_OTERM93_OTERM415                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[31]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[31]_OTERM11                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[31]_OTERM95_OTERM347                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[31]_OTERM95_OTERM413                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[32]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[32]_OTERM9                                                                                                ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[32]_OTERM97_OTERM345                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[32]_OTERM97_OTERM411                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[33]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[33]_OTERM7                                                                                                ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[33]_OTERM99_OTERM343                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[33]_OTERM99_OTERM409                                                                                      ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[34]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[34]_OTERM5                                                                                                ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[34]_OTERM101_OTERM341                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[34]_OTERM101_OTERM407                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[35]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[35]_OTERM3                                                                                                ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[35]_OTERM103_OTERM339                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[35]_OTERM103_OTERM405                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[36]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[36]_OTERM67                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[36]_OTERM105_OTERM403                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[36]_OTERM105_OTERM495                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[37]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[37]_OTERM65                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[37]_OTERM107_OTERM401                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[37]_OTERM107_OTERM493                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[38]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[38]_OTERM63                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[38]_OTERM109_OTERM399                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[38]_OTERM109_OTERM491                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[39]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[39]_OTERM61                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[39]_OTERM111_OTERM397                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[39]_OTERM111_OTERM489                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[40]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[40]_OTERM59                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[40]_OTERM113_OTERM395                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[40]_OTERM113_OTERM487                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[41]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[41]_OTERM57                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[41]_OTERM115_OTERM393                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[41]_OTERM115_OTERM485                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[42]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[42]_OTERM55                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[42]_OTERM117_OTERM391                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[42]_OTERM117_OTERM483                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[43]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[43]_OTERM53                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[43]_OTERM119_OTERM389                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[43]_OTERM119_OTERM481                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[44]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[44]_OTERM51                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[44]_OTERM121_OTERM387                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[44]_OTERM121_OTERM479                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[45]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[45]_OTERM49                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[45]_OTERM123_OTERM385                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[45]_OTERM123_OTERM477                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[46]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[46]_OTERM47                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[46]_OTERM125_OTERM383                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[46]_OTERM125_OTERM475                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[47]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[47]_OTERM45                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[47]_OTERM127_OTERM381                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[47]_OTERM127_OTERM473                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[48]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[48]_OTERM43                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[48]_OTERM129_OTERM379                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[48]_OTERM129_OTERM471                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[49]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[49]_OTERM41                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[49]_OTERM131_OTERM377                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[49]_OTERM131_OTERM469                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]_OTERM39                                                                                               ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]_OTERM159_OTERM375                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]_OTERM159_OTERM467                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]~110                                                                                                   ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]~110_RTM0161                                                                                           ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]~110_RTM0526                                                                                           ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[51]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[51]_OTERM133_OTERM465                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[52]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[52]_OTERM135_OTERM463                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[53]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[53]_OTERM137_OTERM461                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[54]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[54]_OTERM139_OTERM459                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[55]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[55]_OTERM141_OTERM457                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[56]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[56]_OTERM143_OTERM455                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[57]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[57]_OTERM145_OTERM453                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[58]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[58]_OTERM147_OTERM451                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[59]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[59]_OTERM149_OTERM449                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[60]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[60]_OTERM151_OTERM447                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[61]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[61]_OTERM153_OTERM445                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[62]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[62]_OTERM155_OTERM443                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[63]                                                                                                       ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[63]_OTERM157_OTERM441                                                                                     ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|sr~25                                                                                                                           ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|sr~26                                                                                                                           ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|sr~27                                                                                                                           ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|sr~27_RESYN1279_BDD1280                                                                                                         ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|sr~27_RESYN1281_BDD1282                                                                                                         ; Created          ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug|jtag_break_OTERM285                                                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|MonARegAddrInc[0]~1                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|MonAReg~7                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; qsys:u0|qsys_sdram_0:sdram_0|pending~0                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_sdram_0:sdram_0|pending~3                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_sdram_0:sdram_0|pending~4                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; qsys:u0|qsys_sdram_0:sdram_0|pending~8                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; qsys:u0|qsys_sdram_0:sdram_0|pending~8_RESYN1207_BDD1208                                                                                                                                                                                                                                                                                                                      ; Created          ; Timing optimization ;
; qsys:u0|qsys_sdram_0:sdram_0|pending~8_RESYN1209_BDD1210                                                                                                                                                                                                                                                                                                                      ; Created          ; Timing optimization ;
; qsys:u0|qsys_sdram_0:sdram_0|pending~8_RESYN1211_BDD1212                                                                                                                                                                                                                                                                                                                      ; Created          ; Timing optimization ;
; qsys:u0|qsys_sdram_0:sdram_0|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module|entry_0[57]~0                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; qsys:u0|qsys_sdram_0:sdram_0|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module|entry_0[57]~0_RESYN1341_BDD1342                                                                                                                                                                                                                                              ; Created          ; Timing optimization ;
; qsys:u0|qsys_sdram_0:sdram_0|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module|entry_1[57]~0                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; qsys:u0|qsys_sdram_0:sdram_0|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module|entry_1[57]~0_RESYN1339_BDD1340                                                                                                                                                                                                                                              ; Created          ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                              ; Deleted          ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                              ; Modified         ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_RESYN1819_BDD1820                            ; Created          ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10                                               ; Deleted          ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                                               ; Modified         ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_RESYN1815_BDD1816                             ; Created          ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_RESYN1817_BDD1818                             ; Created          ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3                                                   ; Deleted          ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                   ; Modified         ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4_RESYN1805_BDD1806                                 ; Created          ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0                                       ; Deleted          ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1                                       ; Deleted          ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                       ; Modified         ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_RESYN1809_BDD1810                     ; Created          ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23                   ; Modified         ; Timing optimization ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23_RESYN1813_BDD1814 ; Created          ; Timing optimization ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_tag_field[10]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_st_data[31]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|div_remainder[2]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|W_exception_reg_cause[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|shift_reg[5]                                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |qsys_hello_world|qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_break:the_qsys_nios2_cpu_nios2_oci_break|break_readreg[19]                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[17]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |qsys_hello_world|qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[12]                                                                                                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[9]                                                                                                                                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[1]                                                                                                                                                                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub|data_to_cpu[3]                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]                                                                                                                                                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|sr[37]                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|sr[33]                                                                                                     ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|sr[1]                                                                                                      ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck|sr[27]                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[8]                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[26]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                                                 ;
; 5:1                ; 28 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_pipe_flush_waddr[14]                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module|entries[1]                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|m_dqm[2]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|m_bank[0]                                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_slow_inst_result[5]                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|i_count[2]                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|m_addr[8]                                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|m_addr[8]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[26]                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|m_addr[4]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|m_addr[1]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|m_addr[4]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|m_addr[0]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 58 bits   ; 232 LEs       ; 0 LEs                ; 232 LEs                ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|active_data[18]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 58 bits   ; 232 LEs       ; 0 LEs                ; 232 LEs                ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|active_data[29]                                                                                                                                                                                                                                                                                                             ;
; 13:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|m_count[1]                                                                                                                                                                                                                                                                                                                  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|m_count[1]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|m_data[29]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|m_data[4]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_mul_cell_result_sel                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_logic_result[25]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|dc_data_rd_port_addr[8]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|dc_data_wr_port_data[0]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|dc_data_wr_port_data[16]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|dc_data_wr_port_data[9]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|dc_data_wr_port_data[24]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|src_data[93]                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|E_sh_cnt_col[1]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[93]                                                                                                                                                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|D_src2_reg[29]                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_data[91]                                                                                                                                                                                                                                                       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|F_ic_tag_rd_addr_nxt[2]                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[12]                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[24]                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|A_wr_data_unfiltered[6]                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|Selector36                                                                                                                                                                                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|Selector36                                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |qsys_hello_world|qsys:u0|qsys_sdram_1:sdram_1|Selector28                                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |qsys_hello_world|qsys:u0|qsys_sdram_0:sdram_0|Selector29                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |qsys_hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_4061:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_ram:ram|altsyncram:the_altsyncram|altsyncram_1kf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_sdram_0:sdram_0           ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_sdram_1:sdram_1           ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------+
; Source assignments for qsys:u0|qsys_uart_0:uart_0 ;
+-----------------------------+-------+------+------+
; Assignment                  ; Value ; From ; To   ;
+-----------------------------+-------+------+------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -    ;
+-----------------------------+-------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_reset_controller:rst_controller     ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppl0:comb_5|altpll:altpll_component ;
+-------------------------------+------------------------+-------------------------+
; Parameter Name                ; Value                  ; Type                    ;
+-------------------------------+------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                 ;
; PLL_TYPE                      ; AUTO                   ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ppl0 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 12500                  ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                 ;
; LOCK_HIGH                     ; 1                      ; Untyped                 ;
; LOCK_LOW                      ; 1                      ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                 ;
; SKIP_VCO                      ; OFF                    ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                 ;
; BANDWIDTH                     ; 0                      ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                 ;
; DOWN_SPREAD                   ; 0                      ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 5                      ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 5                      ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 3                      ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 3                      ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; -1563                  ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                 ;
; DPA_DIVIDER                   ; 0                      ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; VCO_MIN                       ; 0                      ; Untyped                 ;
; VCO_MAX                       ; 0                      ; Untyped                 ;
; VCO_CENTER                    ; 0                      ; Untyped                 ;
; PFD_MIN                       ; 0                      ; Untyped                 ;
; PFD_MAX                       ; 0                      ; Untyped                 ;
; M_INITIAL                     ; 0                      ; Untyped                 ;
; M                             ; 0                      ; Untyped                 ;
; N                             ; 1                      ; Untyped                 ;
; M2                            ; 1                      ; Untyped                 ;
; N2                            ; 1                      ; Untyped                 ;
; SS                            ; 1                      ; Untyped                 ;
; C0_HIGH                       ; 0                      ; Untyped                 ;
; C1_HIGH                       ; 0                      ; Untyped                 ;
; C2_HIGH                       ; 0                      ; Untyped                 ;
; C3_HIGH                       ; 0                      ; Untyped                 ;
; C4_HIGH                       ; 0                      ; Untyped                 ;
; C5_HIGH                       ; 0                      ; Untyped                 ;
; C6_HIGH                       ; 0                      ; Untyped                 ;
; C7_HIGH                       ; 0                      ; Untyped                 ;
; C8_HIGH                       ; 0                      ; Untyped                 ;
; C9_HIGH                       ; 0                      ; Untyped                 ;
; C0_LOW                        ; 0                      ; Untyped                 ;
; C1_LOW                        ; 0                      ; Untyped                 ;
; C2_LOW                        ; 0                      ; Untyped                 ;
; C3_LOW                        ; 0                      ; Untyped                 ;
; C4_LOW                        ; 0                      ; Untyped                 ;
; C5_LOW                        ; 0                      ; Untyped                 ;
; C6_LOW                        ; 0                      ; Untyped                 ;
; C7_LOW                        ; 0                      ; Untyped                 ;
; C8_LOW                        ; 0                      ; Untyped                 ;
; C9_LOW                        ; 0                      ; Untyped                 ;
; C0_INITIAL                    ; 0                      ; Untyped                 ;
; C1_INITIAL                    ; 0                      ; Untyped                 ;
; C2_INITIAL                    ; 0                      ; Untyped                 ;
; C3_INITIAL                    ; 0                      ; Untyped                 ;
; C4_INITIAL                    ; 0                      ; Untyped                 ;
; C5_INITIAL                    ; 0                      ; Untyped                 ;
; C6_INITIAL                    ; 0                      ; Untyped                 ;
; C7_INITIAL                    ; 0                      ; Untyped                 ;
; C8_INITIAL                    ; 0                      ; Untyped                 ;
; C9_INITIAL                    ; 0                      ; Untyped                 ;
; C0_MODE                       ; BYPASS                 ; Untyped                 ;
; C1_MODE                       ; BYPASS                 ; Untyped                 ;
; C2_MODE                       ; BYPASS                 ; Untyped                 ;
; C3_MODE                       ; BYPASS                 ; Untyped                 ;
; C4_MODE                       ; BYPASS                 ; Untyped                 ;
; C5_MODE                       ; BYPASS                 ; Untyped                 ;
; C6_MODE                       ; BYPASS                 ; Untyped                 ;
; C7_MODE                       ; BYPASS                 ; Untyped                 ;
; C8_MODE                       ; BYPASS                 ; Untyped                 ;
; C9_MODE                       ; BYPASS                 ; Untyped                 ;
; C0_PH                         ; 0                      ; Untyped                 ;
; C1_PH                         ; 0                      ; Untyped                 ;
; C2_PH                         ; 0                      ; Untyped                 ;
; C3_PH                         ; 0                      ; Untyped                 ;
; C4_PH                         ; 0                      ; Untyped                 ;
; C5_PH                         ; 0                      ; Untyped                 ;
; C6_PH                         ; 0                      ; Untyped                 ;
; C7_PH                         ; 0                      ; Untyped                 ;
; C8_PH                         ; 0                      ; Untyped                 ;
; C9_PH                         ; 0                      ; Untyped                 ;
; L0_HIGH                       ; 1                      ; Untyped                 ;
; L1_HIGH                       ; 1                      ; Untyped                 ;
; G0_HIGH                       ; 1                      ; Untyped                 ;
; G1_HIGH                       ; 1                      ; Untyped                 ;
; G2_HIGH                       ; 1                      ; Untyped                 ;
; G3_HIGH                       ; 1                      ; Untyped                 ;
; E0_HIGH                       ; 1                      ; Untyped                 ;
; E1_HIGH                       ; 1                      ; Untyped                 ;
; E2_HIGH                       ; 1                      ; Untyped                 ;
; E3_HIGH                       ; 1                      ; Untyped                 ;
; L0_LOW                        ; 1                      ; Untyped                 ;
; L1_LOW                        ; 1                      ; Untyped                 ;
; G0_LOW                        ; 1                      ; Untyped                 ;
; G1_LOW                        ; 1                      ; Untyped                 ;
; G2_LOW                        ; 1                      ; Untyped                 ;
; G3_LOW                        ; 1                      ; Untyped                 ;
; E0_LOW                        ; 1                      ; Untyped                 ;
; E1_LOW                        ; 1                      ; Untyped                 ;
; E2_LOW                        ; 1                      ; Untyped                 ;
; E3_LOW                        ; 1                      ; Untyped                 ;
; L0_INITIAL                    ; 1                      ; Untyped                 ;
; L1_INITIAL                    ; 1                      ; Untyped                 ;
; G0_INITIAL                    ; 1                      ; Untyped                 ;
; G1_INITIAL                    ; 1                      ; Untyped                 ;
; G2_INITIAL                    ; 1                      ; Untyped                 ;
; G3_INITIAL                    ; 1                      ; Untyped                 ;
; E0_INITIAL                    ; 1                      ; Untyped                 ;
; E1_INITIAL                    ; 1                      ; Untyped                 ;
; E2_INITIAL                    ; 1                      ; Untyped                 ;
; E3_INITIAL                    ; 1                      ; Untyped                 ;
; L0_MODE                       ; BYPASS                 ; Untyped                 ;
; L1_MODE                       ; BYPASS                 ; Untyped                 ;
; G0_MODE                       ; BYPASS                 ; Untyped                 ;
; G1_MODE                       ; BYPASS                 ; Untyped                 ;
; G2_MODE                       ; BYPASS                 ; Untyped                 ;
; G3_MODE                       ; BYPASS                 ; Untyped                 ;
; E0_MODE                       ; BYPASS                 ; Untyped                 ;
; E1_MODE                       ; BYPASS                 ; Untyped                 ;
; E2_MODE                       ; BYPASS                 ; Untyped                 ;
; E3_MODE                       ; BYPASS                 ; Untyped                 ;
; L0_PH                         ; 0                      ; Untyped                 ;
; L1_PH                         ; 0                      ; Untyped                 ;
; G0_PH                         ; 0                      ; Untyped                 ;
; G1_PH                         ; 0                      ; Untyped                 ;
; G2_PH                         ; 0                      ; Untyped                 ;
; G3_PH                         ; 0                      ; Untyped                 ;
; E0_PH                         ; 0                      ; Untyped                 ;
; E1_PH                         ; 0                      ; Untyped                 ;
; E2_PH                         ; 0                      ; Untyped                 ;
; E3_PH                         ; 0                      ; Untyped                 ;
; M_PH                          ; 0                      ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; CLK0_COUNTER                  ; G0                     ; Untyped                 ;
; CLK1_COUNTER                  ; G0                     ; Untyped                 ;
; CLK2_COUNTER                  ; G0                     ; Untyped                 ;
; CLK3_COUNTER                  ; G0                     ; Untyped                 ;
; CLK4_COUNTER                  ; G0                     ; Untyped                 ;
; CLK5_COUNTER                  ; G0                     ; Untyped                 ;
; CLK6_COUNTER                  ; E0                     ; Untyped                 ;
; CLK7_COUNTER                  ; E1                     ; Untyped                 ;
; CLK8_COUNTER                  ; E2                     ; Untyped                 ;
; CLK9_COUNTER                  ; E3                     ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; M_TIME_DELAY                  ; 0                      ; Untyped                 ;
; N_TIME_DELAY                  ; 0                      ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                 ;
; VCO_POST_SCALE                ; 0                      ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                 ;
; CBXI_PARAMETER                ; ppl0_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE          ;
+-------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0 ;
+----------------+-------------------------------------------+----------------------------------------------+
; Parameter Name ; Value                                     ; Type                                         ;
+----------------+-------------------------------------------+----------------------------------------------+
; INIT_FILE      ; qsys_epcs_flash_controller_0_boot_rom.hex ; String                                       ;
+----------------+-------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                    ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                 ;
; WIDTH_A                            ; 32                                        ; Signed Integer                                          ;
; WIDTHAD_A                          ; 8                                         ; Signed Integer                                          ;
; NUMWORDS_A                         ; 256                                       ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                 ;
; WIDTH_B                            ; 1                                         ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                         ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                 ;
; INIT_FILE                          ; qsys_epcs_flash_controller_0_boot_rom.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_4061                           ; Untyped                                                 ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                          ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                       ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                          ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                       ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_ram:ram ;
+----------------+--------------+-----------------------------------+
; Parameter Name ; Value        ; Type                              ;
+----------------+--------------+-----------------------------------+
; INIT_FILE      ; qsys_ram.hex ; String                            ;
+----------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_ram:ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 5120                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; qsys_ram.hex         ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 5120                 ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_1kf1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 30    ; Signed Integer                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 30    ; Signed Integer                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 21    ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_1_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 21    ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                               ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                               ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                               ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                               ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                               ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                               ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                      ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                      ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                      ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                      ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                      ;
; ID                        ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                      ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_0_epcs_control_port_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_0_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                      ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_003|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_005|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_006|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_007|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_008|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_009|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_010|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                    ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                    ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                    ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                    ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                    ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                    ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                    ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                    ;
; REORDER                   ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                           ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                           ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                           ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; ppl0:comb_5|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 12500                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                           ;
; Entity Instance                           ; qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; qsys:u0|qsys_ram:ram|altsyncram:the_altsyncram                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                          ;
;     -- NUMWORDS_A                         ; 5120                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                         ;
; Entity Instance            ; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                              ;
;     -- lpm_width           ; 8                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                        ;
; Entity Instance            ; qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                              ;
;     -- lpm_width           ; 8                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                        ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------+
; Port           ; Type  ; Severity ; Details                                ;
+----------------+-------+----------+----------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                           ;
; reset_in1      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                           ;
+----------------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_1_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_0_epcs_control_port_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                    ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_1_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_uart_0:uart_0"                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_sdram_1:sdram_1|qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_sdram_0:sdram_0|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_ram:ram" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; freeze ; Input ; Info     ; Stuck at GND         ;
+--------+-------+----------+----------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2:nios2"       ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic"                                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_jtag_uart_0:jtag_uart_0"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0"                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dclk          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; sce           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; sdo           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; data0         ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0"                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; uart0_rxd ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; uart0_txd ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ppl0:comb_5"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 152                         ;
; cycloneiii_ff         ; 3256                        ;
;     CLR               ; 732                         ;
;     CLR SCLR          ; 12                          ;
;     CLR SCLR SLD      ; 6                           ;
;     CLR SLD           ; 22                          ;
;     ENA               ; 488                         ;
;     ENA CLR           ; 1781                        ;
;     ENA CLR SCLR      ; 33                          ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SLD           ; 14                          ;
;     SLD               ; 9                           ;
;     plain             ; 135                         ;
; cycloneiii_io_obuf    ; 64                          ;
; cycloneiii_lcell_comb ; 4711                        ;
;     arith             ; 422                         ;
;         2 data inputs ; 191                         ;
;         3 data inputs ; 231                         ;
;     normal            ; 4289                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 58                          ;
;         2 data inputs ; 538                         ;
;         3 data inputs ; 1135                        ;
;         4 data inputs ; 2551                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 321                         ;
;                       ;                             ;
; Max LUT depth         ; 10.20                       ;
; Average LUT depth     ; 3.72                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 141                                      ;
; cycloneiii_ff         ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 149                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 141                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 36                                       ;
;         4 data inputs ; 72                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.08                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:26     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Aug 03 23:54:50 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off first -c first
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "qsys.qsys"
Info (12250): 2020.08.03.23:55:07 Progress: Loading 2020-07-31_first_qsys/qsys.qsys
Info (12250): 2020.08.03.23:55:08 Progress: Reading input file
Info (12250): 2020.08.03.23:55:08 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2020.08.03.23:55:08 Progress: Parameterizing module clk_0
Info (12250): 2020.08.03.23:55:08 Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 18.1]
Info (12250): 2020.08.03.23:55:09 Progress: Parameterizing module epcs_flash_controller_0
Info (12250): 2020.08.03.23:55:09 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2020.08.03.23:55:09 Progress: Parameterizing module jtag_uart_0
Info (12250): 2020.08.03.23:55:09 Progress: Adding nios2 [altera_nios2_gen2 18.1]
Info (12250): 2020.08.03.23:55:09 Progress: Parameterizing module nios2
Info (12250): 2020.08.03.23:55:09 Progress: Adding pio_0 [altera_avalon_pio 18.1]
Info (12250): 2020.08.03.23:55:09 Progress: Parameterizing module pio_0
Info (12250): 2020.08.03.23:55:09 Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Info (12250): 2020.08.03.23:55:09 Progress: Parameterizing module ram
Info (12250): 2020.08.03.23:55:09 Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2020.08.03.23:55:09 Progress: Parameterizing module sdram_0
Info (12250): 2020.08.03.23:55:09 Progress: Adding sdram_1 [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2020.08.03.23:55:09 Progress: Parameterizing module sdram_1
Info (12250): 2020.08.03.23:55:09 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Info (12250): 2020.08.03.23:55:09 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2020.08.03.23:55:09 Progress: Adding uart_0 [altera_avalon_uart 18.1]
Info (12250): 2020.08.03.23:55:09 Progress: Parameterizing module uart_0
Info (12250): 2020.08.03.23:55:09 Progress: Building connections
Info (12250): 2020.08.03.23:55:09 Progress: Parameterizing connections
Info (12250): 2020.08.03.23:55:09 Progress: Validating
Info (12250): 2020.08.03.23:55:10 Progress: Done reading input file
Info (12250): Qsys.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Qsys.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design.
Info (12250): Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning (12251): Qsys.nios2: Current device family selected does not support 32-bit hard multiplier. This may reduce system Fmax
Info (12250): Qsys.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Qsys.sdram_1: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning (12251): Qsys.epcs_flash_controller_0: epcs_flash_controller_0.external must be exported, or connected to a matching conduit.
Info (12250): Qsys: Generating qsys "qsys" for QUARTUS_SYNTH
Info (12250): Epcs_flash_controller_0: Starting RTL generation for module 'qsys_epcs_flash_controller_0'
Info (12250): Epcs_flash_controller_0:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=qsys_epcs_flash_controller_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0002_epcs_flash_controller_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0002_epcs_flash_controller_0_gen//qsys_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Epcs_flash_controller_0: Done RTL generation for module 'qsys_epcs_flash_controller_0'
Info (12250): Epcs_flash_controller_0: "qsys" instantiated altera_avalon_epcs_flash_controller "epcs_flash_controller_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'qsys_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0003_jtag_uart_0_gen//qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'qsys_jtag_uart_0'
Info (12250): Jtag_uart_0: "qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2: "qsys" instantiated altera_nios2_gen2 "nios2"
Info (12250): Pio_0: Starting RTL generation for module 'qsys_pio_0'
Info (12250): Pio_0:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0004_pio_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0004_pio_0_gen//qsys_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'qsys_pio_0'
Info (12250): Pio_0: "qsys" instantiated altera_avalon_pio "pio_0"
Info (12250): Ram: Starting RTL generation for module 'qsys_ram'
Info (12250): Ram:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_ram --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0005_ram_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0005_ram_gen//qsys_ram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Ram: Done RTL generation for module 'qsys_ram'
Info (12250): Ram: "qsys" instantiated altera_avalon_onchip_memory2 "ram"
Info (12250): Sdram_0: Starting RTL generation for module 'qsys_sdram_0'
Info (12250): Sdram_0:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0006_sdram_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0006_sdram_0_gen//qsys_sdram_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram_0: Done RTL generation for module 'qsys_sdram_0'
Info (12250): Sdram_0: "qsys" instantiated altera_avalon_new_sdram_controller "sdram_0"
Info (12250): Sdram_1: Starting RTL generation for module 'qsys_sdram_1'
Info (12250): Sdram_1:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram_1 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0007_sdram_1_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0007_sdram_1_gen//qsys_sdram_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram_1: Done RTL generation for module 'qsys_sdram_1'
Info (12250): Sdram_1: "qsys" instantiated altera_avalon_new_sdram_controller "sdram_1"
Info (12250): Sysid_qsys_0: "qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Uart_0: Starting RTL generation for module 'qsys_uart_0'
Info (12250): Uart_0:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=qsys_uart_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0009_uart_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0009_uart_0_gen//qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_0: Done RTL generation for module 'qsys_uart_0'
Info (12250): Uart_0: "qsys" instantiated altera_avalon_uart "uart_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "qsys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'qsys_nios2_cpu'
Info (12250): Cpu:   Generation command is [exec D:/Program_D/ntelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/Program_D/ntelFPGA/18.1/quartus/bin64//perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_nios2_cpu --dir=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0012_cpu_gen/ --quartus_bindir=D:/Program_D/ntelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_7426429159690432814.dir/0012_cpu_gen//qsys_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.08.03 23:55:27 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.08.03 23:55:27 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.08.03 23:55:27 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.08.03 23:55:27 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2020.08.03 23:55:28 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2020.08.03 23:55:28 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.08.03 23:55:28 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.08.03 23:55:28 (*)     Testbench
Info (12250): Cpu: # 2020.08.03 23:55:28 (*)     Instruction decoding
Info (12250): Cpu: # 2020.08.03 23:55:28 (*)       Instruction fields
Info (12250): Cpu: # 2020.08.03 23:55:28 (*)       Instruction decodes
Info (12250): Cpu: # 2020.08.03 23:55:29 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2020.08.03 23:55:29 (*)       Instruction controls
Info (12250): Cpu: # 2020.08.03 23:55:29 (*)     Pipeline frontend
Info (12250): Cpu: # 2020.08.03 23:55:29 (*)     Pipeline backend
Info (12250): Cpu: # 2020.08.03 23:55:32 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.08.03 23:55:34 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2020.08.03 23:55:35 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'qsys_nios2_cpu'
Info (12250): Cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info (12250): Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Qsys: Done "qsys" with 34 modules, 55 files
Info (12249): Finished elaborating Platform Designer system entity "qsys.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file first.v
    Info (12023): Found entity 1: qsys_hello_world File: D:/project/FPGA/2020-07-31_first_qsys/first.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ppl0.v
    Info (12023): Found entity 1: ppl0 File: D:/project/FPGA/2020-07-31_first_qsys/ppl0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v
    Info (12023): Found entity 1: qsys File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v
    Info (12023): Found entity 1: qsys_epcs_flash_controller_0_sub File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v Line: 41
    Info (12023): Found entity 2: qsys_epcs_flash_controller_0 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v Line: 425
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv
    Info (12023): Found entity 1: qsys_irq_mapper File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_jtag_uart_0.v
    Info (12023): Found entity 1: qsys_jtag_uart_0_sim_scfifo_w File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: qsys_jtag_uart_0_scfifo_w File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: qsys_jtag_uart_0_sim_scfifo_r File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: qsys_jtag_uart_0_scfifo_r File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: qsys_jtag_uart_0 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: qsys_mm_interconnect_0 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_cmd_demux File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_cmd_demux_001 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_cmd_mux File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_cmd_mux_002 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_router_default_decode File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: qsys_mm_interconnect_0_router File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_router_001_default_decode File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: qsys_mm_interconnect_0_router_001 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_router_002_default_decode File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: qsys_mm_interconnect_0_router_002 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_router_004_default_decode File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: qsys_mm_interconnect_0_router_004 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_rsp_demux File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_rsp_demux_002 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_rsp_mux File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_rsp_mux_001 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2.v
    Info (12023): Found entity 1: qsys_nios2 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu.v
    Info (12023): Found entity 1: qsys_nios2_cpu_ic_data_module File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 21
    Info (12023): Found entity 2: qsys_nios2_cpu_ic_tag_module File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 89
    Info (12023): Found entity 3: qsys_nios2_cpu_bht_module File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 158
    Info (12023): Found entity 4: qsys_nios2_cpu_register_bank_a_module File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 227
    Info (12023): Found entity 5: qsys_nios2_cpu_register_bank_b_module File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 293
    Info (12023): Found entity 6: qsys_nios2_cpu_dc_tag_module File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 359
    Info (12023): Found entity 7: qsys_nios2_cpu_dc_data_module File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 425
    Info (12023): Found entity 8: qsys_nios2_cpu_dc_victim_module File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 494
    Info (12023): Found entity 9: qsys_nios2_cpu_nios2_oci_debug File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 562
    Info (12023): Found entity 10: qsys_nios2_cpu_nios2_oci_break File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 708
    Info (12023): Found entity 11: qsys_nios2_cpu_nios2_oci_xbrk File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 1001
    Info (12023): Found entity 12: qsys_nios2_cpu_nios2_oci_dbrk File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 1262
    Info (12023): Found entity 13: qsys_nios2_cpu_nios2_oci_itrace File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 1451
    Info (12023): Found entity 14: qsys_nios2_cpu_nios2_oci_td_mode File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 1634
    Info (12023): Found entity 15: qsys_nios2_cpu_nios2_oci_dtrace File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 1702
    Info (12023): Found entity 16: qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 1784
    Info (12023): Found entity 17: qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 1856
    Info (12023): Found entity 18: qsys_nios2_cpu_nios2_oci_fifo_cnt_inc File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 1899
    Info (12023): Found entity 19: qsys_nios2_cpu_nios2_oci_fifo File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 1946
    Info (12023): Found entity 20: qsys_nios2_cpu_nios2_oci_pib File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2432
    Info (12023): Found entity 21: qsys_nios2_cpu_nios2_oci_im File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2455
    Info (12023): Found entity 22: qsys_nios2_cpu_nios2_performance_monitors File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2525
    Info (12023): Found entity 23: qsys_nios2_cpu_nios2_avalon_reg File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2542
    Info (12023): Found entity 24: qsys_nios2_cpu_ociram_sp_ram_module File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2635
    Info (12023): Found entity 25: qsys_nios2_cpu_nios2_ocimem File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2700
    Info (12023): Found entity 26: qsys_nios2_cpu_nios2_oci File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2881
    Info (12023): Found entity 27: qsys_nios2_cpu File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: qsys_nios2_cpu_debug_slave_sysclk File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: qsys_nios2_cpu_debug_slave_tck File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: qsys_nios2_cpu_debug_slave_wrapper File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v
    Info (12023): Found entity 1: qsys_nios2_cpu_mult_cell File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_test_bench.v
    Info (12023): Found entity 1: qsys_nios2_cpu_test_bench File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_pio_0.v
    Info (12023): Found entity 1: qsys_pio_0 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_ram.v
    Info (12023): Found entity 1: qsys_ram File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram_0.v
    Info (12023): Found entity 1: qsys_sdram_0_input_efifo_module File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v Line: 21
    Info (12023): Found entity 2: qsys_sdram_0 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram_1.v
    Info (12023): Found entity 1: qsys_sdram_1_input_efifo_module File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v Line: 21
    Info (12023): Found entity 2: qsys_sdram_1 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sysid_qsys_0.v
    Info (12023): Found entity 1: qsys_sysid_qsys_0 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sysid_qsys_0.v Line: 34
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_uart_0.v
    Info (12023): Found entity 1: qsys_uart_0_tx File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v Line: 21
    Info (12023): Found entity 2: qsys_uart_0_rx_stimulus_source File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v Line: 194
    Info (12023): Found entity 3: qsys_uart_0_rx File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v Line: 288
    Info (12023): Found entity 4: qsys_uart_0_regs File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v Line: 547
    Info (12023): Found entity 5: qsys_uart_0 File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v Line: 793
Info (12127): Elaborating entity "qsys_hello_world" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at first.v(32): object "sys_rst_n" assigned a value but never read File: D:/project/FPGA/2020-07-31_first_qsys/first.v Line: 32
Info (12128): Elaborating entity "ppl0" for hierarchy "ppl0:comb_5" File: D:/project/FPGA/2020-07-31_first_qsys/first.v Line: 45
Info (12128): Elaborating entity "altpll" for hierarchy "ppl0:comb_5|altpll:altpll_component" File: D:/project/FPGA/2020-07-31_first_qsys/ppl0.v Line: 107
Info (12130): Elaborated megafunction instantiation "ppl0:comb_5|altpll:altpll_component" File: D:/project/FPGA/2020-07-31_first_qsys/ppl0.v Line: 107
Info (12133): Instantiated megafunction "ppl0:comb_5|altpll:altpll_component" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/ppl0.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "-1563"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "12500"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ppl0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ppl0_altpll.v
    Info (12023): Found entity 1: ppl0_altpll File: D:/project/FPGA/2020-07-31_first_qsys/db/ppl0_altpll.v Line: 30
Info (12128): Elaborating entity "ppl0_altpll" for hierarchy "ppl0:comb_5|altpll:altpll_component|ppl0_altpll:auto_generated" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "qsys" for hierarchy "qsys:u0" File: D:/project/FPGA/2020-07-31_first_qsys/first.v Line: 71
Info (12128): Elaborating entity "qsys_epcs_flash_controller_0" for hierarchy "qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 131
Info (12128): Elaborating entity "qsys_epcs_flash_controller_0_sub" for hierarchy "qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v Line: 507
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v Line: 551
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v Line: 551
Info (12133): Instantiated megafunction "qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v Line: 551
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "qsys_epcs_flash_controller_0_boot_rom.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4061.tdf
    Info (12023): Found entity 1: altsyncram_4061 File: D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_4061.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4061" for hierarchy "qsys:u0|qsys_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_4061:auto_generated" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_jtag_uart_0" for hierarchy "qsys:u0|qsys_jtag_uart_0:jtag_uart_0" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 144
Info (12128): Elaborating entity "qsys_jtag_uart_0_scfifo_w" for hierarchy "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/project/FPGA/2020-07-31_first_qsys/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/project/FPGA/2020-07-31_first_qsys/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/project/FPGA/2020-07-31_first_qsys/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/project/FPGA/2020-07-31_first_qsys/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/project/FPGA/2020-07-31_first_qsys/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: D:/project/FPGA/2020-07-31_first_qsys/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: D:/project/FPGA/2020-07-31_first_qsys/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/project/FPGA/2020-07-31_first_qsys/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/project/FPGA/2020-07-31_first_qsys/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/project/FPGA/2020-07-31_first_qsys/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "qsys_jtag_uart_0_scfifo_r" for hierarchy "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "qsys:u0|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "qsys_nios2" for hierarchy "qsys:u0|qsys_nios2:nios2" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 175
Info (12128): Elaborating entity "qsys_nios2_cpu" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2.v Line: 69
Info (12128): Elaborating entity "qsys_nios2_cpu_test_bench" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_test_bench:the_qsys_nios2_cpu_test_bench" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 6031
Info (12128): Elaborating entity "qsys_nios2_cpu_ic_data_module" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 7033
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 61
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_cjd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_nios2_cpu_ic_tag_module" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 7099
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 129
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "26"
    Info (12134): Parameter "width_b" = "26"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fad1.tdf
    Info (12023): Found entity 1: altsyncram_fad1 File: D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_fad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fad1" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_nios2_cpu_bht_module" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 7297
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 198
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_97d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_nios2_cpu_register_bank_a_module" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 8264
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 264
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_nios2_cpu_register_bank_b_module" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_register_bank_b_module:qsys_nios2_cpu_register_bank_b" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 8282
Info (12128): Elaborating entity "qsys_nios2_cpu_mult_cell" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 8810
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v Line: 64
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v Line: 64
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v Line: 64
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "ACLR1"
    Info (12134): Parameter "output_register" = "CLOCK1"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_USED"
    Info (12134): Parameter "port_signb" = "PORT_USED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_pipeline_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_result" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_t2i2.v
    Info (12023): Found entity 1: altera_mult_add_t2i2 File: D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_t2i2" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v Line: 131
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v Line: 131
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v Line: 131
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "ACLR1"
    Info (12134): Parameter "output_register" = "CLOCK1"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_USED"
    Info (12134): Parameter "port_signb" = "PORT_USED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "64"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_register_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2003
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2003
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12128): Elaborating entity "ama_register_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "qsys_nios2_cpu_dc_tag_module" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 9440
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 396
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "width_b" = "21"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nic1.tdf
    Info (12023): Found entity 1: altsyncram_nic1 File: D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_nic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nic1" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_nic1:auto_generated" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_nios2_cpu_dc_data_module" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 9506
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 465
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_kdf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_nios2_cpu_dc_victim_module" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 9618
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 534
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_r3d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 10423
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci_debug" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 632
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci_break" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_break:the_qsys_nios2_cpu_nios2_oci_break" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3128
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci_xbrk" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3151
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci_dbrk" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_dbrk:the_qsys_nios2_cpu_nios2_oci_dbrk" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3178
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci_itrace" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_itrace:the_qsys_nios2_cpu_nios2_oci_itrace" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3216
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci_dtrace" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_dtrace:the_qsys_nios2_cpu_nios2_oci_dtrace" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3231
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci_td_mode" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_dtrace:the_qsys_nios2_cpu_nios2_oci_dtrace|qsys_nios2_cpu_nios2_oci_td_mode:qsys_nios2_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 1752
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci_fifo" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3246
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo|qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2065
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo|qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2074
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo|qsys_nios2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_nios2_cpu_nios2_oci_fifo_cnt_inc" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2083
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci_pib" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_pib:the_qsys_nios2_cpu_nios2_oci_pib" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3251
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_oci_im" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_im:the_qsys_nios2_cpu_nios2_oci_im" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3265
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_avalon_reg" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3284
Info (12128): Elaborating entity "qsys_nios2_cpu_nios2_ocimem" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3304
Info (12128): Elaborating entity "qsys_nios2_cpu_ociram_sp_ram_module" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2675
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_nios2_cpu_debug_slave_wrapper" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3406
Info (12128): Elaborating entity "qsys_nios2_cpu_debug_slave_tck" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "qsys_nios2_cpu_debug_slave_sysclk" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|qsys_nios2_cpu_debug_slave_sysclk:the_qsys_nios2_cpu_debug_slave_sysclk" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "qsys_pio_0" for hierarchy "qsys:u0|qsys_pio_0:pio_0" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 186
Info (12128): Elaborating entity "qsys_ram" for hierarchy "qsys:u0|qsys_ram:ram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 200
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:u0|qsys_ram:ram|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v Line: 69
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_ram:ram|altsyncram:the_altsyncram" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v Line: 69
Info (12133): Instantiated megafunction "qsys:u0|qsys_ram:ram|altsyncram:the_altsyncram" with the following parameter: File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "qsys_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1kf1.tdf
    Info (12023): Found entity 1: altsyncram_1kf1 File: D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_1kf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1kf1" for hierarchy "qsys:u0|qsys_ram:ram|altsyncram:the_altsyncram|altsyncram_1kf1:auto_generated" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_sdram_0" for hierarchy "qsys:u0|qsys_sdram_0:sdram_0" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 223
Info (12128): Elaborating entity "qsys_sdram_0_input_efifo_module" for hierarchy "qsys:u0|qsys_sdram_0:sdram_0|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v Line: 298
Info (12128): Elaborating entity "qsys_sdram_1" for hierarchy "qsys:u0|qsys_sdram_1:sdram_1" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 246
Info (12128): Elaborating entity "qsys_sdram_1_input_efifo_module" for hierarchy "qsys:u0|qsys_sdram_1:sdram_1|qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v Line: 298
Info (12128): Elaborating entity "qsys_sysid_qsys_0" for hierarchy "qsys:u0|qsys_sysid_qsys_0:sysid_qsys_0" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 253
Info (12128): Elaborating entity "qsys_uart_0" for hierarchy "qsys:u0|qsys_uart_0:uart_0" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 268
Info (12128): Elaborating entity "qsys_uart_0_tx" for hierarchy "qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_tx:the_qsys_uart_0_tx" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v Line: 867
Info (12128): Elaborating entity "qsys_uart_0_rx" for hierarchy "qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v Line: 885
Info (12128): Elaborating entity "qsys_uart_0_rx_stimulus_source" for hierarchy "qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_rx:the_qsys_uart_0_rx|qsys_uart_0_rx_stimulus_source:the_qsys_uart_0_rx_stimulus_source" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v Line: 366
Info (12128): Elaborating entity "qsys_uart_0_regs" for hierarchy "qsys:u0|qsys_uart_0:uart_0|qsys_uart_0_regs:the_qsys_uart_0_regs" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v Line: 916
Info (12128): Elaborating entity "qsys_mm_interconnect_0" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 348
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 813
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 873
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 937
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1001
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1065
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1129
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1193
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1257
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1321
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1449
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1530
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1611
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1695
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1736
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2486
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2752
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_default_decode" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 192
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_001" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2768
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 184
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_002" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2784
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_004" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2816
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_004_default_decode" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2962
Info (12128): Elaborating entity "qsys_mm_interconnect_0_cmd_demux" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3077
Info (12128): Elaborating entity "qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3124
Info (12128): Elaborating entity "qsys_mm_interconnect_0_cmd_mux" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3141
Info (12128): Elaborating entity "qsys_mm_interconnect_0_cmd_mux_002" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3181
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "qsys_mm_interconnect_0_rsp_demux" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3330
Info (12128): Elaborating entity "qsys_mm_interconnect_0_rsp_demux_002" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3370
Info (12128): Elaborating entity "qsys_mm_interconnect_0_rsp_mux" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3567
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3614
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3643
Info (12128): Elaborating entity "qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "qsys:u0|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "qsys_irq_mapper" for hierarchy "qsys:u0|qsys_irq_mapper:irq_mapper" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 357
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsys:u0|altera_reset_controller:rst_controller" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 420
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsys:u0|altera_reset_controller:rst_controller_001" File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v Line: 483
Warning (12020): Port "jdo" on the entity instantiation of "the_qsys_nios2_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.08.03.23:55:54 Progress: Loading sld72322c81/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_kp01.tdf
    Info (12023): Found entity 1: mult_kp01 File: D:/project/FPGA/2020-07-31_first_qsys/db/mult_kp01.tdf Line: 30
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 204 buffer(s)
    Info (13019): Ignored 204 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sram0_cke" is stuck at VCC File: D:/project/FPGA/2020-07-31_first_qsys/first.v Line: 8
    Warning (13410): Pin "sram1_cke" is stuck at VCC File: D:/project/FPGA/2020-07-31_first_qsys/first.v Line: 19
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 52 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   12.500          clk
    Info (332111):    7.500 comb_5|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    7.500 comb_5|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    1.000 jtag.bp.u0_jtag_uart_0_qsys_jtag_uart_0_alt_jtag_atlantic_raw_tck
    Info (332111):    1.000 jtag.bp.u0_nios2_cpu_the_qsys_nios2_cpu_nios2_oci_the_qsys_nios2_cpu_debug_slave_wrapper_qsys_nios2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 3915 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 769 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:09
Info (13000): Registers with preset signals will power-up high File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 4 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file D:/project/FPGA/2020-07-31_first_qsys/output_files/first.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 127 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[31]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[14]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[15]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[16]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[17]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[18]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[19]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[20]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[21]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[22]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[23]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[24]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[25]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[26]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[27]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[28]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[29]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[30]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signb_reg_block|data_out_wire[0]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[30]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[31]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
    Info (35004): Node: "qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_t2i2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block|data_out_wire[0]" File: d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1716
Info (21057): Implemented 6887 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 48 output pins
    Info (21060): Implemented 64 bidirectional pins
    Info (21061): Implemented 6439 logic cells
    Info (21064): Implemented 321 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 5009 megabytes
    Info: Processing ended: Mon Aug 03 23:56:33 2020
    Info: Elapsed time: 00:01:43
    Info: Total CPU time (on all processors): 00:02:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/project/FPGA/2020-07-31_first_qsys/output_files/first.map.smsg.


