#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Nov  7 12:12:07 2025
# Process ID         : 1209030
# Current directory  : /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/design_1_PSK_DM_0_0_synth_1
# Command line       : vivado -log design_1_PSK_DM_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PSK_DM_0_0.tcl
# Log file           : /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/design_1_PSK_DM_0_0_synth_1/design_1_PSK_DM_0_0.vds
# Journal file       : /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/design_1_PSK_DM_0_0_synth_1/vivado.jou
# Running On         : ubuntu
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 399.547 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16478 MB
# Swap memory        : 16383 MB
# Total Virtual      : 32862 MB
# Available Virtual  : 18915 MB
#-----------------------------------------------------------
source design_1_PSK_DM_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elysia/Software/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_PSK_DM_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 1209217
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1980.414 ; gain = 416.828 ; free physical = 270 ; free virtual = 14832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_PSK_DM_0_0' [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_PSK_DM_0_0/synth/design_1_PSK_DM_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PSK_DM' [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/PSK_DM.v:24]
INFO: [Synth 8-6157] synthesizing module 'costas_loop' [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/costas_loop.v:23]
INFO: [Synth 8-6157] synthesizing module 'fir_lpf_psk' [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/design_1_PSK_DM_0_0_synth_1/.Xil/Vivado-1209030-ubuntu/realtime/fir_lpf_psk_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_lpf_psk' (0#1) [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/design_1_PSK_DM_0_0_synth_1/.Xil/Vivado-1209030-ubuntu/realtime/fir_lpf_psk_stub.v:6]
WARNING: [Synth 8-689] width (34) of port connection 'm_axis_data_tdata' does not match port width (40) of module 'fir_lpf_psk' [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/costas_loop.v:109]
WARNING: [Synth 8-689] width (34) of port connection 'm_axis_data_tdata' does not match port width (40) of module 'fir_lpf_psk' [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/costas_loop.v:119]
INFO: [Synth 8-6155] done synthesizing module 'costas_loop' (0#1) [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/costas_loop.v:23]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_psk' [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/design_1_PSK_DM_0_0_synth_1/.Xil/Vivado-1209030-ubuntu/realtime/mult_gen_psk_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_psk' (0#1) [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/design_1_PSK_DM_0_0_synth_1/.Xil/Vivado-1209030-ubuntu/realtime/mult_gen_psk_stub.v:6]
WARNING: [Synth 8-689] width (34) of port connection 'm_axis_data_tdata' does not match port width (40) of module 'fir_lpf_psk' [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/PSK_DM.v:70]
INFO: [Synth 8-6155] done synthesizing module 'PSK_DM' (0#1) [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/PSK_DM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PSK_DM_0_0' (0#1) [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_PSK_DM_0_0/synth/design_1_PSK_DM_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2058.383 ; gain = 494.797 ; free physical = 175 ; free virtual = 14629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.195 ; gain = 512.609 ; free physical = 175 ; free virtual = 14629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.195 ; gain = 512.609 ; free physical = 175 ; free virtual = 14629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.195 ; gain = 0.000 ; free physical = 175 ; free virtual = 14629
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/fir_lpf_psk/fir_lpf_psk_in_context.xdc] for cell 'inst/costas_loop_inst/fir_lpf_psk_psk2'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/fir_lpf_psk/fir_lpf_psk_in_context.xdc] for cell 'inst/costas_loop_inst/fir_lpf_psk_psk2'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/fir_lpf_psk/fir_lpf_psk_in_context.xdc] for cell 'inst/costas_loop_inst/fir_lpf_psk_psk3'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/fir_lpf_psk/fir_lpf_psk_in_context.xdc] for cell 'inst/costas_loop_inst/fir_lpf_psk_psk3'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/fir_lpf_psk/fir_lpf_psk_in_context.xdc] for cell 'inst/fir_lpf_psk_psk1'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/fir_lpf_psk/fir_lpf_psk_in_context.xdc] for cell 'inst/fir_lpf_psk_psk1'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/mult_gen_psk/mult_gen_psk/mult_gen_psk_in_context.xdc] for cell 'inst/mult_gen_psk'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/mult_gen_psk/mult_gen_psk/mult_gen_psk_in_context.xdc] for cell 'inst/mult_gen_psk'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_PSK_DM_0_0/design_1_PSK_DM_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_PSK_DM_0_0/design_1_PSK_DM_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/design_1_PSK_DM_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/design_1_PSK_DM_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.934 ; gain = 0.000 ; free physical = 333 ; free virtual = 14688
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2203.934 ; gain = 0.000 ; free physical = 333 ; free virtual = 14688
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2203.934 ; gain = 640.348 ; free physical = 247 ; free virtual = 14604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2211.938 ; gain = 648.352 ; free physical = 247 ; free virtual = 14604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/design_1_PSK_DM_0_0_synth_1/dont_touch.xdc, line 15).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fir_lpf_psk_psk1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/costas_loop_inst/fir_lpf_psk_psk2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/costas_loop_inst/fir_lpf_psk_psk3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mult_gen_psk. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2211.938 ; gain = 648.352 ; free physical = 247 ; free virtual = 14604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2211.938 ; gain = 648.352 ; free physical = 247 ; free virtual = 14606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP costas_loop_inst/phase_error0, operation Mode is: A*B.
DSP Report: operator costas_loop_inst/phase_error0 is absorbed into DSP costas_loop_inst/phase_error0.
DSP Report: Generating DSP costas_loop_inst/i_mixer0, operation Mode is: A*B.
DSP Report: operator costas_loop_inst/i_mixer0 is absorbed into DSP costas_loop_inst/i_mixer0.
DSP Report: Generating DSP costas_loop_inst/q_mixer0, operation Mode is: A*B.
DSP Report: operator costas_loop_inst/q_mixer0 is absorbed into DSP costas_loop_inst/q_mixer0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2211.938 ; gain = 648.352 ; free physical = 188 ; free virtual = 14547
---------------------------------------------------------------------------------
 Sort Area is  costas_loop_inst/i_mixer0_2 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  costas_loop_inst/phase_error0_0 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  costas_loop_inst/q_mixer0_3 : 0 0 : 1937 1937 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|costas_loop | sine_lut   | 256x16        | LUT            | 
|costas_loop | cosine_lut | 256x16        | LUT            | 
|PSK_DM      | p_0_out    | 256x16        | LUT            | 
|PSK_DM      | p_0_out    | 256x16        | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|costas_loop | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|costas_loop | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|costas_loop | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2265.938 ; gain = 702.352 ; free physical = 290 ; free virtual = 14334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2266.938 ; gain = 703.352 ; free physical = 290 ; free virtual = 14333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2285.969 ; gain = 722.383 ; free physical = 274 ; free virtual = 14317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2451.781 ; gain = 888.195 ; free physical = 184 ; free virtual = 14180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2451.781 ; gain = 888.195 ; free physical = 184 ; free virtual = 14180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2451.781 ; gain = 888.195 ; free physical = 184 ; free virtual = 14180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2451.781 ; gain = 888.195 ; free physical = 184 ; free virtual = 14180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2451.781 ; gain = 888.195 ; free physical = 184 ; free virtual = 14180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2451.781 ; gain = 888.195 ; free physical = 184 ; free virtual = 14180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|costas_loop | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|costas_loop | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|costas_loop | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_psk  |         1|
|2     |fir_lpf_psk   |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |fir_lpf_psk  |     3|
|4     |mult_gen_psk |     1|
|5     |CARRY4       |    13|
|6     |DSP48E1      |     3|
|7     |LUT1         |     1|
|8     |LUT2         |   125|
|9     |LUT3         |     6|
|10    |LUT4         |    27|
|11    |LUT5         |     3|
|12    |LUT6         |   112|
|13    |MUXF7        |     3|
|14    |FDCE         |    94|
|15    |FDRE         |    18|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2451.781 ; gain = 888.195 ; free physical = 184 ; free virtual = 14180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2451.781 ; gain = 760.457 ; free physical = 184 ; free virtual = 14180
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2451.789 ; gain = 888.195 ; free physical = 184 ; free virtual = 14180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.789 ; gain = 0.000 ; free physical = 307 ; free virtual = 14303
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.809 ; gain = 0.000 ; free physical = 299 ; free virtual = 14294
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7803984
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2507.809 ; gain = 1115.871 ; free physical = 271 ; free virtual = 14267
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1508.871; main = 1508.871; forked = 207.880
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3130.395; main = 2507.812; forked = 918.453
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.820 ; gain = 0.000 ; free physical = 243 ; free virtual = 14239
INFO: [Common 17-1381] The checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/design_1_PSK_DM_0_0_synth_1/design_1_PSK_DM_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_PSK_DM_0_0_utilization_synth.rpt -pb design_1_PSK_DM_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  7 12:12:31 2025...
