// Seed: 1040577970
module module_0;
  logic id_1;
  ;
  assign id_1 = -1;
  assign module_3.id_11 = 0;
endmodule
module module_1 (
    output tri id_0
);
  logic id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1
);
  wire [-1 : -1] id_3, id_4;
  logic id_5;
  ;
  module_0 modCall_1 ();
  wire id_6, id_7, id_8;
endmodule : SymbolIdentifier
module module_3 (
    output tri id_0,
    input tri0 id_1,
    output wire id_2,
    input supply1 id_3,
    output uwire id_4,
    input wand id_5,
    output supply0 id_6,
    output wand id_7,
    input wor id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wire id_11
);
  assign id_2 = id_8 | id_10;
  module_0 modCall_1 ();
endmodule
