Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "simprims_ver" -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/university/3991/fpga/homeworks/show_ALU_in_7segment/test_show_7segment_isim_par.exe" -prj "E:/university/3991/fpga/homeworks/show_ALU_in_7segment/test_show_7segment_par.prj" "work.test_show_7segment" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/university/3991/fpga/homeworks/show_ALU_in_7segment/netgen/par/show_ALU_in_7segment_timesim.v" into library work
Analyzing Verilog file "E:/university/3991/fpga/homeworks/show_ALU_in_7segment/test_show_7segment.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_IPAD
Compiling module X_BUF
Compiling module X_OPAD
Compiling module X_OBUFT
Compiling module X_INV(LOC="PAD141")
Compiling module X_LUT6(INIT=64'b0101111101101101...
Compiling module X_LUT5(INIT=32'b1011001110110010...
Compiling module show_ALU_in_7segment
Compiling module test_show_7segment
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 69 Verilog Units
Built simulation executable E:/university/3991/fpga/homeworks/show_ALU_in_7segment/test_show_7segment_isim_par.exe
Fuse Memory Usage: 31140 KB
Fuse CPU Usage: 687 ms
