Model {
SavedCharacterEncoding "ISO-8859-1"
EnableAccessToBaseWorkspace on
SLXCompressionType "Normal"
ScopeRefreshTime "0.035000"
OverrideScopeRefreshTime on
DisableAllScopes off
DataTypeOverride "UseLocalSettings"
DataTypeOverrideAppliesTo "AllNumericTypes"
MinMaxOverflowLogging "UseLocalSettings"
MinMaxOverflowArchiveMode "Overwrite"
FPTRunName "Run 1"
MaxMDLFileLineLength "120"
InitFcn "modelSettings\n"
LastSavedArchitecture "maci64"
HideAutomaticNames on
UpdateHistory "UpdateHistoryNever"
ModifiedByFormat "%<Auto>"
ModifiedDateFormat "%<Auto>"
RTWModifiedTimeStamp "445897378"
ModelVersionFormat "1.%<AutoIncrement:226>"

SampleTimeColors on
SampleTimeAnnotations on
LibraryLinkDisplay "disabled"
WideLines off
ShowLineDimensions on
ShowPortDataTypes on
ShowAllPropagatedSignalLabels off
PortDataTypeDisplayFormat "AliasTypeOnly"
ShowEditTimeErrors on
ShowEditTimeWarnings on
ShowEditTimeAdvisorChecks off
ShowPortUnits off
ShowDesignRanges off
ShowLoopsOnError on
IgnoreBidirectionalLines off
ShowStorageClass off
ShowTestPointIcons on
ShowSignalResolutionIcons on
ShowViewerIcons on
SortedOrder off
VariantCondition off
ShowSubsystemDomainSpec off
ExecutionContextIcon off
ShowLinearizationAnnotations on
ShowVisualizeInsertedRTB on
ShowMarkup on
BlockNameDataTip off
BlockParametersDataTip off
BlockDescriptionStringDataTip off
BlockVariantConditionDataTip off
ToolBar on
StatusBar on
BrowserShowLibraryLinks on
FunctionConnectors off
BrowserLookUnderMasks on
MultiThreadCoSim on

SimulationMode "normal"
SILPILModeSetting "automated"
SILPILSystemUnderTest "topmodel"
SILPILSimulationModeTopModel "normal"
SILPILSimulationModeModelRef "normal"
SimTabSimulationMode "normal"
CodeVerificationMode "software-in-the-loop (sil)"
PauseTimes "5"
NumberOfSteps "1"
SnapshotBufferSize "10"
SnapshotInterval "10"
NumberOfLastSnapshots "0"
EnablePacing off
PacingRate "1"
LinearizationMsg "none"
Profile off
ParamWorkspaceSource "MATLABWorkspace"
AccelSystemTargetFile "accel.tlc"
AccelTemplateMakefile "accel_default_tmf"
AccelMakeCommand "make_rtw"
TryForcingSFcnDF off
Object {
$PropName "DataLoggingOverride"
$ObjectID 2
$ClassName "Simulink.SimulationData.ModelLoggingInfo"
model_ "$bdroot"
overrideMode_ [0U]
Array {
PropName "logAsSpecifiedByModels_"
Type "Cell"
Dimension 1
Cell "$bdroot"
}

Array {
PropName "logAsSpecifiedByModelsSSIDs_"
Type "Cell"
Dimension 1
Cell []
}
}

Object {
$PropName "InstrumentedSignals"
$ObjectID 3
$ClassName "Simulink.HMI.InstrumentedSignals"
Persistence []
}

ExtModeBatchMode off
ExtModeEnableFloating on
ExtModeTrigType "manual"
ExtModeTrigMode "normal"
ExtModeTrigPort "1"
ExtModeTrigElement "any"
ExtModeTrigDuration "1000"
ExtModeTrigDurationFloating "auto"
ExtModeTrigHoldOff "0"
ExtModeTrigDelay "0"
ExtModeTrigDirection "rising"
ExtModeTrigLevel "0"
ExtModeArchiveMode off
ExtModeAutoIncOneShot off
ExtModeIncDirWhenArm off
ExtModeAddSuffixToVar off
ExtModeWriteAllDataToWs off
ExtModeArmWhenConnect on
ExtModeSkipDownloadWhenConnect off
ExtModeLogAll on
ExtModeAutoUpdateStatusClock on

ShowModelReferenceBlockVersion off
ShowModelReferenceBlockIO off
OrderedModelArguments on

ExplicitPartitioning off
Object {
$PropName "DataTransfer"
$ObjectID 4
$ClassName "Simulink.GlobalDataTransfer"
DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
DefaultExtrapolationMethodBetweenContTasks "None"
}

System {
Location [1920, 0, 3840, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ReportName "simulink-default.rpt"
SIDHighWatermark "4988"
SimulinkSubDomain "Simulink"
Block {
BlockType "Reference"
Name "BBSource"
SID "173"
Ports [0, 1]
Position [-190, 446, -80, 504]
ZOrder "2369"
LibraryVersion "1.482"
SourceBlock "commsource2/Baseband File Reader"
SourceType "Baseband File Reader"
SourceProductName "Communications Toolbox"
SourceProductBaseCode "CM"
Filename "PlutoCaptureQPSK.bb"
InheritSampleTimeFromFile off
SampleTime "100000/(RadioSampleRate)"
SamplesPerFrame "100000"
CyclicRepetition off
FileEndOutputPort off
SimulateUsing "Interpreted execution"

Filename "PlutoCaptureQPSK.bb"
InheritSampleTimeFromFile off
SampleTime "100000/(RadioSampleRate)"
SamplesPerFrame "100000"
CyclicRepetition off
FileEndOutputPort off
SimulateUsing "Interpreted execution"

Filename "PlutoCaptureQPSK.bb"
InheritSampleTimeFromFile off
SampleTime "100000/(RadioSampleRate)"
SamplesPerFrame "100000"
CyclicRepetition off
FileEndOutputPort off
SimulateUsing "Interpreted execution"

Filename "PlutoCaptureQPSK.bb"
InheritSampleTimeFromFile off
SampleTime "100000/(RadioSampleRate)"
SamplesPerFrame "100000"
CyclicRepetition off
FileEndOutputPort off
SimulateUsing "Interpreted execution"

}

Block {
BlockType "SubSystem"
Name "Combined TX and RX"
SID "1085"
Ports [17, 15]
Position [440, 200, 600, 770]
ZOrder "2381"
ForegroundColor "yellow"
TreatAsAtomicUnit on
RequestExecContextInheritance off
System {
Location [1920, 0, 3840, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "103"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "bytesIn"
SID "1086"
Position [-140, 58, -110, 72]
ZOrder "2366"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 6
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "IP Data IN [0:63]"
Cell "IOInterfaceMapping"
Cell "[0:63]"
}
}
}

Block {
BlockType "Inport"
Name "validIn"
SID "1087"
Position [-140, 128, -110, 142]
ZOrder "2367"
Port "2"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 7
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "IP Valid Tx Data IN"
Cell "IOInterfaceMapping"
Cell "[0]"
}
}
}

Block {
BlockType "Inport"
Name "FromRadioR"
SID "1089"
Position [-485, 298, -455, 312]
ZOrder "2369"
Port "3"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 8
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AD9361 ADC Data I0 [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Inport"
Name "FromRadioI"
SID "1090"
Position [-405, 273, -375, 287]
ZOrder "2370"
Port "4"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 9
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AD9361 ADC Data Q0 [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Inport"
Name "FRLoopBw"
SID "3307"
Position [-545, 518, -515, 532]
ZOrder "2391"
Port "5"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 10
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"100\""
}
}
}

Block {
BlockType "Inport"
Name "EQmu"
SID "3308"
Position [-630, 543, -600, 557]
ZOrder "2392"
Port "6"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 11
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"104\""
}
}
}

Block {
BlockType "Inport"
Name "Scope Select"
SID "3309"
Position [-545, 568, -515, 582]
ZOrder "2393"
Port "7"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 12
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"108\""
}
}
}

Block {
BlockType "Inport"
Name "DebugSelector"
SID "4724"
Position [-630, 593, -600, 607]
ZOrder "3170"
Port "8"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 13
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"10C\""
}
}
}

Block {
BlockType "Inport"
Name "TxDMASelectIn"
SID "4718"
Position [-85, 353, -55, 367]
ZOrder "3167"
Port "9"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 14
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"110\""
}
}
}

Block {
BlockType "Inport"
Name "BypassEQ"
SID "4733"
Position [-545, 618, -515, 632]
ZOrder "3175"
Port "10"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 15
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"114\""
}
}
}

Block {
BlockType "Inport"
Name "EnableDecode"
SID "4734"
Position [-630, 643, -600, 657]
ZOrder "3176"
Port "11"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 16
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"118\""
}
}
}

Block {
BlockType "Inport"
Name "PDThreshold"
SID "4789"
Position [-545, 668, -515, 682]
ZOrder "3194"
Port "12"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 17
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"11C\""
}
}
}

Block {
BlockType "Inport"
Name "TransmitToggle"
SID "4808"
Position [-555, 63, -525, 77]
ZOrder "3213"
Port "13"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 18
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"120\""
}
}
}

Block {
BlockType "Inport"
Name "TransmitAlways"
SID "4809"
Position [-555, 18, -525, 32]
ZOrder "3218"
Port "14"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 19
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"124\""
}
}
}

Block {
BlockType "Inport"
Name "PacketSource"
SID "4861"
Position [-85, 78, -55, 92]
ZOrder "3244"
Port "15"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 20
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"128\""
}
}
}

Block {
BlockType "Inport"
Name "Loopback"
SID "4897"
Position [-485, 258, -455, 272]
ZOrder "3248"
Port "16"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 21
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"12C\""
}
}
}

Block {
BlockType "Inport"
Name "BypassCoding"
SID "4936"
Position [65, 183, 95, 197]
ZOrder "3253"
Port "17"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 22
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"130\""
}
}
}

Block {
BlockType "BusCreator"
Name "Bus\nCreator"
SID "4873"
Ports [3, 1]
Position [366, 230, 404, 240]
ZOrder "3247"
BlockRotation "270"
BlockMirror on
NamePlacement "alternate"
ShowName off
Inputs "3"
DisplayOption "bar"
InheritFromInputs on
}

Block {
BlockType "Reference"
Name "Compare\nTo Zero"
SID "4720"
Ports [1, 1]
Position [95, 345, 125, 375]
ZOrder "3169"
LibraryVersion "1.401"
SourceBlock "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
SourceType "Compare To Zero"
SourceProductName "Simulink"
SourceProductBaseCode "SL"
ContentPreviewEnabled off
relop "=="
OutDataTypeStr "boolean"
ZeroCross on

ContentPreviewEnabled off
relop "=="
OutDataTypeStr "boolean"
ZeroCross on

ContentPreviewEnabled off
relop "=="
OutDataTypeStr "boolean"
ZeroCross on

ContentPreviewEnabled off
relop "=="
OutDataTypeStr "boolean"
ZeroCross on

}

Block {
BlockType "Constant"
Name "Constant3"
SID "175"
Position [-425, 310, -395, 340]
ZOrder "3166"
Value "true"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion"
SID "4792"
Position [-395, 515, -350, 535]
ZOrder "3195"
OutDataTypeStr "int16"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion1"
SID "4793"
Position [-395, 540, -350, 560]
ZOrder "3196"
OutDataTypeStr "int16"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion2"
SID "4794"
Position [-395, 565, -350, 585]
ZOrder "3197"
OutDataTypeStr "int8"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion3"
SID "4795"
Position [-395, 590, -350, 610]
ZOrder "3198"
OutDataTypeStr "int8"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion4"
SID "4796"
Position [-395, 665, -350, 685]
ZOrder "3199"
OutDataTypeStr "int16"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion5"
SID "4797"
Position [-395, 640, -350, 660]
ZOrder "3200"
OutDataTypeStr "int8"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion6"
SID "4798"
Position [-395, 615, -350, 635]
ZOrder "3201"
OutDataTypeStr "int8"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "SubSystem"
Name "EnableLoopBack"
SID "4874"
Ports [5, 3]
Position [-346, 345, -284, 395]
ZOrder "3246"
BlockRotation "270"
BlockMirror on
NamePlacement "alternate"
RequestExecContextInheritance off
System {
Location [-6, -6, 1543, 831]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "148"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "In5"
SID "4875"
Position [-280, -32, -250, -18]
ZOrder "3231"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In1"
SID "4876"
Position [420, -107, 450, -93]
ZOrder "3218"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In2"
SID "4877"
Position [420, -27, 450, -13]
ZOrder "3219"
Port "3"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In3"
SID "4878"
Position [420, 68, 450, 82]
ZOrder "3220"
Port "4"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In4"
SID "4879"
Position [130, 163, 160, 177]
ZOrder "3224"
Port "5"
IconDisplay "Port number"
}

Block {
BlockType "BusSelector"
Name "Bus\nSelector"
SID "4880"
Ports [1, 3]
Position [-220, -94, -215, 44]
ZOrder "3232"
ShowName off
OutputSignals "signal1,signal2,signal3"
OutputAsBus off
Port {
PortNumber "1"
Name "<signal1>"
}

Port {
PortNumber "2"
Name "<signal2>"
}

Port {
PortNumber "3"
Name "<signal3>"
}
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion"
SID "4881"
Position [20, -87, 95, -53]
ZOrder "3233"
OutDataTypeStr "int16"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion1"
SID "4882"
Position [20, -7, 95, 27]
ZOrder "3235"
OutDataTypeStr "int16"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Gain"
Name "Gain1"
SID "4883"
Position [170, -85, 200, -55]
ZOrder "3234"
Gain "0.06"
ParamDataTypeStr "Inherit: Inherit via internal rule"
OutDataTypeStr "int16"
}

Block {
BlockType "Gain"
Name "Gain2"
SID "4884"
Position [170, -5, 200, 25]
ZOrder "3236"
Gain "0.06"
ParamDataTypeStr "Inherit: Inherit via internal rule"
OutDataTypeStr "int16"
}

Block {
BlockType "Delay"
Name "Pipeline Delay1"
SID "4885"
Ports [1, 1]
Position [-90, -7, -55, 27]
ZOrder "3238"
BackgroundColor "darkGreen"
ShowName off
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "Delay"
Name "Pipeline Delay2"
SID "4886"
Ports [1, 1]
Position [-90, 88, -55, 122]
ZOrder "3239"
BackgroundColor "darkGreen"
ShowName off
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "Delay"
Name "Pipeline Delay3"
SID "4887"
Ports [1, 1]
Position [230, -87, 265, -53]
ZOrder "3240"
BackgroundColor "darkGreen"
ShowName off
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "Delay"
Name "Pipeline Delay4"
SID "4888"
Ports [1, 1]
Position [-90, -87, -55, -53]
ZOrder "3237"
BackgroundColor "darkGreen"
ShowName off
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "Delay"
Name "Pipeline Delay5"
SID "4889"
Ports [1, 1]
Position [230, -7, 265, 27]
ZOrder "3241"
BackgroundColor "darkGreen"
ShowName off
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "Delay"
Name "Pipeline Delay6"
SID "4890"
Ports [1, 1]
Position [230, 88, 265, 122]
ZOrder "3242"
BackgroundColor "darkGreen"
ShowName off
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "Switch"
Name "Switch"
SID "4891"
Position [510, -105, 560, -65]
ZOrder "3225"
Criteria "u2 > Threshold"
InputSameDT off
SaturateOnIntegerOverflow off
}

Block {
BlockType "Switch"
Name "Switch1"
SID "4892"
Position [510, -25, 560, 15]
ZOrder "3226"
Criteria "u2 > Threshold"
InputSameDT off
SaturateOnIntegerOverflow off
}

Block {
BlockType "Switch"
Name "Switch2"
SID "4893"
Position [510, 70, 560, 110]
ZOrder "3227"
Criteria "u2 > Threshold"
InputSameDT off
SaturateOnIntegerOverflow off
}

Block {
BlockType "Outport"
Name "Out1"
SID "4894"
Position [685, -92, 715, -78]
ZOrder "3221"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out2"
SID "4895"
Position [685, -12, 715, 2]
ZOrder "3222"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out3"
SID "4896"
Position [685, 83, 715, 97]
ZOrder "3223"
Port "3"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "1"
Src "4892#out:1"
Dst "4895#in:1"
}

Line {
ZOrder "2"
Src "4893#out:1"
Dst "4896#in:1"
}

Line {
ZOrder "3"
Src "4891#out:1"
Dst "4894#in:1"
}

Line {
ZOrder "7"
Src "4879#out:1"
Points [182, 0; 0, -80]
Branch {
ZOrder "8"
Points [0, -95; 118, 0]
Branch {
ZOrder "9"
Points [0, -80]
Dst "4891#in:2"
}

Branch {
ZOrder "10"
Dst "4892#in:2"
}
}

Branch {
ZOrder "11"
Dst "4893#in:2"
}
}

Line {
ZOrder "12"
Src "4888#out:1"
Dst "4881#in:1"
}

Line {
ZOrder "13"
Src "4885#out:1"
Dst "4882#in:1"
}

Line {
ZOrder "14"
Src "4886#out:1"
Dst "4890#in:1"
}

Line {
ZOrder "15"
Src "4875#out:1"
Dst "4880#in:1"
}

Line {
Name "<signal1>"
ZOrder "16"
Labels [0, 0]
Src "4880#out:1"
Dst "4888#in:1"
}

Line {
Name "<signal2>"
ZOrder "17"
Labels [0, 0]
Src "4880#out:2"
Points [57, 0; 0, 35]
Dst "4885#in:1"
}

Line {
Name "<signal3>"
ZOrder "18"
Labels [0, 0]
Src "4880#out:3"
Points [57, 0; 0, 85]
Dst "4886#in:1"
}

Line {
ZOrder "19"
Src "4881#out:1"
Dst "4883#in:1"
}

Line {
ZOrder "20"
Src "4883#out:1"
Dst "4887#in:1"
}

Line {
ZOrder "21"
Src "4882#out:1"
Dst "4884#in:1"
}

Line {
ZOrder "22"
Src "4884#out:1"
Dst "4889#in:1"
}

Line {
ZOrder "26"
Src "4876#out:1"
Dst "4891#in:1"
}

Line {
ZOrder "27"
Src "4887#out:1"
Dst "4891#in:3"
}

Line {
ZOrder "28"
Src "4877#out:1"
Dst "4892#in:1"
}

Line {
ZOrder "29"
Src "4889#out:1"
Dst "4892#in:3"
}

Line {
ZOrder "30"
Src "4878#out:1"
Dst "4893#in:1"
}

Line {
ZOrder "31"
Src "4890#out:1"
Dst "4893#in:3"
}
}
}

Block {
BlockType "SubSystem"
Name "IQ Interface Mapper"
SID "4739"
Ports [9, 9]
Position [40, 432, 230, 718]
ZOrder "3191"
ForegroundColor "red"
RequestExecContextInheritance off
System {
Location [1920, 0, 3840, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "216"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "In1"
SID "4740"
Position [-25, -12, 50, 2]
ZOrder "3188"
ShowName off
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In2"
SID "4741"
Position [-20, 23, 50, 37]
ZOrder "3189"
ShowName off
Port "2"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In3"
SID "4742"
Position [-20, 63, 50, 77]
ZOrder "3190"
ShowName off
Port "3"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In4"
SID "4743"
Position [-20, 103, 50, 117]
ZOrder "3191"
ShowName off
Port "4"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In5"
SID "4744"
Position [-20, 143, 50, 157]
ZOrder "3192"
ShowName off
Port "5"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In6"
SID "4745"
Position [-20, 188, 50, 202]
ZOrder "3193"
ShowName off
Port "6"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In7"
SID "4746"
Position [-20, 233, 50, 247]
ZOrder "3194"
ShowName off
Port "7"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "debugIn"
SID "4750"
Position [-20, 298, 10, 312]
ZOrder "3220"
ForegroundColor "red"
ShowName off
HideAutomaticName off
Port "8"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "RxCompleteIn"
SID "4985"
Position [-20, 343, 10, 357]
ZOrder "3259"
Port "9"
IconDisplay "Port number"
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion1"
SID "4988"
Position [545, 333, 620, 367]
ZOrder "3261"
ForegroundColor "red"
OutDataTypeStr "boolean"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion3"
SID "4963"
Position [545, 288, 620, 322]
ZOrder "3255"
ForegroundColor "red"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Outport"
Name "bytesOut"
SID "4777"
Position [665, -12, 695, 2]
ZOrder "3235"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 23
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Block {
BlockType "Outport"
Name "validBytesOut"
SID "4778"
Position [665, 23, 695, 37]
ZOrder "3236"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 24
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Block {
BlockType "Outport"
Name "startPacketOut"
SID "4779"
Position [665, 63, 695, 77]
ZOrder "3237"
Port "3"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 25
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Block {
BlockType "Outport"
Name "payloadLen"
SID "4780"
Position [665, 103, 695, 117]
ZOrder "3238"
Port "4"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "real"
SID "4770"
Position [155, 143, 185, 157]
ZOrder "3198"
Port "5"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 26
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Block {
BlockType "Outport"
Name "imag"
SID "4771"
Position [155, 188, 185, 202]
ZOrder "3199"
Port "6"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 27
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Block {
BlockType "Outport"
Name "valid"
SID "4772"
Position [155, 233, 185, 247]
ZOrder "3205"
Port "7"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "errorDebug"
SID "4773"
Position [665, 298, 695, 312]
ZOrder "3224"
ForegroundColor "red"
Port "8"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "RxTransferComplete"
SID "4986"
Position [665, 343, 695, 357]
ZOrder "3260"
ForegroundColor "red"
Port "9"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "1"
Src "4741#out:1"
Dst "4778#in:1"
}

Line {
ZOrder "4"
Src "4743#out:1"
Dst "4780#in:1"
}

Line {
ZOrder "9"
Src "4746#out:1"
Dst "4772#in:1"
}

Line {
ZOrder "25"
Src "4750#out:1"
Dst "4963#in:1"
}

Line {
ZOrder "28"
Src "4740#out:1"
Dst "4777#in:1"
}

Line {
ZOrder "31"
Src "4742#out:1"
Dst "4779#in:1"
}

Line {
ZOrder "41"
Src "4744#out:1"
Dst "4770#in:1"
}

Line {
ZOrder "44"
Src "4745#out:1"
Dst "4771#in:1"
}

Line {
ZOrder "183"
Src "4963#out:1"
Dst "4773#in:1"
}

Line {
ZOrder "228"
Src "4985#out:1"
Dst "4988#in:1"
}

Line {
ZOrder "229"
Src "4988#out:1"
Dst "4986#in:1"
}
}
}

Block {
BlockType "Reference"
Name "Receiver HDL"
SID "4730"
Ports [11, 9]
Position [-215, 440, -30, 710]
ZOrder "3172"
BackgroundColor "yellow"
HideAutomaticName off
LibraryVersion "1.314"
SourceBlock "RxTxFixedPointLibrary_noscopes/Receiver HDL"
SourceType ""
ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

Object {
$PropName "HDLData"
$ObjectID 28
$ClassName "slprops.hdlblkprops"
archSelection "Module"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "ProcessorFPGASynchronization"
Cell "Free running"
}
}

ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

}

Block {
BlockType "Switch"
Name "Switch"
SID "4979"
Position [55, 30, 105, 70]
ZOrder "3259"
Criteria "u2 > Threshold"
InputSameDT off
SaturateOnIntegerOverflow off
}

Block {
BlockType "Switch"
Name "Switch1"
SID "4980"
Position [55, 100, 105, 140]
ZOrder "3260"
Criteria "u2 > Threshold"
InputSameDT off
SaturateOnIntegerOverflow off
}

Block {
BlockType "SubSystem"
Name "Test Packet Generator"
SID "4957"
Ports [3, 2]
Position [-435, -1, -285, 141]
ZOrder "3255"
RequestExecContextInheritance off
System {
Location [0, 0, 1920, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "138"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "In1"
SID "4958"
Position [20, 38, 50, 52]
ZOrder "3242"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In2"
SID "4959"
Position [20, 93, 50, 107]
ZOrder "3243"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In3"
SID "4960"
Position [20, 218, 50, 232]
ZOrder "3244"
Port "3"
IconDisplay "Port number"
}

Block {
BlockType "Reference"
Name "Compare\nTo Zero1"
SID "4810"
Ports [1, 1]
Position [180, 30, 210, 60]
ZOrder "3221"
LibraryVersion "1.401"
SourceBlock "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
SourceType "Compare To Zero"
SourceProductName "Simulink"
SourceProductBaseCode "SL"
ContentPreviewEnabled off
relop ">"
OutDataTypeStr "boolean"
ZeroCross on

ContentPreviewEnabled off
relop ">"
OutDataTypeStr "boolean"
ZeroCross on

ContentPreviewEnabled off
relop ">"
OutDataTypeStr "boolean"
ZeroCross on

ContentPreviewEnabled off
relop ">"
OutDataTypeStr "boolean"
ZeroCross on

}

Block {
BlockType "SubSystem"
Name "DMA Model\nDriver1"
SID "4812"
Ports [2, 2]
Position [390, 18, 470, 162]
ZOrder "3211"
ErrorFcn "Stateflow.Translate.translate"
PermitHierarchicalResolution "ExplicitOnly"
TreatAsAtomicUnit on
RequestExecContextInheritance off
SFBlockType "MATLAB Function"
System {
Location [223, 338, 826, 833]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "92"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "transmitNow"
SID "4812::89"
Position [20, 101, 40, 119]
ZOrder "75"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "enable"
SID "4812::79"
Position [20, 136, 40, 154]
ZOrder "70"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "Demux"
Name " Demux "
SID "4812::91"
Ports [1, 1]
Position [270, 230, 320, 270]
ZOrder "77"
Outputs "1"
}

Block {
BlockType "S-Function"
Name " SFunction "
SID "4812::90"
Tag "Stateflow S-Function 2"
Ports [2, 3]
Position [180, 100, 230, 180]
ZOrder "76"
FunctionName "sf_sfun"
PortCounts [2 3]
SFunctionDeploymentMode off
EnableBusSupport off
SFcnIsStateOwnerBlock off
Port {
PortNumber "2"
Name "payload"
}

Port {
PortNumber "3"
Name "valid"
}
}

Block {
BlockType "Terminator"
Name " Terminator "
SID "4812::92"
Position [460, 241, 480, 259]
ZOrder "78"
}

Block {
BlockType "Outport"
Name "payload"
SID "4812::5"
Position [460, 101, 480, 119]
ZOrder "-5"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "valid"
SID "4812::77"
Position [460, 136, 480, 154]
ZOrder "68"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "20"
Src "4812::89#out:1"
Points [120, 0]
Dst "4812::90#in:1"
}

Line {
ZOrder "21"
Src "4812::79#out:1"
Dst "4812::90#in:2"
}

Line {
Name "payload"
ZOrder "22"
Labels [0, 0]
Src "4812::90#out:2"
Dst "4812::5#in:1"
}

Line {
Name "valid"
ZOrder "23"
Labels [0, 0]
Src "4812::90#out:3"
Dst "4812::77#in:1"
}

Line {
ZOrder "24"
Src "4812::91#out:1"
Dst "4812::92#in:1"
}

Line {
ZOrder "25"
Src "4812::90#out:1"
Dst "4812::91#in:1"
}
}
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion7"
SID "4854"
Position [510, 48, 540, 62]
ZOrder "3238"
ForegroundColor "green"
OutDataTypeStr "fixdt(0,64,0)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Delay"
Name "Delay"
SID "4855"
Ports [1, 1]
Position [250, 208, 290, 242]
ZOrder "3237"
ForegroundColor "green"
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "Delay"
Name "Delay1"
SID "4813"
Ports [1, 1]
Position [115, 85, 145, 115]
ZOrder "3215"
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "DownSample"
Name "Downsample1"
SID "4856"
Position [115, 207, 145, 243]
ZOrder "3239"
ForegroundColor "yellow"
NamePlacement "alternate"
N "4"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
}

Block {
BlockType "Logic"
Name "Logical\nOperator"
SID "4814"
Ports [2, 1]
Position [180, 92, 210, 123]
ZOrder "3214"
AllPortsSameDT off
OutDataTypeStr "boolean"
}

Block {
BlockType "Logic"
Name "Logical\nOperator1"
SID "4815"
Ports [1, 1]
Position [115, 114, 145, 146]
ZOrder "3216"
Operator "NOT"
AllPortsSameDT off
OutDataTypeStr "boolean"
}

Block {
BlockType "Logic"
Name "Logical\nOperator2"
SID "4816"
Ports [2, 1]
Position [340, 35, 370, 70]
ZOrder "3219"
Operator "OR"
AllPortsSameDT off
OutDataTypeStr "boolean"
}

Block {
BlockType "SubSystem"
Name "Subsystem"
SID "4817"
Ports [1, 1]
Position [240, 90, 300, 130]
ZOrder "3217"
RequestExecContextInheritance off
System {
Location [1920, 0, 3840, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "250"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "In1"
SID "4818"
Position [190, 63, 220, 77]
ZOrder "-1"
IconDisplay "Port number"
}

Block {
BlockType "DownSample"
Name "Downsample5"
SID "4819"
Position [370, 52, 400, 88]
ZOrder "272"
ShowName off
HideAutomaticName off
N "4"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
}

Block {
BlockType "Logic"
Name "Logical\nOperator"
SID "4820"
Ports [1, 1]
Position [465, 54, 495, 86]
ZOrder "275"
Operator "OR"
Inputs "1"
AllPortsSameDT off
OutDataTypeStr "boolean"
}

Block {
BlockType "Reference"
Name "Tapped Delay"
SID "4821"
Ports [1, 1]
Position [270, 52, 305, 88]
ZOrder "273"
LibraryVersion "1.401"
SourceBlock "simulink/Discrete/Tapped Delay"
SourceType "Tapped Delay Line"
SourceProductName "Simulink"
SourceProductBaseCode "SL"
vinit "0.0"
samptime "-1"
NumDelays "3"
DelayOrder "Oldest"
includeCurrent on

vinit "0.0"
samptime "-1"
NumDelays "3"
DelayOrder "Oldest"
includeCurrent on

vinit "0.0"
samptime "-1"
NumDelays "3"
DelayOrder "Oldest"
includeCurrent on

vinit "0.0"
samptime "-1"
NumDelays "3"
DelayOrder "Oldest"
includeCurrent on

}

Block {
BlockType "Outport"
Name "Out1"
SID "4822"
Position [555, 63, 585, 77]
ZOrder "-2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "1"
Src "4820#out:1"
Dst "4822#in:1"
}

Line {
ZOrder "2"
Src "4819#out:1"
Dst "4820#in:1"
}

Line {
ZOrder "3"
Src "4821#out:1"
Dst "4819#in:1"
}

Line {
ZOrder "4"
Src "4818#out:1"
Dst "4821#in:1"
}
}
}

Block {
BlockType "SubSystem"
Name "Subsystem1"
SID "4823"
Ports [1, 1]
Position [240, 25, 300, 65]
ZOrder "3220"
RequestExecContextInheritance off
System {
Location [1920, 0, 3840, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "250"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "In1"
SID "4824"
Position [190, 63, 220, 77]
ZOrder "-1"
IconDisplay "Port number"
}

Block {
BlockType "DownSample"
Name "Downsample5"
SID "4825"
Position [370, 52, 400, 88]
ZOrder "272"
ShowName off
HideAutomaticName off
N "4"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
}

Block {
BlockType "Logic"
Name "Logical\nOperator"
SID "4826"
Ports [1, 1]
Position [465, 54, 495, 86]
ZOrder "275"
Operator "OR"
Inputs "1"
AllPortsSameDT off
OutDataTypeStr "boolean"
}

Block {
BlockType "Reference"
Name "Tapped Delay"
SID "4827"
Ports [1, 1]
Position [270, 52, 305, 88]
ZOrder "273"
LibraryVersion "1.401"
SourceBlock "simulink/Discrete/Tapped Delay"
SourceType "Tapped Delay Line"
SourceProductName "Simulink"
SourceProductBaseCode "SL"
vinit "0.0"
samptime "-1"
NumDelays "3"
DelayOrder "Oldest"
includeCurrent on

vinit "0.0"
samptime "-1"
NumDelays "3"
DelayOrder "Oldest"
includeCurrent on

vinit "0.0"
samptime "-1"
NumDelays "3"
DelayOrder "Oldest"
includeCurrent on

vinit "0.0"
samptime "-1"
NumDelays "3"
DelayOrder "Oldest"
includeCurrent on

}

Block {
BlockType "Outport"
Name "Out1"
SID "4828"
Position [555, 63, 585, 77]
ZOrder "-2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "1"
Src "4826#out:1"
Dst "4828#in:1"
}

Line {
ZOrder "2"
Src "4825#out:1"
Dst "4826#in:1"
}

Line {
ZOrder "3"
Src "4827#out:1"
Dst "4825#in:1"
}

Line {
ZOrder "4"
Src "4824#out:1"
Dst "4827#in:1"
}
}
}

Block {
BlockType "Reference"
Name "Upsample"
SID "4857"
Ports [1, 1]
Position [615, 38, 650, 72]
ZOrder "3240"
ForegroundColor "yellow"
LibraryVersion "1.779"
UserDataPersistent on
UserData ""
SourceBlock "dspsigops/Upsample"
SourceType "Upsample"
SourceProductName "DSP System Toolbox"
SourceProductBaseCode "DS"
N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

}

Block {
BlockType "Reference"
Name "Upsample1"
SID "4858"
Ports [1, 1]
Position [615, 108, 650, 142]
ZOrder "3241"
ForegroundColor "yellow"
LibraryVersion "1.779"
UserDataPersistent on
UserData ""
SourceBlock "dspsigops/Upsample"
SourceType "Upsample"
SourceProductName "DSP System Toolbox"
SourceProductBaseCode "DS"
N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

}

Block {
BlockType "Outport"
Name "Out1"
SID "4961"
Position [1055, 48, 1085, 62]
ZOrder "3245"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out2"
SID "4962"
Position [1055, 118, 1085, 132]
ZOrder "3246"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "486"
Src "4958#out:1"
Dst "4810#in:1"
}

Line {
ZOrder "354"
Src "4817#out:1"
Points [10, 0; 0, -50]
Dst "4816#in:2"
}

Line {
ZOrder "356"
Src "4815#out:1"
Points [14, 0; 0, -15]
Dst "4814#in:2"
}

Line {
ZOrder "370"
Src "4812#out:1"
Dst "4854#in:1"
}

Line {
ZOrder "365"
Src "4856#out:1"
Dst "4855#in:1"
}

Line {
ZOrder "358"
Src "4813#out:1"
Dst "4814#in:1"
}

Line {
ZOrder "355"
Src "4814#out:1"
Dst "4817#in:1"
}

Line {
ZOrder "353"
Src "4816#out:1"
Dst "4812#in:1"
}

Line {
ZOrder "351"
Src "4823#out:1"
Dst "4816#in:1"
}

Line {
ZOrder "487"
Src "4959#out:1"
Points [27, 0]
Branch {
ZOrder "361"
Points [0, 30]
Dst "4815#in:1"
}

Branch {
ZOrder "360"
Dst "4813#in:1"
}
}

Line {
ZOrder "371"
Src "4812#out:2"
Dst "4858#in:1"
}

Line {
ZOrder "364"
Src "4854#out:1"
Dst "4857#in:1"
}

Line {
ZOrder "350"
Src "4810#out:1"
Dst "4823#in:1"
}

Line {
ZOrder "490"
Src "4858#out:1"
Dst "4962#in:1"
}

Line {
ZOrder "489"
Src "4857#out:1"
Dst "4961#in:1"
}

Line {
ZOrder "377"
Src "4855#out:1"
Points [60, 0; 0, -100]
Dst "4812#in:2"
}

Line {
ZOrder "488"
Src "4960#out:1"
Dst "4856#in:1"
}
}
}

Block {
BlockType "Reference"
Name "Transmitter HDL"
SID "4731"
Ports [3, 5]
Position [170, 16, 330, 224]
ZOrder "3173"
HideAutomaticName off
LibraryVersion "1.314"
SourceBlock "RxTxFixedPointLibrary_noscopes/Transmitter HDL"
SourceType ""
ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

Object {
$PropName "HDLData"
$ObjectID 29
$ClassName "slprops.hdlblkprops"
archSelection "Module"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "ProcessorFPGASynchronization"
Cell "Free running"
}
}

ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

}

Block {
BlockType "Outport"
Name "ToRadioR"
SID "1092"
Position [445, 33, 475, 47]
ZOrder "2372"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 30
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AD9361 DAC Data I0 [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Outport"
Name "ToRadioI"
SID "1093"
Position [445, 73, 475, 87]
ZOrder "2373"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 31
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AD9361 DAC Data Q0 [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Outport"
Name "ToRadioValid"
SID "1094"
Position [445, 113, 475, 127]
ZOrder "2374"
Port "3"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 32
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "IP Valid Tx Data OUT"
Cell "IOInterfaceMapping"
Cell "[0]"
}
}
}

Block {
BlockType "Outport"
Name "NeedData"
SID "2714"
Position [445, 153, 475, 167]
ZOrder "2388"
Port "4"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 33
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "IP Load Tx Data OUT"
Cell "IOInterfaceMapping"
Cell "[0]"
}
}
}

Block {
BlockType "Outport"
Name "BytesOutRx"
SID "1095"
Position [455, 448, 485, 462]
ZOrder "2375"
Port "5"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 34
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "IP Data OUT [0:63]"
Cell "IOInterfaceMapping"
Cell "[0:63]"
}
}
}

Block {
BlockType "Outport"
Name "payloadLenOutRx"
SID "1096"
Position [375, 538, 405, 552]
ZOrder "2376"
Port "6"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 35
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Block {
BlockType "Outport"
Name "ValidOutRx"
SID "1097"
Position [375, 478, 405, 492]
ZOrder "2377"
Port "7"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 36
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "IP Data Valid OUT"
Cell "IOInterfaceMapping"
Cell "[0]"
}
}
}

Block {
BlockType "Outport"
Name "syncRx"
SID "1098"
Position [455, 508, 485, 522]
ZOrder "2378"
Port "8"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 37
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "ADC DMA sync"
Cell "IOInterfaceMapping"
Cell "[0]"
}
}
}

Block {
BlockType "Outport"
Name "reRx"
SID "1099"
Position [455, 568, 485, 582]
ZOrder "2379"
Port "9"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 38
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "IP Debug 2 OUT [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Outport"
Name "imRx"
SID "1100"
Position [375, 598, 405, 612]
ZOrder "2380"
Port "10"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 39
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "IP Debug 3 OUT [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Outport"
Name "validRx"
SID "1103"
Position [455, 628, 485, 642]
ZOrder "2383"
Port "11"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 40
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Block {
BlockType "Outport"
Name "TxDMASelectOut"
SID "4719"
Position [285, 353, 315, 367]
ZOrder "3168"
Port "12"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 41
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "Tx Mux Sel"
Cell "IOInterfaceMapping"
Cell "[0]"
}
}
}

Block {
BlockType "Outport"
Name "debugSelectionAXI"
SID "4725"
Position [375, 658, 405, 672]
ZOrder "3171"
ForegroundColor "red"
Port "13"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 42
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "AXI4-Lite"
Cell "IOInterfaceMapping"
Cell "x\"140\""
}
}
}

Block {
BlockType "Outport"
Name "TxTransferComplete"
SID "4782"
Position [445, 193, 475, 207]
ZOrder "3193"
Port "14"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 43
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Block {
BlockType "Outport"
Name "RxTransferComplete"
SID "4984"
Position [455, 688, 485, 702]
ZOrder "3261"
Port "15"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 44
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Line {
ZOrder "283"
Src "4731#out:2"
Points [50, 0]
Branch {
ZOrder "756"
Dst "4873#in:2"
}

Branch {
ZOrder "498"
Dst "1093#in:1"
}
}

Line {
ZOrder "284"
Src "4731#out:3"
Points [60, 0]
Branch {
ZOrder "759"
Dst "1094#in:1"
}

Branch {
ZOrder "755"
Dst "4873#in:3"
}
}

Line {
ZOrder "282"
Src "4731#out:1"
Points [40, 0]
Branch {
ZOrder "490"
Dst "1092#in:1"
}

Branch {
ZOrder "383"
Dst "4873#in:1"
}
}

Line {
ZOrder "285"
Src "4731#out:4"
Points [17, 0]
Branch {
ZOrder "761"
Points [0, -186; -813, 0; 0, 141]
Dst "4957#in:3"
}

Branch {
ZOrder "671"
Dst "2714#in:1"
}
}

Line {
ZOrder "265"
Src "3307#out:1"
Dst "4792#in:1"
}

Line {
ZOrder "266"
Src "3308#out:1"
Dst "4793#in:1"
}

Line {
ZOrder "267"
Src "3309#out:1"
Dst "4794#in:1"
}

Line {
ZOrder "231"
Src "4718#out:1"
Dst "4720#in:1"
}

Line {
ZOrder "232"
Src "4720#out:1"
Dst "4719#in:1"
}

Line {
ZOrder "268"
Src "4724#out:1"
Dst "4795#in:1"
}

Line {
ZOrder "304"
Src "4733#out:1"
Dst "4798#in:1"
}

Line {
ZOrder "305"
Src "4734#out:1"
Dst "4797#in:1"
}

Line {
ZOrder "317"
Src "4730#out:1"
Dst "4739#in:1"
}

Line {
ZOrder "318"
Src "4730#out:2"
Dst "4739#in:2"
}

Line {
ZOrder "319"
Src "4730#out:3"
Dst "4739#in:3"
}

Line {
ZOrder "320"
Src "4730#out:4"
Dst "4739#in:4"
}

Line {
ZOrder "321"
Src "4730#out:5"
Dst "4739#in:5"
}

Line {
ZOrder "322"
Src "4730#out:6"
Dst "4739#in:6"
}

Line {
ZOrder "323"
Src "4730#out:7"
Dst "4739#in:7"
}

Line {
ZOrder "328"
Src "4739#out:1"
Dst "1095#in:1"
}

Line {
ZOrder "329"
Src "4739#out:2"
Dst "1097#in:1"
}

Line {
ZOrder "330"
Src "4739#out:3"
Dst "1098#in:1"
}

Line {
ZOrder "331"
Src "4739#out:4"
Dst "1096#in:1"
}

Line {
ZOrder "332"
Src "4739#out:5"
Dst "1099#in:1"
}

Line {
ZOrder "333"
Src "4739#out:6"
Dst "1100#in:1"
}

Line {
ZOrder "334"
Src "4739#out:7"
Dst "1103#in:1"
}

Line {
ZOrder "337"
Src "4739#out:8"
Dst "4725#in:1"
}

Line {
ZOrder "340"
Src "4731#out:5"
Dst "4782#in:1"
}

Line {
ZOrder "341"
Src "4789#out:1"
Dst "4796#in:1"
}

Line {
ZOrder "342"
Src "4792#out:1"
Dst "4730#in:4"
}

Line {
ZOrder "343"
Src "4793#out:1"
Dst "4730#in:5"
}

Line {
ZOrder "344"
Src "4794#out:1"
Dst "4730#in:6"
}

Line {
ZOrder "345"
Src "4795#out:1"
Dst "4730#in:7"
}

Line {
ZOrder "346"
Src "4796#out:1"
Dst "4730#in:10"
}

Line {
ZOrder "347"
Src "4797#out:1"
Dst "4730#in:9"
}

Line {
ZOrder "348"
Src "4798#out:1"
Dst "4730#in:8"
}

Line {
ZOrder "666"
Src "4861#out:1"
Points [43, 0]
Branch {
ZOrder "677"
Points [0, 35]
Dst "4980#in:2"
}

Branch {
ZOrder "668"
Points [0, -35]
Dst "4979#in:2"
}
}

Line {
ZOrder "389"
Src "4874#out:1"
Points [0, 50]
Dst "4730#in:1"
}

Line {
ZOrder "390"
Src "4874#out:2"
Points [0, 75]
Dst "4730#in:2"
}

Line {
ZOrder "391"
Src "4874#out:3"
Points [0, 100]
Dst "4730#in:3"
}

Line {
ZOrder "392"
Src "1089#out:1"
Points [125, 0]
Dst "4874#in:2"
}

Line {
ZOrder "394"
Src "1090#out:1"
Points [55, 0]
Dst "4874#in:3"
}

Line {
ZOrder "395"
Src "4873#out:1"
Points [0, 29; -720, 0]
Dst "4874#in:1"
}

Line {
ZOrder "396"
Src "175#out:1"
Points [85, 0]
Dst "4874#in:4"
}

Line {
ZOrder "397"
Src "4897#out:1"
Points [155, 0]
Dst "4874#in:5"
}

Line {
ZOrder "476"
Src "4936#out:1"
Points [36, 0]
Branch {
ZOrder "741"
Points [0, 108; -383, 0; 0, 402]
Dst "4730#in:11"
}

Branch {
ZOrder "477"
Dst "4731#in:3"
}
}

Line {
ZOrder "669"
Src "4809#out:1"
Dst "4957#in:1"
}

Line {
ZOrder "670"
Src "4808#out:1"
Dst "4957#in:2"
}

Line {
ZOrder "662"
Src "1087#out:1"
Dst "4980#in:3"
}

Line {
ZOrder "663"
Src "1086#out:1"
Dst "4979#in:3"
}

Line {
ZOrder "664"
Src "4979#out:1"
Dst "4731#in:1"
}

Line {
ZOrder "665"
Src "4980#out:1"
Dst "4731#in:2"
}

Line {
ZOrder "673"
Src "4957#out:1"
Dst "4979#in:1"
}

Line {
ZOrder "674"
Src "4957#out:2"
Dst "4980#in:1"
}

Line {
ZOrder "764"
Src "4730#out:8"
Dst "4739#in:8"
}

Line {
ZOrder "765"
Src "4730#out:9"
Dst "4739#in:9"
}

Line {
ZOrder "766"
Src "4739#out:9"
Dst "4984#in:1"
}

Annotation {
SID "4946"
Name "Passthrough TX Mux Control"
Position [-123, 330, 357, 410]
InternalMargins [0, 0, 0, 0]
FixedHeight on
FixedWidth on
HorizontalAlignment "left"
VerticalAlignment "top"
ForegroundColor [0.901961, 0.901961, 1.000000]
BackgroundColor [0.901961, 0.901961, 1.000000]
DropShadow on
AnnotationType "area_annotation"
ZOrder "647"
FontSize "12"
}

Annotation {
SID "4872"
Name "Internal Packet Generation"
Position [-600, -75, -230, 190]
InternalMargins [0, 0, 0, 0]
FixedHeight on
FixedWidth on
HorizontalAlignment "left"
VerticalAlignment "top"
ForegroundColor [0.901961, 0.901961, 1.000000]
BackgroundColor [0.901961, 0.901961, 1.000000]
DropShadow on
AnnotationType "area_annotation"
ZOrder "646"
FontSize "12"
}
}

Object {
$PropName "HDLData"
$ObjectID 5
$ClassName "slprops.hdlblkprops"
archSelection "Module"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "ProcessorFPGASynchronization"
Cell "Free running"
}
}
}

Block {
BlockType "ComplexToRealImag"
Name "Complex to\nReal-Imag"
SID "174"
Ports [1, 2]
Position [250, 259, 295, 326]
ZOrder "2368"
}

Block {
BlockType "SubSystem"
Name "Configuration\nVariables"
SID "3928"
Ports [0, 13]
Position [325, 321, 380, 789]
ZOrder "3156"
RequestExecContextInheritance off
System {
Location [1920, 0, 3840, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SimulinkSubDomain "Simulink"
Block {
BlockType "Constant"
Name "1/mu"
SID "3929"
Position [20, 60, 50, 90]
ZOrder "2372"
Value "200"
OutDataTypeStr "int16"
SampleTime "-1"
}

Block {
BlockType "DataTypeConversion"
Name "Cast To Reg Type"
SID "4800"
Position [150, 380, 195, 400]
ZOrder "3201"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Cast To Reg Type1"
SID "4801"
Position [150, 445, 195, 465]
ZOrder "3202"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Cast To Reg Type10"
SID "4869"
Position [150, 645, 195, 665]
ZOrder "3217"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Cast To Reg Type11"
SID "4898"
Position [150, 715, 195, 735]
ZOrder "3220"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Cast To Reg Type12"
SID "4938"
Position [150, 780, 195, 800]
ZOrder "3223"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Cast To Reg Type2"
SID "4802"
Position [150, 310, 195, 330]
ZOrder "3203"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Cast To Reg Type3"
SID "4803"
Position [150, 250, 195, 270]
ZOrder "3204"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Cast To Reg Type4"
SID "4804"
Position [150, 195, 195, 215]
ZOrder "3205"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Cast To Reg Type5"
SID "4805"
Position [150, 130, 195, 150]
ZOrder "3206"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Cast To Reg Type6"
SID "4806"
Position [150, 65, 195, 85]
ZOrder "3207"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Cast To Reg Type7"
SID "4807"
Position [150, -10, 195, 10]
ZOrder "3208"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Cast To Reg Type8"
SID "4863"
Position [150, 510, 195, 530]
ZOrder "3213"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Cast To Reg Type9"
SID "4864"
Position [150, 575, 195, 595]
ZOrder "3214"
OutDataTypeStr "uint32"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Constant"
Name "Debug Selector"
SID "4727"
Position [20, 190, 50, 220]
ZOrder "2427"
Value "int8(6)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Constant"
Name "DecodeEnable"
SID "4737"
Position [20, 375, 50, 405]
ZOrder "2431"
Value "int8(1)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Constant"
Name "DecodeEnable1"
SID "4790"
Position [20, 440, 50, 470]
ZOrder "2433"
Value "int16(10)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Constant"
Name "DecodeEnable2"
SID "4865"
Position [20, 505, 50, 535]
ZOrder "3209"
Value "int8(0)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Constant"
Name "DecodeEnable3"
SID "4866"
Position [20, 570, 50, 600]
ZOrder "3211"
Value "int16(1)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Constant"
Name "DecodeEnable4"
SID "4870"
Position [20, 640, 50, 670]
ZOrder "3215"
Value "int16(0)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Constant"
Name "DecodeEnable5"
SID "4899"
Position [20, 710, 50, 740]
ZOrder "3218"
Value "int16(1)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Constant"
Name "DecodeEnable6"
SID "4939"
Position [20, 775, 50, 805]
ZOrder "3221"
Value "int16(0)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Constant"
Name "EQBypass"
SID "4735"
Position [20, 305, 50, 335]
ZOrder "2429"
Value "int8(1)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Constant"
Name "Index of LBW Lookup"
SID "3930"
Position [20, -15, 50, 15]
ZOrder "2371"
Value "int16(40)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Constant"
Name "Select Scope Index"
SID "3315"
Position [20, 125, 50, 155]
ZOrder "2423"
Value "int8(1)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Constant"
Name "TxDMA Select"
SID "4721"
Position [20, 245, 50, 275]
ZOrder "2425"
Value "int8(1)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Outport"
Name "Out1"
SID "3931"
Position [290, -7, 320, 7]
ZOrder "2373"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out2"
SID "3932"
Position [290, 68, 320, 82]
ZOrder "2374"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out3"
SID "4706"
Position [290, 133, 320, 147]
ZOrder "2424"
Port "3"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out4"
SID "4728"
Position [290, 198, 320, 212]
ZOrder "2428"
Port "4"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out5"
SID "4722"
Position [290, 253, 320, 267]
ZOrder "2426"
Port "5"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out6"
SID "4736"
Position [290, 313, 320, 327]
ZOrder "2430"
Port "6"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out7"
SID "4738"
Position [290, 383, 320, 397]
ZOrder "2432"
Port "7"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out8"
SID "4791"
Position [290, 448, 320, 462]
ZOrder "2434"
Port "8"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out9"
SID "4867"
Position [290, 513, 320, 527]
ZOrder "3210"
Port "9"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out10"
SID "4868"
Position [290, 578, 320, 592]
ZOrder "3212"
Port "10"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out11"
SID "4871"
Position [290, 648, 320, 662]
ZOrder "3216"
Port "11"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out12"
SID "4900"
Position [290, 718, 320, 732]
ZOrder "3219"
Port "12"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out13"
SID "4940"
Position [290, 783, 320, 797]
ZOrder "3222"
Port "13"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "1"
Src "3929#out:1"
Dst "4806#in:1"
}

Line {
ZOrder "2"
Src "3930#out:1"
Dst "4807#in:1"
}

Line {
ZOrder "3"
Src "3315#out:1"
Dst "4805#in:1"
}

Line {
ZOrder "4"
Src "4721#out:1"
Dst "4803#in:1"
}

Line {
ZOrder "5"
Src "4727#out:1"
Dst "4804#in:1"
}

Line {
ZOrder "6"
Src "4735#out:1"
Dst "4802#in:1"
}

Line {
ZOrder "7"
Src "4737#out:1"
Dst "4800#in:1"
}

Line {
ZOrder "11"
Src "4790#out:1"
Dst "4801#in:1"
}

Line {
ZOrder "12"
Src "4801#out:1"
Dst "4791#in:1"
}

Line {
ZOrder "10"
Src "4800#out:1"
Dst "4738#in:1"
}

Line {
ZOrder "13"
Src "4802#out:1"
Dst "4736#in:1"
}

Line {
ZOrder "14"
Src "4803#out:1"
Dst "4722#in:1"
}

Line {
ZOrder "15"
Src "4804#out:1"
Dst "4728#in:1"
}

Line {
ZOrder "16"
Src "4805#out:1"
Dst "4706#in:1"
}

Line {
ZOrder "17"
Src "4806#out:1"
Dst "3932#in:1"
}

Line {
ZOrder "18"
Src "4807#out:1"
Dst "3931#in:1"
}

Line {
ZOrder "19"
Src "4865#out:1"
Dst "4863#in:1"
}

Line {
ZOrder "20"
Src "4866#out:1"
Dst "4864#in:1"
}

Line {
ZOrder "21"
Src "4864#out:1"
Dst "4868#in:1"
}

Line {
ZOrder "22"
Src "4863#out:1"
Dst "4867#in:1"
}

Line {
ZOrder "23"
Src "4869#out:1"
Dst "4871#in:1"
}

Line {
ZOrder "24"
Src "4870#out:1"
Dst "4869#in:1"
}

Line {
ZOrder "25"
Src "4899#out:1"
Dst "4898#in:1"
}

Line {
ZOrder "26"
Src "4898#out:1"
Dst "4900#in:1"
}

Line {
ZOrder "28"
Src "4939#out:1"
Dst "4938#in:1"
}

Line {
ZOrder "29"
Src "4938#out:1"
Dst "4940#in:1"
}
}
}

Block {
BlockType "Constant"
Name "Constant"
SID "1"
Position [10, 190, 40, 220]
ZOrder "2388"
Value "true"
SampleTime "-1"
}

Block {
BlockType "SubSystem"
Name "DMA Capture Eval"
SID "3316"
Ports [4]
Position [840, 349, 940, 501]
ZOrder "2423"
NamePlacement "alternate"
ErrorFcn "Stateflow.Translate.translate"
PermitHierarchicalResolution "ExplicitOnly"
TreatAsAtomicUnit on
RequestExecContextInheritance off
SFBlockType "MATLAB Function"
System {
Location [223, 338, 826, 833]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "30"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "bytes"
SID "3316::1"
Position [20, 101, 40, 119]
ZOrder "-1"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "payloadLen"
SID "3316::24"
Position [20, 136, 40, 154]
ZOrder "15"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "validOut"
SID "3316::22"
Position [20, 171, 40, 189]
ZOrder "13"
Port "3"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "sync"
SID "3316::23"
Position [20, 206, 40, 224]
ZOrder "14"
Port "4"
IconDisplay "Port number"
}

Block {
BlockType "Demux"
Name " Demux "
SID "3316::29"
Ports [1, 1]
Position [270, 100, 320, 140]
ZOrder "20"
Outputs "1"
}

Block {
BlockType "S-Function"
Name " SFunction "
SID "3316::28"
Tag "Stateflow S-Function 3"
Ports [4, 1]
Position [180, 102, 230, 203]
ZOrder "19"
FunctionName "sf_sfun"
PortCounts [4 1]
SFunctionDeploymentMode off
EnableBusSupport off
SFcnIsStateOwnerBlock off
}

Block {
BlockType "Terminator"
Name " Terminator "
SID "3316::30"
Position [460, 111, 480, 129]
ZOrder "21"
}

Line {
ZOrder "13"
Src "3316::1#out:1"
Dst "3316::28#in:1"
}

Line {
ZOrder "14"
Src "3316::24#out:1"
Dst "3316::28#in:2"
}

Line {
ZOrder "15"
Src "3316::22#out:1"
Dst "3316::28#in:3"
}

Line {
ZOrder "16"
Src "3316::23#out:1"
Dst "3316::28#in:4"
}

Line {
ZOrder "17"
Src "3316::29#out:1"
Dst "3316::30#in:1"
}

Line {
ZOrder "18"
Src "3316::28#out:1"
Points [0, -35]
Dst "3316::29#in:1"
}
}
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion"
SID "4788"
Position [-130, 268, -55, 302]
ZOrder "3178"
OutDataTypeStr "int16"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Delay"
Name "Delay"
SID "4786"
Ports [1, 1]
Position [843, 130, 877, 170]
ZOrder "3176"
BlockRotation "270"
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "Display"
Name "Display"
SID "4784"
Ports [1]
Position [735, 710, 825, 740]
ZOrder "3165"
Decimation "1"
}

Block {
BlockType "Display"
Name "Display1"
SID "4987"
Ports [1]
Position [735, 750, 825, 780]
ZOrder "3187"
Decimation "1"
}

Block {
BlockType "Display"
Name "Display4"
SID "4955"
Ports [1]
Position [735, 670, 825, 700]
ZOrder "3185"
Decimation "1"
}

Block {
BlockType "Gain"
Name "Gain1"
SID "4785"
Position [10, 270, 40, 300]
ZOrder "3175"
Gain "0.06"
ParamDataTypeStr "Inherit: Inherit via internal rule"
OutDataTypeStr "int16"
SaturateOnIntegerOverflow off
}

Block {
BlockType "ManualSwitch"
Name "Manual Switch"
SID "4787"
Position [175, 277, 205, 313]
ZOrder "3177"
}

Block {
BlockType "RealImagToComplex"
Name "Real-Imag to\nComplex1"
SID "2719"
Ports [2, 1]
Position [740, 185, 775, 265]
ZOrder "2420"
}

Block {
BlockType "SignalSpecification"
Name "Signal Specification"
SID "4729"
Position [740, 275, 780, 295]
ZOrder "3163"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "SubSystem"
Name "Subsystem"
SID "4949"
Ports [2, 0, 1]
Position [760, 504, 805, 591]
ZOrder "3182"
NamePlacement "alternate"
RequestExecContextInheritance off
System {
Location [-6, -6, 1543, 831]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "433"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "In1"
SID "4950"
Position [90, 38, 120, 52]
ZOrder "3182"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "In2"
SID "4951"
Position [90, 68, 120, 82]
ZOrder "3183"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "EnablePort"
Name "Enable"
SID "4952"
Ports []
Position [410, 50, 430, 70]
ZOrder "3184"
}

Block {
BlockType "ConstellationDiagram"
Name "Constellation Diagram"
SID "4947"
Ports [1]
Position [290, 32, 350, 88]
ZOrder "3180"
ScopeSpecificationString "comm.scopes.ConstellationDiagramBlockCfg('CurrentConfiguration', extmgr.ConfigurationSet(extmgr.Configuration('Core','General UI',true),extmgr.Configuration('Core','Source UI',true),extmgr.Configuration('Sources','WiredSimulink',true),extmgr.Configuration('Visuals','Constellation',true,'LineProperties',struct('DisplayName','','Color',[1 1 0.0666666666666667],'LineStyle','none','LineWidth',0.5,'Marker','.','MarkerSize',6,'MarkerEdgeColor','auto','MarkerFaceColor','none','Visible','on'),'AuxLineProperties',struct('LineColor',[1 1 0.0666666666666667],'LineStyle','none','TrajLineWidth',0.5,'RefConStyle','+','RefConSize',6,'RefConColor',[1 0 0],'RefConLineWidth',0.5),'AxesProperties',struct('Color',[0 0 0],'XColor',[0.686274509803922 0.686274509803922 0.686274509803922],'YColor',[0.686274509803922 0.686274509803922 0.686274509803922],'ZColor',[0.686274509803922 0.686274509803922 0.686274509803922])),extmgr.Configuration('Tools','Measurements',true,'Version','2017b'),extmgr.Configuration('Tools','Plot Navigation',true)),'Version','2019b','Position',[176.2 52.2 410 300],'VisibleAtModelOpen','on')"
}

Block {
BlockType "RealImagToComplex"
Name "Real-Imag to\nComplex2"
SID "4948"
Ports [2, 1]
Position [235, 28, 270, 92]
ZOrder "3181"
}

Line {
ZOrder "175"
Src "4948#out:1"
Dst "4947#in:1"
}

Line {
ZOrder "178"
Src "4950#out:1"
Dst "4948#in:1"
}

Line {
ZOrder "179"
Src "4951#out:1"
Dst "4948#in:2"
}
}
}

Block {
BlockType "SubSystem"
Name "TX DMA Model"
SID "3317"
Ports [2, 2]
Position [95, 188, 160, 257]
ZOrder "2424"
RequestExecContextInheritance off
System {
Location [0, 0, 1920, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "enable"
SID "3318"
Position [20, 108, 50, 122]
ZOrder "2397"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "enableTx"
SID "3319"
Position [750, 33, 780, 47]
ZOrder "2398"
BlockMirror on
NamePlacement "alternate"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "SubSystem"
Name "DMA Model\nDriver"
SID "2396"
Ports [2, 2]
Position [385, 423, 465, 547]
ZOrder "3213"
Commented on
ErrorFcn "Stateflow.Translate.translate"
PermitHierarchicalResolution "ExplicitOnly"
TreatAsAtomicUnit on
RequestExecContextInheritance off
SFBlockType "MATLAB Function"
System {
Location [223, 338, 826, 833]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "87"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "driver"
SID "2396::81"
Position [20, 101, 40, 119]
ZOrder "71"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "enable"
SID "2396::79"
Position [20, 136, 40, 154]
ZOrder "70"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "Demux"
Name " Demux "
SID "2396::86"
Ports [1, 1]
Position [270, 230, 320, 270]
ZOrder "76"
Outputs "1"
}

Block {
BlockType "S-Function"
Name " SFunction "
SID "2396::85"
Tag "Stateflow S-Function 17"
Ports [2, 3]
Position [180, 100, 230, 180]
ZOrder "75"
FunctionName "sf_sfun"
PortCounts [2 3]
SFunctionDeploymentMode off
EnableBusSupport off
SFcnIsStateOwnerBlock off
Port {
PortNumber "2"
Name "payload"
}

Port {
PortNumber "3"
Name "valid"
}
}

Block {
BlockType "Terminator"
Name " Terminator "
SID "2396::87"
Position [460, 241, 480, 259]
ZOrder "77"
}

Block {
BlockType "Outport"
Name "payload"
SID "2396::5"
Position [460, 101, 480, 119]
ZOrder "-5"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "valid"
SID "2396::77"
Position [460, 136, 480, 154]
ZOrder "68"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "7"
Src "2396::81#out:1"
Points [120, 0]
Dst "2396::85#in:1"
}

Line {
ZOrder "8"
Src "2396::79#out:1"
Dst "2396::85#in:2"
}

Line {
Name "payload"
ZOrder "9"
Labels [0, 0]
Src "2396::85#out:2"
Dst "2396::5#in:1"
}

Line {
Name "valid"
ZOrder "10"
Labels [0, 0]
Src "2396::85#out:3"
Dst "2396::77#in:1"
}

Line {
ZOrder "11"
Src "2396::86#out:1"
Dst "2396::87#in:1"
}

Line {
ZOrder "12"
Src "2396::85#out:1"
Dst "2396::86#in:1"
}
}
}

Block {
BlockType "SubSystem"
Name "DMA Model\nDriver1"
SID "4967"
Ports [2, 2]
Position [385, 95, 465, 215]
ZOrder "3212"
ErrorFcn "Stateflow.Translate.translate"
PermitHierarchicalResolution "ExplicitOnly"
TreatAsAtomicUnit on
RequestExecContextInheritance off
SFBlockType "MATLAB Function"
System {
Location [223, 338, 826, 833]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "92"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "transmitNow"
SID "4967::89"
Position [20, 101, 40, 119]
ZOrder "75"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "enable"
SID "4967::79"
Position [20, 136, 40, 154]
ZOrder "70"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "Demux"
Name " Demux "
SID "4967::91"
Ports [1, 1]
Position [270, 230, 320, 270]
ZOrder "77"
Outputs "1"
}

Block {
BlockType "S-Function"
Name " SFunction "
SID "4967::90"
Tag "Stateflow S-Function 4"
Ports [2, 3]
Position [180, 100, 230, 180]
ZOrder "76"
FunctionName "sf_sfun"
PortCounts [2 3]
SFunctionDeploymentMode off
EnableBusSupport off
SFcnIsStateOwnerBlock off
Port {
PortNumber "2"
Name "payload"
}

Port {
PortNumber "3"
Name "valid"
}
}

Block {
BlockType "Terminator"
Name " Terminator "
SID "4967::92"
Position [460, 241, 480, 259]
ZOrder "78"
}

Block {
BlockType "Outport"
Name "payload"
SID "4967::5"
Position [460, 101, 480, 119]
ZOrder "-5"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "valid"
SID "4967::77"
Position [460, 136, 480, 154]
ZOrder "68"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "7"
Src "4967::89#out:1"
Points [120, 0]
Dst "4967::90#in:1"
}

Line {
ZOrder "8"
Src "4967::79#out:1"
Dst "4967::90#in:2"
}

Line {
Name "payload"
ZOrder "9"
Labels [0, 0]
Src "4967::90#out:2"
Dst "4967::5#in:1"
}

Line {
Name "valid"
ZOrder "10"
Labels [0, 0]
Src "4967::90#out:3"
Dst "4967::77#in:1"
}

Line {
ZOrder "11"
Src "4967::91#out:1"
Dst "4967::92#in:1"
}

Line {
ZOrder "12"
Src "4967::90#out:1"
Dst "4967::91#in:1"
}
}
}

Block {
BlockType "SubSystem"
Name "DMA Model\nDriver2"
SID "4969"
Ports [2, 2]
Position [960, 495, 1040, 615]
ZOrder "3250"
Commented on
ErrorFcn "Stateflow.Translate.translate"
PermitHierarchicalResolution "ExplicitOnly"
TreatAsAtomicUnit on
RequestExecContextInheritance off
SFBlockType "MATLAB Function"
System {
Location [223, 338, 826, 833]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "92"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "transmitNow"
SID "4969::89"
Position [20, 101, 40, 119]
ZOrder "75"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "enable"
SID "4969::79"
Position [20, 136, 40, 154]
ZOrder "70"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "Demux"
Name " Demux "
SID "4969::91"
Ports [1, 1]
Position [270, 230, 320, 270]
ZOrder "77"
Outputs "1"
}

Block {
BlockType "S-Function"
Name " SFunction "
SID "4969::90"
Tag "Stateflow S-Function 5"
Ports [2, 3]
Position [180, 100, 230, 180]
ZOrder "76"
FunctionName "sf_sfun"
PortCounts [2 3]
SFunctionDeploymentMode off
EnableBusSupport off
SFcnIsStateOwnerBlock off
Port {
PortNumber "2"
Name "payload"
}

Port {
PortNumber "3"
Name "valid"
}
}

Block {
BlockType "Terminator"
Name " Terminator "
SID "4969::92"
Position [460, 241, 480, 259]
ZOrder "78"
}

Block {
BlockType "Outport"
Name "payload"
SID "4969::5"
Position [460, 101, 480, 119]
ZOrder "-5"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "valid"
SID "4969::77"
Position [460, 136, 480, 154]
ZOrder "68"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "7"
Src "4969::89#out:1"
Points [120, 0]
Dst "4969::90#in:1"
}

Line {
ZOrder "8"
Src "4969::79#out:1"
Dst "4969::90#in:2"
}

Line {
Name "payload"
ZOrder "9"
Labels [0, 0]
Src "4969::90#out:2"
Dst "4969::5#in:1"
}

Line {
Name "valid"
ZOrder "10"
Labels [0, 0]
Src "4969::90#out:3"
Dst "4969::77#in:1"
}

Line {
ZOrder "11"
Src "4969::91#out:1"
Dst "4969::92#in:1"
}

Line {
ZOrder "12"
Src "4969::90#out:1"
Dst "4969::91#in:1"
}
}
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion"
SID "2397"
Position [510, 118, 540, 132]
ZOrder "2384"
ForegroundColor "green"
OutDataTypeStr "fixdt(0,64,0)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion1"
SID "4970"
Position [1085, 518, 1115, 532]
ZOrder "3244"
ForegroundColor "green"
Commented on
OutDataTypeStr "fixdt(0,64,0)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Delay"
Name "Delay"
SID "2398"
Ports [1, 1]
Position [505, 23, 545, 57]
ZOrder "2382"
BlockMirror on
NamePlacement "alternate"
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "Delay"
Name "Delay1"
SID "4971"
Ports [1, 1]
Position [1080, 423, 1120, 457]
ZOrder "3243"
BlockMirror on
NamePlacement "alternate"
Commented on
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "DownSample"
Name "Downsample3"
SID "4972"
Position [1185, 422, 1215, 458]
ZOrder "3245"
BlockMirror on
Commented on
N "4"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
}

Block {
BlockType "DownSample"
Name "Downsample4"
SID "4973"
Position [785, 497, 815, 533]
ZOrder "3247"
NamePlacement "alternate"
Commented on
N "4"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
}

Block {
BlockType "Logic"
Name "Logical\nOperator"
SID "2401"
Ports [2, 1]
Position [305, 107, 335, 138]
ZOrder "2395"
Operator "OR"
AllPortsSameDT off
OutDataTypeStr "boolean"
}

Block {
BlockType "Logic"
Name "Logical\nOperator1"
SID "2402"
Ports [1, 1]
Position [265, 121, 290, 139]
ZOrder "2396"
Operator "NOT"
AllPortsSameDT off
OutDataTypeStr "boolean"
}

Block {
BlockType "Logic"
Name "Logical\nOperator2"
SID "4974"
Ports [2, 1]
Position [880, 507, 910, 538]
ZOrder "3248"
Commented on
Operator "OR"
AllPortsSameDT off
OutDataTypeStr "boolean"
}

Block {
BlockType "Logic"
Name "Logical\nOperator3"
SID "4975"
Ports [1, 1]
Position [840, 521, 865, 539]
ZOrder "3249"
Commented on
Operator "NOT"
AllPortsSameDT off
OutDataTypeStr "boolean"
}

Block {
BlockType "Reference"
Name "Repeat1"
SID "4976"
Ports [1, 1]
Position [1180, 508, 1215, 542]
ZOrder "3246"
Commented on
LibraryVersion "1.779"
UserDataPersistent on
UserData ""
SourceBlock "dspsigops/Repeat"
SourceType "Repeat"
SourceProductName "DSP System Toolbox"
SourceProductBaseCode "DS"
N "4"
InputProcessing "Columns as channels (frame based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
InputProcessing "Columns as channels (frame based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
InputProcessing "Columns as channels (frame based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
InputProcessing "Columns as channels (frame based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

}

Block {
BlockType "SignalSpecification"
Name "Signal Specification1"
SID "4"
Position [95, 103, 175, 127]
ZOrder "2389"
OutDataTypeStr "boolean"
SampleTime "1e-6"
}

Block {
BlockType "Reference"
Name "Upsample2"
SID "4977"
Ports [1, 1]
Position [1180, 568, 1215, 602]
ZOrder "3251"
ForegroundColor "yellow"
Commented on
LibraryVersion "1.779"
UserDataPersistent on
UserData ""
SourceBlock "dspsigops/Upsample"
SourceType "Upsample"
SourceProductName "DSP System Toolbox"
SourceProductBaseCode "DS"
N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

}

Block {
BlockType "Outport"
Name "data"
SID "3320"
Position [750, 118, 780, 132]
ZOrder "2399"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "valid"
SID "3321"
Position [750, 178, 780, 192]
ZOrder "2400"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "98"
Src "4#out:1"
Points [70, 0]
Branch {
ZOrder "59"
Dst "2401#in:1"
}

Branch {
ZOrder "58"
Dst "2402#in:1"
}
}

Line {
ZOrder "85"
Src "2401#out:1"
Dst "4967#in:1"
}

Line {
ZOrder "99"
Src "4967#out:2"
Dst "3321#in:1"
}

Line {
ZOrder "104"
Src "3319#out:1"
Dst "2398#in:1"
}

Line {
ZOrder "84"
Src "2398#out:1"
Points [-148, 0; 0, 145]
Dst "4967#in:2"
}

Line {
ZOrder "57"
Src "2402#out:1"
Dst "2401#in:2"
}

Line {
ZOrder "83"
Src "4967#out:1"
Dst "2397#in:1"
}

Line {
ZOrder "68"
Src "3318#out:1"
Dst "4#in:1"
}

Line {
ZOrder "100"
Src "2397#out:1"
Dst "3320#in:1"
}

Line {
ZOrder "88"
Src "4969#out:1"
Dst "4970#in:1"
}

Line {
ZOrder "89"
Src "4972#out:1"
Dst "4971#in:1"
}

Line {
ZOrder "90"
Src "4975#out:1"
Dst "4974#in:2"
}

Line {
ZOrder "91"
Src "4971#out:1"
Points [-148, 0; 0, 145]
Dst "4969#in:2"
}

Line {
ZOrder "92"
Src "4974#out:1"
Dst "4969#in:1"
}

Line {
ZOrder "95"
Src "4973#out:1"
Points [5, 0]
Branch {
ZOrder "94"
Dst "4974#in:1"
}

Branch {
ZOrder "93"
Dst "4975#in:1"
}
}

Line {
ZOrder "96"
Src "4969#out:2"
Dst "4977#in:1"
}

Line {
ZOrder "97"
Src "4970#out:1"
Dst "4976#in:1"
}

Annotation {
SID "2560"
Name "Keep On"
Position [262, 49, 303, 61]
InternalMargins [0, 0, 0, 0]
HorizontalAlignment "left"
VerticalAlignment "top"
ZOrder "-1"
}

Annotation {
SID "4978"
Name "Keep On"
Position [837, 449, 878, 461]
InternalMargins [0, 0, 0, 0]
HorizontalAlignment "left"
VerticalAlignment "top"
ZOrder "-1"
}
}
}

Block {
BlockType "Terminator"
Name "Terminator5"
SID "9"
Position [875, 275, 895, 295]
ZOrder "72"
ForegroundColor "red"
}

Block {
BlockType "Terminator"
Name "Terminator6"
SID "4723"
Position [770, 635, 790, 655]
ZOrder "3161"
ForegroundColor "red"
}

Block {
BlockType "SubSystem"
Name "Tx Signal Quality Measurement"
SID "2715"
Ports [1]
Position [965, 184, 1105, 266]
ZOrder "2419"
RequestExecContextInheritance off
System {
Location [0, 0, 1920, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "360"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "Transmit In"
SID "2716"
Position [20, 38, 50, 52]
ZOrder "2376"
IconDisplay "Port number"
}

Block {
BlockType "ConstellationDiagram"
Name "Constellation Diagram"
SID "2717"
Ports [1]
Position [445, 17, 505, 73]
ZOrder "2380"
ScopeSpecificationString "comm.scopes.ConstellationDiagramBlockCfg('CurrentConfiguration', extmgr.ConfigurationSet(extmgr.Configuration('Core','General UI',true),extmgr.Configuration('Core','Source UI',true),extmgr.Configuration('Sources','WiredSimulink',true),extmgr.Configuration('Sources','Workspace',false),extmgr.Configuration('Sources','Streaming',false),extmgr.Configuration('Sources','File',false),extmgr.Configuration('Sources','Simulink',false),extmgr.Configuration('Sources','SPTool',false),extmgr.Configuration('Sources','SimulinkEvent',false),extmgr.Configuration('Visuals','Constellation',true,'Title','Output After Transmit and Receive Pulse Shape Filtering','SymbolsToDisplay','20','SymbolsToDisplayFromInput',false,'ReferenceConstellation','[1+1i -1+1i -1-1i 1-1i]*sqrt(2)/2','ReferenceMarker','square','MeasurementMode',true,'LineProperties',struct('DisplayName','','Color',[1 1 0.0666666666666667],'LineStyle','none','LineWidth',0.5,'Marker','.','MarkerSize',6,'MarkerEdgeColor','auto','MarkerFaceColor','none','Visible','on'),'AxesProperties',struct('Color',[0 0 0],'XColor',[0.686274509803922 0.686274509803922 0.686274509803922],'YColor',[0.686274509803922 0.686274509803922 0.686274509803922],'ZColor',[0.686274509803922 0.686274509803922 0.686274509803922]),'MeasurementInterval','20','AuxLineProperties',struct('LineColor',[1 1 0.0666666666666667],'LineStyle','none','TrajLineWidth',0.5,'RefConStyle','square','RefConSize',6,'RefConColor',[1 0 0],'RefConLineWidth',0.5)),extmgr.Configuration('Visuals','Matrix',false),extmgr.Configuration('Visuals','Eye Diagram',false),extmgr.Configuration('Visuals','Array Plot',false),extmgr.Configuration('Visuals','Spectrum',false),extmgr.Configuration('Visuals','Time Domain',false),extmgr.Configuration('Visuals','PhasedMatrix',false),extmgr.Configuration('Visuals','IntensityVisual',false),extmgr.Configuration('Visuals','ScenarioVisual',false),extmgr.Configuration('Visuals','TimeVisual',false),extmgr.Configuration('Visuals','BodeVisual',false),extmgr.Configuration('Visuals','PZMapVisual',false),extmgr.Configuration('Visuals','NicholsVisual',false),extmgr.Configuration('Visuals','MarginsVisual',false),extmgr.Configuration('Visuals','SigmaVisual',false),extmgr.Configuration('Visuals','LinearStepVisual',false),extmgr.Configuration('Tools','Measurements',true,'Version','2017b'),extmgr.Configuration('Tools','Plot Navigation',true),extmgr.Configuration('Tools','Instrumentation Sets',false),extmgr.Configuration('Tools','Requirement viewer',false),extmgr.Configuration('Tools','Check block zoom',false)),'Version','2019b','Position',[185 393.8 362 314],'VisibleAtModelOpen','on')"
}

Block {
BlockType "Reference"
Name "Raised Cosine\nReceive Filter"
SID "2720"
Ports [1, 1]
Position [145, 23, 225, 67]
ZOrder "2381"
LibraryVersion "1.780"
UserDataPersistent on
UserData ""
SourceBlock "commfilt2/Raised Cosine\nReceive Filter"
SourceType "Raised Cosine Receive Filter"
SourceProductName "Communications Toolbox"
SourceProductBaseCode "CM"
Port {
PortNumber "1"
Name "Measured"
}

ContentPreviewEnabled off
filtType "Square root"
R "0.5"
filtSpan "8"
N "4"
downFactor "4"
downOffset "0"
filterGain "1"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
framing "Mute"
checkCoeff off
variableName "rcRxFilt"
currentFiltSpan "8"
D "(8)/2"
inputOffset "0"
sampMode "Mute"
saveAsFlag "0"
rateMode "Downsampling"
checkGain "Normalized"
launchFVT on
roundingMode "Floor"
overflowMode off
coeffMode "Same word length as input"
coeffWordLength "16"
coeffFracLength "15"
coeffDataTypeStr "Inherit: Same word length as input"
coeffMin []
coeffMax []
coeffLastDataTypeStr "Inherit: Same word length as input"
prodOutputMode "Same as input"
prodOutputWordLength "32"
prodOutputFracLength "30"
prodOutputDataTypeStr "Inherit: Same as input"
prodOutputLastDataTypeStr "Inherit: Same as input"
accumMode "Same as product output"
accumWordLength "32"
accumFracLength "30"
accumDataTypeStr "Inherit: Same as product output"
accumLastDataTypeStr "Inherit: Same as product output"
outputMode "Same as accumulator"
outputWordLength "16"
outputFracLength "15"
outputDataTypeStr "Inherit: Same as accumulator"
outputMin []
outputMax []
outputLastDataTypeStr "Inherit: Same as accumulator"
LockScale off

ContentPreviewEnabled off
filtType "Square root"
R "0.5"
filtSpan "8"
N "4"
downFactor "4"
downOffset "0"
filterGain "1"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
framing "Mute"
checkCoeff off
variableName "rcRxFilt"
currentFiltSpan "8"
D "(8)/2"
inputOffset "0"
sampMode "Mute"
saveAsFlag "0"
rateMode "Downsampling"
checkGain "Normalized"
launchFVT on
roundingMode "Floor"
overflowMode off
coeffMode "Same word length as input"
coeffWordLength "16"
coeffFracLength "15"
coeffDataTypeStr "Inherit: Same word length as input"
coeffMin []
coeffMax []
coeffLastDataTypeStr "Inherit: Same word length as input"
prodOutputMode "Same as input"
prodOutputWordLength "32"
prodOutputFracLength "30"
prodOutputDataTypeStr "Inherit: Same as input"
prodOutputLastDataTypeStr "Inherit: Same as input"
accumMode "Same as product output"
accumWordLength "32"
accumFracLength "30"
accumDataTypeStr "Inherit: Same as product output"
accumLastDataTypeStr "Inherit: Same as product output"
outputMode "Same as accumulator"
outputWordLength "16"
outputFracLength "15"
outputDataTypeStr "Inherit: Same as accumulator"
outputMin []
outputMax []
outputLastDataTypeStr "Inherit: Same as accumulator"
LockScale off

ContentPreviewEnabled off
filtType "Square root"
R "0.5"
filtSpan "8"
N "4"
downFactor "4"
downOffset "0"
filterGain "1"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
framing "Mute"
checkCoeff off
variableName "rcRxFilt"
currentFiltSpan "8"
D "(8)/2"
inputOffset "0"
sampMode "Mute"
saveAsFlag "0"
rateMode "Downsampling"
checkGain "Normalized"
launchFVT on
roundingMode "Floor"
overflowMode off
coeffMode "Same word length as input"
coeffWordLength "16"
coeffFracLength "15"
coeffDataTypeStr "Inherit: Same word length as input"
coeffMin []
coeffMax []
coeffLastDataTypeStr "Inherit: Same word length as input"
prodOutputMode "Same as input"
prodOutputWordLength "32"
prodOutputFracLength "30"
prodOutputDataTypeStr "Inherit: Same as input"
prodOutputLastDataTypeStr "Inherit: Same as input"
accumMode "Same as product output"
accumWordLength "32"
accumFracLength "30"
accumDataTypeStr "Inherit: Same as product output"
accumLastDataTypeStr "Inherit: Same as product output"
outputMode "Same as accumulator"
outputWordLength "16"
outputFracLength "15"
outputDataTypeStr "Inherit: Same as accumulator"
outputMin []
outputMax []
outputLastDataTypeStr "Inherit: Same as accumulator"
LockScale off

ContentPreviewEnabled off
filtType "Square root"
R "0.5"
filtSpan "8"
N "4"
downFactor "4"
downOffset "0"
filterGain "1"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
framing "Mute"
checkCoeff off
variableName "rcRxFilt"
currentFiltSpan "8"
D "(8)/2"
inputOffset "0"
sampMode "Mute"
saveAsFlag "0"
rateMode "Downsampling"
checkGain "Normalized"
launchFVT on
roundingMode "Floor"
overflowMode off
coeffMode "Same word length as input"
coeffWordLength "16"
coeffFracLength "15"
coeffDataTypeStr "Inherit: Same word length as input"
coeffMin []
coeffMax []
coeffLastDataTypeStr "Inherit: Same word length as input"
prodOutputMode "Same as input"
prodOutputWordLength "32"
prodOutputFracLength "30"
prodOutputDataTypeStr "Inherit: Same as input"
prodOutputLastDataTypeStr "Inherit: Same as input"
accumMode "Same as product output"
accumWordLength "32"
accumFracLength "30"
accumDataTypeStr "Inherit: Same as product output"
accumLastDataTypeStr "Inherit: Same as product output"
outputMode "Same as accumulator"
outputWordLength "16"
outputFracLength "15"
outputDataTypeStr "Inherit: Same as accumulator"
outputMin []
outputMax []
outputLastDataTypeStr "Inherit: Same as accumulator"
LockScale off

}

Line {
ZOrder "3"
Src "2716#out:1"
Dst "2720#in:1"
}

Line {
Name "Measured"
ZOrder "4"
Labels [1, 1]
Src "2720#out:1"
Dst "2717#in:1"
}
}
}

Block {
BlockType "Unbuffer"
Name "Unbuffer"
SID "1084"
Ports [1, 1]
Position [65, 450, 115, 500]
ZOrder "2366"
}

Line {
ZOrder "13"
Src "173#out:1"
Dst "1084#in:1"
}

Line {
ZOrder "31"
Src "174#out:1"
Dst "1085#in:3"
}

Line {
ZOrder "32"
Src "174#out:2"
Dst "1085#in:4"
}

Line {
ZOrder "34"
Src "1085#out:1"
Dst "2719#in:1"
}

Line {
ZOrder "35"
Src "1085#out:2"
Dst "2719#in:2"
}

Line {
ZOrder "36"
Src "1085#out:3"
Dst "4729#in:1"
}

Line {
ZOrder "37"
Src "1085#out:5"
Dst "3316#in:1"
}

Line {
ZOrder "84"
Src "1085#out:6"
Dst "3316#in:2"
}

Line {
ZOrder "40"
Src "1085#out:8"
Dst "3316#in:4"
}

Line {
ZOrder "180"
Src "1085#out:11"
Points [175, 0]
Dst "4949#enable"
}

Line {
ZOrder "72"
Src "2719#out:1"
Points [80, 0]
Branch {
ZOrder "139"
Dst "4786#in:1"
}

Branch {
ZOrder "138"
Dst "2715#in:1"
}
}

Line {
ZOrder "105"
Src "3928#out:3"
Dst "1085#in:7"
}

Line {
ZOrder "98"
Src "3928#out:1"
Dst "1085#in:5"
}

Line {
ZOrder "99"
Src "3928#out:2"
Dst "1085#in:6"
}

Line {
ZOrder "81"
Src "1085#out:7"
Dst "3316#in:3"
}

Line {
ZOrder "85"
Src "1#out:1"
Dst "3317#in:1"
}

Line {
ZOrder "86"
Src "1085#out:4"
Points [39, 0; 0, -181; -663, 0; 0, 96]
Dst "3317#in:2"
}

Line {
ZOrder "87"
Src "3317#out:1"
Dst "1085#in:1"
}

Line {
ZOrder "88"
Src "3317#out:2"
Dst "1085#in:2"
}

Line {
ZOrder "119"
Src "1085#out:12"
Dst "4723#in:1"
}

Line {
ZOrder "183"
Src "1085#out:13"
Dst "4955#in:1"
}

Line {
ZOrder "122"
Src "3928#out:4"
Dst "1085#in:8"
}

Line {
ZOrder "123"
Src "3928#out:5"
Dst "1085#in:9"
}

Line {
ZOrder "124"
Src "4729#out:1"
Dst "9#in:1"
}

Line {
ZOrder "125"
Src "3928#out:6"
Dst "1085#in:10"
}

Line {
ZOrder "126"
Src "3928#out:7"
Dst "1085#in:11"
}

Line {
ZOrder "137"
Src "1085#out:14"
Dst "4784#in:1"
}

Line {
ZOrder "140"
Src "4786#out:1"
Points [0, -10; -1021, 0; 0, 170]
Dst "4788#in:1"
}

Line {
ZOrder "141"
Src "4785#out:1"
Dst "4787#in:1"
}

Line {
ZOrder "142"
Src "4787#out:1"
Dst "174#in:1"
}

Line {
ZOrder "143"
Src "4788#out:1"
Dst "4785#in:1"
}

Line {
ZOrder "144"
Src "1084#out:1"
Points [17, 0; 0, -170]
Dst "4787#in:2"
}

Line {
ZOrder "145"
Src "3928#out:8"
Dst "1085#in:12"
}

Line {
ZOrder "146"
Src "3928#out:9"
Dst "1085#in:13"
}

Line {
ZOrder "147"
Src "3928#out:10"
Dst "1085#in:14"
}

Line {
ZOrder "148"
Src "3928#out:11"
Dst "1085#in:15"
}

Line {
ZOrder "149"
Src "3928#out:12"
Dst "1085#in:16"
}

Line {
ZOrder "173"
Src "3928#out:13"
Dst "1085#in:17"
}

Line {
ZOrder "178"
Src "1085#out:9"
Dst "4949#in:1"
}

Line {
ZOrder "179"
Src "1085#out:10"
Dst "4949#in:2"
}

Line {
ZOrder "219"
Src "1085#out:15"
Dst "4987#in:1"
}
}

DiagnosticSuppressor on

LogicAnalyzerPlugin on

NotesPlugin on

SLCCPlugin on

WebScopes_FoundationPlugin on

GraphicalInterface {
NumRootInports "0"
NumRootOutports "0"
ParameterArgumentNames ""
NumModelReferences "0"
NumTestPointedSignals "0"
NumProvidedFunctions "0"
NumRequiredFunctions "0"
NumResetEvents "0"
HasInitializeEvent "0"
HasTerminateEvent "0"
PreCompExecutionDomainType "Unset"
IsExportFunctionModel "0"
IsArchitectureModel "0"
IsAUTOSARArchitectureModel "0"
NumParameterArguments "0"
NumExternalFileReferences "10"
OrderedModelArguments "1"
ExternalFileReference {
Reference "commsource2/Baseband File Reader"
Path "$bdroot/BBSource"
SID "173"
Type "LIBRARY_BLOCK"
}

ExternalFileReference {
Reference "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
Path "$bdroot/Combined TX and RX/Compare To Zero"
SID "4720"
Type "LIBRARY_BLOCK"
}

ExternalFileReference {
Reference "RxTxFixedPointLibrary_noscopes/Receiver HDL"
Path "$bdroot/Combined TX and RX/Receiver HDL"
SID "4730"
Type "LIBRARY_BLOCK"
}

ExternalFileReference {
Reference "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
Path "$bdroot/Combined TX and RX/Test Packet Generator/Compare To Zero1"
SID "4810"
Type "LIBRARY_BLOCK"
}

ExternalFileReference {
Reference "simulink/Discrete/Tapped Delay"
Path "$bdroot/Combined TX and RX/Test Packet Generator/Subsystem/Tapped Delay"
SID "4821"
Type "LIBRARY_BLOCK"
}

ExternalFileReference {
Reference "simulink/Discrete/Tapped Delay"
Path "$bdroot/Combined TX and RX/Test Packet Generator/Subsystem1/Tapped Delay"
SID "4827"
Type "LIBRARY_BLOCK"
}

ExternalFileReference {
Reference "dspsigops/Upsample"
Path "$bdroot/Combined TX and RX/Test Packet Generator/Upsample"
SID "4857"
Type "LIBRARY_BLOCK"
}

ExternalFileReference {
Reference "dspsigops/Upsample"
Path "$bdroot/Combined TX and RX/Test Packet Generator/Upsample1"
SID "4858"
Type "LIBRARY_BLOCK"
}

ExternalFileReference {
Reference "RxTxFixedPointLibrary_noscopes/Transmitter HDL"
Path "$bdroot/Combined TX and RX/Transmitter HDL"
SID "4731"
Type "LIBRARY_BLOCK"
}

ExternalFileReference {
Reference "commfilt2/Raised Cosine\nReceive Filter"
Path "$bdroot/Tx Signal Quality Measurement/Raised Cosine Receive Filter"
SID "2720"
Type "LIBRARY_BLOCK"
}
}

Object {
$PropName "HDLParams"
$ObjectID 1
$ClassName "slprops.hdlmdlprops"
Array {
PropName "mdlProps"
Type "Cell"
Dimension 22
Cell "HDLSubsystem"
Cell "$bdroot/Combined TX and RX"
Cell "ReferenceDesign"
Cell "adrv9361z7035 box lvds Base System (Vivado 2016.4)"
Cell "SynthesisTool"
Cell "Xilinx Vivado"
Cell "SynthesisToolChipFamily"
Cell "Zynq"
Cell "SynthesisToolDeviceName"
Cell "xc7z035i"
Cell "SynthesisToolPackageName"
Cell "fbg676"
Cell "SynthesisToolSpeedValue"
Cell "-2L"
Cell "TargetDirectory"
Cell "hdl_prj/hdlsrc"
Cell "TargetLanguage"
Cell "Verilog"
Cell "TargetPlatform"
Cell "AnalogDevices adrv9361z7035 box lvds (Rx & Tx)"
Cell "Workflow"
Cell "IP Core Generation"
}
}

Object {
$PropName "BdWindowsInfo"
$ObjectID 45
$ClassName "Simulink.BDWindowsInfo"
BDUuid "9f687800-f1ac-4af4-bab3-1caeaf5d3ebd"
Object {
$PropName "WindowsInfo"
$ObjectID 46
$ClassName "Simulink.WindowInfo"
IsActive [1]
Location [1920.0, 0.0, 1920.0, 1044.0]
WindowState "AAAA/wAAAAD9AAAAAgAAAAAAAAC9AAAB+PwCAAAAA/sAAAAWAEQAbwBjAGsAVwBpAGQAZwBlAHQAMwEAAAAxAAAB+AAAAAAAAAAA+wAAABYARABvAGMAawBXAGkAZABnAGUAdAA0AAAAAAD/////AAAAAAAAAAD7AAAAUgBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0AcABvAG4AZQBuAHQALwBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0AcABvAG4AZQBuAHQAAAAAAP////8AAABbAP///wAAAAEAAAAAAAAAAPwCAAAAAfsAAABUAEcATABVAEUAMgA6AFAAcgBvAHAAZQByAHQAeQBJAG4AcwBwAGUAYwB0AG8AcgAvAFAAcgBvAHAAZQByAHQAeQAgAEkAbgBzAHAAZQBjAHQAbwByAAAAAAD/////AAAAKwD///8AAAeAAAADpQAAAAEAAAACAAAAAQAAAAL8AAAAAQAAAAIAAAAP/////wAAAAAA/////wAAAAAAAAAA/////wEAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAB6/////wAAAAAAAAAA/////wEAAADe/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAFY/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAANd/////wAAAAAAAAAA/////wEAAAOM/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA"
WindowUuid ""
Array {
PropName "EditorsInfo"
Type "Simulink.EditorInfo"
Dimension 5
Object {
$ObjectID 49
IsActive [0]
IsTabbed [1]
ViewObjType "SimulinkSubsys"
LoadSaveID "4730:16"
Extents [1920.0, 1044.0]
ZoomFactor [1.75]
Offset [105.01915903308634, -100.06380268531359]
SceneRectInView [0.0, 0.0, 0.0, 0.0]
}

Object {
$ObjectID 50
IsActive [0]
IsTabbed [1]
ViewObjType "SimulinkSubsys"
LoadSaveID "4731:650"
Extents [1920.0, 1044.0]
ZoomFactor [1.28]
Offset [210.0, 114.1875]
SceneRectInView [0.0, 0.0, 0.0, 0.0]
}

Object {
$ObjectID 51
IsActive [0]
IsTabbed [1]
ViewObjType "SimulinkSubsys"
LoadSaveID "4731:764"
Extents [1920.0, 1044.0]
ZoomFactor [2.1547005143282587]
Offset [128.17445231554655, 122.31194759210129]
SceneRectInView [0.0, 0.0, 0.0, 0.0]
}

Object {
$ObjectID 52
IsActive [0]
IsTabbed [1]
ViewObjType "SimulinkSubsys"
LoadSaveID "1085"
Extents [1882.0, 867.0]
ZoomFactor [1.0332512315270936]
Offset [-977.23705210816445, -88.549463647199048]
SceneRectInView [0.0, 0.0, 0.0, 0.0]
}

Object {
$ObjectID 53
IsActive [1]
IsTabbed [1]
ViewObjType "SimulinkTopLevel"
LoadSaveID "0"
Extents [1882.0, 867.0]
ZoomFactor [1.0]
Offset [-579.6343908298569, 96.474374255065527]
SceneRectInView [0.0, 0.0, 0.0, 0.0]
}
}

Array {
PropName "PersistedApps"
Type "Cell"
Dimension 0
}

Object {
$PropName "ModelBrowserInfo"
$ObjectID 47
$ClassName "Simulink.ModelBrowserInfo"
Visible [0]
DockPosition "Left"
Width [50]
Height [50]
Filter [59]
Minimized "Unset"
}

Object {
$PropName "ExplorerBarInfo"
$ObjectID 48
$ClassName "Simulink.ExplorerBarInfo"
Visible [1]
}

Object {
$PropName "DockComponentsInfo"
$ObjectID 54
$ClassName "Simulink.DockComponentInfo"
Type "GLUE2:PropertyInspector"
ID "Property Inspector"
Visible [0]
CreateCallback ""
UserData ""
Floating [0]
DockPosition "Right"
Width [640]
Height [480]
Minimized "Unset"
}
}
}

Array {
Type "Handle"
Dimension 1
Simulink.ConfigSet {
Version "19.1.1"
$ClassName "Simulink.ConfigSet"
DisabledProps []
Description ""
Name "Configuration"
CurrentDlgPage "HDL Code Generation/Target and Optimizations"
ConfigPrmDlgPosition [ 770, 147, 1760, 817 ]
ExtraOptions ""
Array {
PropName "Components"
Type "Handle"
Dimension 10
Simulink.SolverCC {
$ObjectID 56
Version "19.1.1"
$ClassName "Simulink.SolverCC"
DisabledProps []
Description ""
Components []
StartTime "0.0"
StopTime "10.0"
AbsTol "auto"
AutoScaleAbsTol on
FixedStep "auto"
InitialStep "auto"
MaxOrder "5"
ZcThreshold "auto"
ConsecutiveZCsStepRelTol "10*128*eps"
MaxConsecutiveZCs "1000"
ExtrapolationOrder "4"
NumberNewtonIterations "1"
MaxStep "auto"
MinStep "auto"
MaxConsecutiveMinStep "1"
RelTol "1e-3"
EnableMultiTasking off
ConcurrentTasks off
Solver "FixedStepDiscrete"
SolverName "FixedStepDiscrete"
SolverJacobianMethodControl "auto"
ShapePreserveControl "DisableAll"
ZeroCrossControl "UseLocalSettings"
ZeroCrossAlgorithm "Nonadaptive"
AlgebraicLoopSolver "TrustRegion"
SolverInfoToggleStatus off
IsAutoAppliedInSIP off
SolverResetMethod "Fast"
PositivePriorityOrder off
AutoInsertRateTranBlk off
SampleTimeConstraint "Unconstrained"
InsertRTBMode "Whenever possible"
SampleTimeProperty []
DecoupledContinuousIntegration off
MinimalZcImpactIntegration off
SolverOrder "3"
}

Simulink.DataIOCC {
$ObjectID 57
Version "19.1.1"
$ClassName "Simulink.DataIOCC"
DisabledProps []
Description ""
Components []
Decimation "1"
ExternalInput [t, u]
FinalStateName "xFinal"
InitialState "xInitial"
LimitDataPoints off
MaxDataPoints "1000"
LoadExternalInput off
LoadInitialState off
SaveFinalState off
SaveOperatingPoint off
SaveFormat "Dataset"
SignalLoggingSaveFormat "Dataset"
SaveOutput on
SaveState off
SignalLogging on
DSMLogging on
InspectSignalLogs off
VisualizeSimOutput on
StreamToWorkspace off
StreamVariableName "streamout"
SaveTime on
ReturnWorkspaceOutputs off
StateSaveName "xout"
TimeSaveName "tout"
OutputSaveName "yout"
SignalLoggingName "logsout"
DSMLoggingName "dsmout"
OutputOption "RefineOutputTimes"
OutputTimes []
ReturnWorkspaceOutputsName "out"
Refine "1"
LoggingToFile off
DatasetSignalFormat "timeseries"
LoggingFileName "out.mat"
LoggingIntervals [-inf, inf]
}

Simulink.OptimizationCC {
$ObjectID 58
Version "19.1.1"
$ClassName "Simulink.OptimizationCC"
Description ""
Components []
BlockReduction off
BooleanDataType on
ConditionallyExecuteInputs off
DefaultParameterBehavior "Inlined"
UseDivisionForNetSlopeComputation off
GainParamInheritBuiltInType off
UseFloatMulNetSlope off
DefaultUnderspecifiedDataType "double"
UseSpecifiedMinMax off
InlineInvariantSignals off
OptimizeBlockIOStorage on
BufferReuse on
EnhancedBackFolding off
CachingGlobalReferences off
GlobalBufferReuse on
StrengthReduction off
AdvancedOptControl ""
ExpressionFolding on
BooleansAsBitfields off
BitfieldContainerType "uint_T"
EnableMemcpy on
MemcpyThreshold "64"
PassReuseOutputArgsAs "Structure reference"
PassReuseOutputArgsThreshold "12"
ExpressionDepthLimit "128"
LocalBlockOutputs on
RollThreshold "5"
StateBitsets off
DataBitsets off
ActiveStateOutputEnumStorageType "Native Integer"
ZeroExternalMemoryAtStartup on
ZeroInternalMemoryAtStartup on
InitFltsAndDblsToZero off
NoFixptDivByZeroProtection off
EfficientFloat2IntCast off
EfficientMapNaN2IntZero on
LifeSpan "auto"
MaxStackSize "Inherit from target"
BufferReusableBoundary on
SimCompilerOptimization off
AccelVerboseBuild off
OptimizeBlockOrder off
OptimizeDataStoreBuffers on
BusAssignmentInplaceUpdate on
DifferentSizesBufferReuse off
UseRowMajorAlgorithm off
OptimizationLevel "level2"
OptimizationPriority "Balanced"
OptimizationCustomize on
LabelGuidedReuse off
MultiThreadedLoops off
DenormalBehavior "GradualUnderflow"
EfficientTunableParamExpr off
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 9
Cell "BooleansAsBitfields"
Cell "PassReuseOutputArgsAs"
Cell "PassReuseOutputArgsThreshold"
Cell "ZeroExternalMemoryAtStartup"
Cell "ZeroInternalMemoryAtStartup"
Cell "OptimizeModelRefInitCode"
Cell "NoFixptDivByZeroProtection"
Cell "UseSpecifiedMinMax"
Cell "EfficientTunableParamExpr"
}
}

Simulink.DebuggingCC {
$ObjectID 59
Version "19.1.1"
$ClassName "Simulink.DebuggingCC"
Description ""
Components []
RTPrefix "error"
ConsistencyChecking "none"
ArrayBoundsChecking "none"
SignalInfNanChecking "none"
StringTruncationChecking "error"
SignalRangeChecking "none"
ReadBeforeWriteMsg "UseLocalSettings"
WriteAfterWriteMsg "UseLocalSettings"
WriteAfterReadMsg "UseLocalSettings"
AlgebraicLoopMsg "error"
ArtificialAlgebraicLoopMsg "warning"
SaveWithDisabledLinksMsg "warning"
SaveWithParameterizedLinksMsg "warning"
CheckSSInitialOutputMsg on
UnderspecifiedInitializationDetection "Simplified"
MergeDetectMultiDrivingBlocksExec "error"
CheckExecutionContextPreStartOutputMsg off
CheckExecutionContextRuntimeOutputMsg off
SignalResolutionControl "UseLocalSettings"
BlockPriorityViolationMsg "warning"
MinStepSizeMsg "warning"
TimeAdjustmentMsg "none"
MaxConsecutiveZCsMsg "error"
MaskedZcDiagnostic "warning"
IgnoredZcDiagnostic "warning"
SolverPrmCheckMsg "none"
InheritedTsInSrcMsg "warning"
MultiTaskDSMMsg "error"
MultiTaskCondExecSysMsg "error"
MultiTaskRateTransMsg "error"
SingleTaskRateTransMsg "error"
TasksWithSamePriorityMsg "warning"
ExportedTasksRateTransMsg "none"
SigSpecEnsureSampleTimeMsg "warning"
CheckMatrixSingularityMsg "none"
IntegerOverflowMsg "warning"
Int32ToFloatConvMsg "warning"
ParameterDowncastMsg "error"
ParameterOverflowMsg "error"
ParameterUnderflowMsg "none"
ParameterPrecisionLossMsg "warning"
ParameterTunabilityLossMsg "warning"
FixptConstUnderflowMsg "none"
FixptConstOverflowMsg "none"
FixptConstPrecisionLossMsg "none"
UnderSpecifiedDataTypeMsg "none"
UnnecessaryDatatypeConvMsg "none"
VectorMatrixConversionMsg "none"
InvalidFcnCallConnMsg "error"
FcnCallInpInsideContextMsg "error"
SignalLabelMismatchMsg "none"
UnconnectedInputMsg "warning"
UnconnectedOutputMsg "warning"
UnconnectedLineMsg "warning"
UseOnlyExistingSharedCode "error"
SFcnCompatibilityMsg "none"
FrameProcessingCompatibilityMsg "error"
UniqueDataStoreMsg "none"
BusObjectLabelMismatch "warning"
RootOutportRequireBusObject "warning"
AssertControl "UseLocalSettings"
AllowSymbolicDim on
RowMajorDimensionSupport off
ModelReferenceIOMsg "none"
ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
ModelReferenceVersionMismatchMessage "none"
ModelReferenceIOMismatchMessage "none"
UnknownTsInhSupMsg "warning"
ModelReferenceDataLoggingMessage "warning"
ModelReferenceSymbolNameMessage "warning"
ModelReferenceExtraNoncontSigs "error"
StateNameClashWarn "none"
OperatingPointInterfaceChecksumMismatchMsg "warning"
NonCurrentReleaseOperatingPointMsg "error"
ChecksumConsistencyForSSReuse "none"
PregeneratedLibrarySubsystemCodeDiagnostic "warning"
MatchCodeGenerationContextForUpdateDiagram "none"
InitInArrayFormatMsg "warning"
StrictBusMsg "ErrorLevel1"
BusNameAdapt "WarnAndRepair"
NonBusSignalsTreatedAsBus "none"
SymbolicDimMinMaxWarning "warning"
LossOfSymbolicDimsSimulationWarning "warning"
LossOfSymbolicDimsCodeGenerationWarning "error"
SymbolicDimsDataTypeCodeGenerationDiagnostic "error"
BlockIODiagnostic "none"
SFUnusedDataAndEventsDiag "warning"
SFUnexpectedBacktrackingDiag "error"
SFInvalidInputDataAccessInChartInitDiag "warning"
SFNoUnconditionalDefaultTransitionDiag "error"
SFTransitionOutsideNaturalParentDiag "warning"
SFUnreachableExecutionPathDiag "warning"
SFUndirectedBroadcastEventsDiag "warning"
SFTransitionActionBeforeConditionDiag "warning"
SFOutputUsedAsStateInMooreChartDiag "error"
SFTemporalDelaySmallerThanSampleTimeDiag "warning"
SFSelfTransitionDiag "warning"
SFExecutionAtInitializationDiag "warning"
SFMachineParentedDataDiag "warning"
IntegerSaturationMsg "warning"
AllowedUnitSystems "all"
UnitsInconsistencyMsg "warning"
AllowAutomaticUnitConversions on
RCSCRenamedMsg "warning"
RCSCObservableMsg "warning"
ForceCombineOutputUpdateInSim off
UnitDatabase ""
UnderSpecifiedDimensionMsg "none"
DebugExecutionForFMUViaOutOfProcess off
ArithmeticOperatorsInVariantConditions "warning"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 1
Cell "UseOnlyExistingSharedCode"
}
}

Simulink.HardwareCC {
$ObjectID 60
Version "19.1.1"
$ClassName "Simulink.HardwareCC"
DisabledProps []
Description ""
Components []
ProdBitPerChar "8"
ProdBitPerShort "16"
ProdBitPerInt "32"
ProdBitPerLong "32"
ProdBitPerLongLong "64"
ProdBitPerFloat "32"
ProdBitPerDouble "64"
ProdBitPerPointer "32"
ProdBitPerSizeT "32"
ProdBitPerPtrDiffT "32"
ProdLargestAtomicInteger "Char"
ProdLargestAtomicFloat "None"
ProdIntDivRoundTo "Undefined"
ProdEndianess "Unspecified"
ProdWordSize "32"
ProdShiftRightIntArith on
ProdLongLongMode off
ProdHWDeviceType "ASIC/FPGA->ASIC/FPGA"
TargetBitPerChar "8"
TargetBitPerShort "16"
TargetBitPerInt "32"
TargetBitPerLong "32"
TargetBitPerLongLong "64"
TargetBitPerFloat "32"
TargetBitPerDouble "64"
TargetBitPerPointer "32"
TargetBitPerSizeT "32"
TargetBitPerPtrDiffT "32"
TargetLargestAtomicInteger "Char"
TargetLargestAtomicFloat "None"
TargetShiftRightIntArith on
TargetLongLongMode off
TargetIntDivRoundTo "Undefined"
TargetEndianess "Unspecified"
TargetWordSize "32"
TargetPreprocMaxBitsSint "32"
TargetPreprocMaxBitsUint "32"
TargetHWDeviceType "Specified"
TargetUnknown off
ProdEqTarget off
UseEmbeddedCoderFeatures on
UseSimulinkCoderFeatures on
HardwareBoardFeatureSet "EmbeddedCoderHSP"
}

Simulink.ModelReferenceCC {
$ObjectID 61
Version "19.1.1"
$ClassName "Simulink.ModelReferenceCC"
DisabledProps []
Description ""
Components []
UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
EnableRefExpFcnMdlSchedulingChecks on
CheckModelReferenceTargetMessage "error"
EnableParallelModelReferenceBuilds off
ParallelModelReferenceErrorOnInvalidPool on
ParallelModelReferenceMATLABWorkerInit "None"
ModelReferenceNumInstancesAllowed "Multi"
PropagateVarSize "Infer from blocks in model"
ModelDependencies ""
ModelReferencePassRootInputsByReference on
ModelReferenceMinAlgLoopOccurrences off
PropagateSignalLabelsOutOfModel on
SupportModelReferenceSimTargetCustomCode off
}

Simulink.SFSimCC {
$ObjectID 62
Version "19.1.1"
$ClassName "Simulink.SFSimCC"
DisabledProps []
Description ""
Components []
SimCustomSourceCode ""
SimCustomHeaderCode ""
SimCustomInitializer ""
SimCustomTerminator ""
SimReservedNameArray []
SimUserSources ""
SimUserIncludeDirs ""
SimUserLibraries ""
SimUserDefines ""
SimCustomCompilerFlags ""
SimCustomLinkerFlags ""
SFSimEcho on
SimCtrlC on
SimIntegrity on
SimUseLocalCustomCode off
SimParseCustomCode on
SimAnalyzeCustomCode off
SimBuildMode "sf_incremental_build"
SimGenImportedTypeDefs off
ModelFunctionsGlobalVisibility on
CompileTimeRecursionLimit "50"
EnableRuntimeRecursion on
MATLABDynamicMemAlloc on
MATLABDynamicMemAllocThreshold "65536"
CustomCodeFunctionArrayLayout []
DefaultCustomCodeFunctionArrayLayout "NotSpecified"
CustomCodeUndefinedFunction "UseInterfaceOnly"
}

Simulink.RTWCC {
BackupClass "Simulink.RTWCC"
$ObjectID 63
Version "19.1.1"
$ClassName "Simulink.RTWCC"
Description ""
SystemTargetFile "grt.tlc"
HardwareBoard "None"
ShowCustomHardwareApp off
ShowEmbeddedHardwareApp off
TLCOptions ""
GenCodeOnly off
MakeCommand "make_rtw"
GenerateMakefile on
PackageGeneratedCodeAndArtifacts off
PackageName ""
TemplateMakefile "grt_default_tmf"
PostCodeGenCommand ""
GenerateReport off
RTWVerbose on
RetainRTWFile off
RTWBuildHooks []
ProfileTLC off
TLCDebug off
TLCCoverage off
TLCAssert off
RTWUseLocalCustomCode off
RTWUseSimCustomCode off
CustomSourceCode ""
CustomHeaderCode ""
CustomInclude ""
CustomSource ""
CustomLibrary ""
CustomDefine ""
CustomBLASCallback ""
CustomLAPACKCallback ""
CustomFFTCallback ""
CustomInitializer ""
CustomTerminator ""
Toolchain "Automatically locate an installed toolchain"
BuildConfiguration "Faster Builds"
CustomToolchainOptions []
IncludeHyperlinkInReport off
LaunchReport off
PortableWordSizes off
CreateSILPILBlock "None"
CodeExecutionProfiling off
CodeExecutionProfileVariable "executionProfile"
CodeProfilingSaveOptions "SummaryOnly"
CodeProfilingInstrumentation off
SILDebugging off
TargetLang "C"
IncludeBusHierarchyInRTWFileBlockHierarchyMap off
GenerateTraceInfo off
GenerateTraceReport off
GenerateTraceReportSl off
GenerateTraceReportSf off
GenerateTraceReportEml off
GenerateWebview off
GenerateCodeMetricsReport off
GenerateCodeReplacementReport off
GenerateMissedCodeReplacementReport off
RTWCompilerOptimization off
ObjectivePriorities []
RTWCustomCompilerOptimizations ""
CheckMdlBeforeBuild "Off"
SharedConstantsCachingThreshold "1024"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 16
Cell "IncludeHyperlinkInReport"
Cell "GenerateTraceInfo"
Cell "GenerateTraceReport"
Cell "GenerateTraceReportSl"
Cell "GenerateTraceReportSf"
Cell "GenerateTraceReportEml"
Cell "PortableWordSizes"
Cell "GenerateWebview"
Cell "GenerateCodeMetricsReport"
Cell "GenerateCodeReplacementReport"
Cell "GenerateMissedCodeReplacementReport"
Cell "GenerateErtSFunction"
Cell "CreateSILPILBlock"
Cell "CodeExecutionProfiling"
Cell "CodeProfilingSaveOptions"
Cell "CodeProfilingInstrumentation"
}

Array {
PropName "Components"
Type "Handle"
Dimension 2
Object {
$ObjectID 64
Version "19.1.1"
$ClassName "Simulink.CodeAppCC"
Description ""
Components []
Comment ""
ForceParamTrailComments off
GenerateComments on
CommentStyle "Auto"
IgnoreCustomStorageClasses on
IgnoreTestpoints off
MaxIdLength "31"
PreserveName off
PreserveNameWithParent off
ShowEliminatedStatement off
OperatorAnnotations off
SimulinkDataObjDesc off
SFDataObjDesc off
MATLABFcnDesc off
MangleLength "1"
SharedChecksumLength "8"
CustomSymbolStrGlobalVar "$R$N$M"
CustomSymbolStrType "$N$R$M_T"
CustomSymbolStrField "$N$M"
CustomSymbolStrFcn "$R$N$M$F"
CustomSymbolStrModelFcn "$R$N"
CustomSymbolStrFcnArg "rt$I$N$M"
CustomSymbolStrBlkIO "rtb_$N$M"
CustomSymbolStrTmpVar "$N$M"
CustomSymbolStrMacro "$R$N$M"
CustomSymbolStrUtil "$N$C"
CustomSymbolStrEmxType "emxArray_$M$N"
CustomSymbolStrEmxFcn "emx$M$N"
CustomUserTokenString ""
CustomCommentsFcn ""
DefineNamingRule "None"
DefineNamingFcn ""
ParamNamingRule "None"
ParamNamingFcn ""
SignalNamingRule "None"
SignalNamingFcn ""
InsertBlockDesc off
InsertPolySpaceComments off
SimulinkBlockComments on
BlockCommentType "BlockPathComment"
StateflowObjectComments on
MATLABSourceComments off
EnableCustomComments off
InternalIdentifierFile ""
InternalIdentifier "Shortened"
InlinedPrmAccess "Literals"
ReqsInCode off
UseSimReservedNames off
ReservedNameArray []
EnumMemberNameClash "error"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 28
Cell "IgnoreCustomStorageClasses"
Cell "IgnoreTestpoints"
Cell "InsertBlockDesc"
Cell "InsertPolySpaceComments"
Cell "SFDataObjDesc"
Cell "MATLABFcnDesc"
Cell "SimulinkDataObjDesc"
Cell "DefineNamingRule"
Cell "SignalNamingRule"
Cell "ParamNamingRule"
Cell "InternalIdentifier"
Cell "InlinedPrmAccess"
Cell "CustomSymbolStr"
Cell "CustomSymbolStrGlobalVar"
Cell "CustomSymbolStrType"
Cell "CustomSymbolStrField"
Cell "CustomSymbolStrFcn"
Cell "CustomSymbolStrModelFcn"
Cell "CustomSymbolStrFcnArg"
Cell "CustomSymbolStrBlkIO"
Cell "CustomSymbolStrTmpVar"
Cell "CustomSymbolStrMacro"
Cell "CustomSymbolStrUtil"
Cell "CustomSymbolStrEmxType"
Cell "CustomSymbolStrEmxFcn"
Cell "CustomUserTokenString"
Cell "ReqsInCode"
Cell "BlockCommentType"
}
}

Object {
BackupClass "Simulink.TargetCC"
$ObjectID 65
Version "19.1.1"
$ClassName "Simulink.GRTTargetCC"
Description ""
Components []
TargetFcnLib "ansi_tfl_table_tmw.mat"
TargetLibSuffix ""
TargetPreCompLibLocation ""
GenFloatMathFcnCalls "NOT IN USE"
TargetLangStandard "C99 (ISO)"
CodeReplacementLibrary "None"
UtilityFuncGeneration "Auto"
MultiwordTypeDef "System defined"
MultiwordLength "2048"
DynamicStringBufferSize "256"
GenerateFullHeader on
InferredTypesCompatibility off
ExistingSharedCode ""
GenerateSampleERTMain off
GenerateTestInterfaces off
ModelReferenceCompliant on
ParMdlRefBuildCompliant on
CompOptLevelCompliant on
ConcurrentExecutionCompliant on
IncludeMdlTerminateFcn on
GeneratePreprocessorConditionals "Use local settings"
CombineOutputUpdateFcns on
CombineSignalStateStructs off
GroupInternalDataByFunction off
SuppressErrorStatus off
IncludeFileDelimiter "Auto"
ERTCustomFileBanners off
SupportAbsoluteTime on
LogVarNameModifier "rt_"
MatFileLogging on
MultiInstanceERTCode off
CodeInterfacePackaging "Nonreusable function"
PurelyIntegerCode off
SupportNonFinite on
SupportComplex on
SupportContinuousTime on
SupportNonInlinedSFcns on
RemoveDisableFunc off
RemoveResetFunc off
SupportVariableSizeSignals off
ParenthesesLevel "Nominal"
CastingMode "Nominal"
PreserveStateflowLocalDataDimensions off
MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
ModelStepFunctionPrototypeControlCompliant off
CPPClassGenCompliant on
AutosarCompliant off
MDXCompliant off
GRTInterface off
GenerateAllocFcn off
UseToolchainInfoCompliant on
GenerateSharedConstants on
CoderGroups []
AccessMethods []
LookupTableObjectStructAxisOrder "1,2,3,4,..."
LUTObjectStructOrderExplicitValues "Size,Breakpoints,Table"
LUTObjectStructOrderEvenSpacing "Size,Breakpoints,Table"
ArrayLayout "Column-major"
UnsupportedSFcnMsg "error"
ERTHeaderFileRootName "$R$E"
ERTSourceFileRootName "$R$E"
ERTDataFileRootName "$R_data"
UseMalloc off
ExtMode off
ExtModeStaticAlloc off
ExtModeTesting off
ExtModeStaticAllocSize "1000000"
ExtModeTransport "0"
ExtModeMexFile "ext_comm"
ExtModeMexArgs ""
ExtModeIntrfLevel "Level1"
RTWCAPISignals off
RTWCAPIParams off
RTWCAPIStates off
RTWCAPIRootIO off
GenerateASAP2 off
MultiInstanceErrorCode "Error"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 16
Cell "IncludeMdlTerminateFcn"
Cell "SuppressErrorStatus"
Cell "ERTCustomFileBanners"
Cell "GenerateSampleERTMain"
Cell "ExistingSharedCode"
Cell "GenerateTestInterfaces"
Cell "ModelStepFunctionPrototypeControlCompliant"
Cell "GenerateAllocFcn"
Cell "PurelyIntegerCode"
Cell "SupportComplex"
Cell "SupportAbsoluteTime"
Cell "SupportContinuousTime"
Cell "SupportNonInlinedSFcns"
Cell "RemoveDisableFunc"
Cell "RemoveResetFunc"
Cell "PreserveStateflowLocalDataDimensions"
}
}
}
}

SlCovCC.ConfigComp {
$ObjectID 66
Version "19.1.1"
$ClassName "SlCovCC.ConfigComp"
DisabledProps []
Description "Simulink Coverage Configuration Component"
Components []
Name "Simulink Coverage"
CovEnable off
CovScope "EntireSystem"
CovIncludeTopModel on
RecordCoverage off
CovPath "/"
CovSaveName "covdata"
CovCompData ""
CovMetricSettings "dwe"
CovFilter ""
CovHTMLOptions ""
CovNameIncrementing off
CovHtmlReporting off
CovForceBlockReductionOff on
CovEnableCumulative on
CovSaveCumulativeToWorkspaceVar off
CovSaveSingleToWorkspaceVar off
CovCumulativeVarName "covCumulativeData"
CovCumulativeReport off
CovSaveOutputData on
CovOutputDir "slcov_output/$ModelName$"
CovDataFileName "$ModelName$_cvdata"
CovShowResultsExplorer on
CovReportOnPause on
CovModelRefEnable off
CovModelRefExcluded ""
CovExternalEMLEnable on
CovSFcnEnable on
CovBoundaryAbsTol "1e-05"
CovBoundaryRelTol "0.01"
CovUseTimeInterval off
CovStartTime "0"
CovStopTime "0"
CovMcdcMode "Masking"
}

hdlcoderui.hdlcc {
$ObjectID 67
Version "19.1.1"
$ClassName "hdlcoderui.hdlcc"
DisabledProps []
Description "HDL Coder custom configuration component"
Components []
Name "HDL Coder"
HDLCActiveTab "0"
Array {
PropName "HDLConfigFile"
Type "Cell"
Dimension 1
Cell " "
}
}
}
}
}

System {
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000]
TiledPageScale "1"
ShowPageBoundaries off
ModelBrowserVisibility off
ModelBrowserWidth "200"
ScreenColor "white"
ZoomFactor "100"
PortBlocksUseCompactNotation off
Open off
}

BlockDefaults {
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
NamePlacement "normal"
FontName "Helvetica"
FontSize "10"
FontWeight "normal"
FontAngle "normal"
ShowName on
HideAutomaticName on
BlockRotation "0"
BlockMirror off
}

AnnotationDefaults {
HorizontalAlignment "center"
VerticalAlignment "middle"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
FontName "Helvetica"
FontSize "10"
FontWeight "normal"
FontAngle "normal"
MarkupType "model"
UseDisplayTextAsClickCallback off
AnnotationType "note_annotation"
FixedHeight off
FixedWidth off
Interpreter off
}

LineDefaults {
FontName "Helvetica"
FontSize "9"
FontWeight "normal"
FontAngle "normal"
}

MaskDefaults {
SelfModifiable "off"
IconFrame "on"
IconOpaque "opaque"
RunInitForIconRedraw "analyze"
IconRotate "none"
PortRotate "default"
IconUnits "autoscale"
Display ""

}

MaskParameterDefaults {
Evaluate "on"
Tunable "on"
NeverSave "off"
Internal "off"
ReadOnly "off"
Enabled "on"
Visible "on"
ToolTip "on"
Value ""
}

BlockParameterDefaults {
Block {
BlockType "BusCreator"
DisplayOption "none"
OutDataTypeStr "Inherit: auto"
NonVirtualBus off
}

Block {
BlockType "BusSelector"
}

Block {
BlockType "ComplexToRealImag"
Output "Real and imag"
SampleTime "-1"
}

Block {
BlockType "Constant"
Value "1"
VectorParams1D on
SamplingMode "Sample based"
OutMin []
OutMax []
OutDataTypeStr "Inherit: Inherit from 'Constant value'"
LockScale off
SampleTime "inf"
FramePeriod "inf"
PreserveConstantTs off
}

Block {
BlockType "ConstellationDiagram"
DefaultConfigurationName "comm.scopes.ConstellationDiagramBlockCfg"
NumInputPorts "1"
}

Block {
BlockType "DataTypeConversion"
OutMin []
OutMax []
OutDataTypeStr "Inherit: Inherit via back propagation"
LockScale off
ConvertRealWorld "Real World Value (RWV)"
RndMeth "Zero"
SaturateOnIntegerOverflow on
SampleTime "-1"
}

Block {
BlockType "Delay"
DelayLengthSource "Dialog"
DelayLength "2"
DelayLengthUpperLimit "100"
InitialConditionSource "Dialog"
InitialCondition "0.0"
ExternalReset "None"
ShowEnablePort off
PreventDirectFeedthrough off
DiagnosticForDelayLength "None"
RemoveDelayLengthCheckInGeneratedCode off
InputProcessing "Elements as channels (sample based)"
UseCircularBuffer off
SampleTime "-1"
StateMustResolveToSignalObject off
CodeGenStateStorageClass "Auto"
}

Block {
BlockType "Demux"
Outputs "4"
DisplayOption "none"
BusSelectionMode off
}

Block {
BlockType "Display"
Format "short"
Decimation "10"
Floating off
Lockdown off
SampleTime "-1"
}

Block {
BlockType "DownSample"
N "2"
phase "0"
InputProcessing "Columns as channels (frame based)"
RateOptions "Enforce single-rate processing"
ic "0"
}

Block {
BlockType "EnablePort"
StatesWhenEnabling "held"
PropagateVarSize "Only when enabling"
ShowOutputPort off
ZeroCross on
DisallowConstTsAndPrmTs off
PortDimensions "1"
SampleTime "-1"
OutMin []
OutMax []
OutDataTypeStr "double"
Interpolate on
}

Block {
BlockType "Gain"
Gain "1"
Multiplication "Element-wise(K.*u)"
ParamMin []
ParamMax []
ParamDataTypeStr "Inherit: Same as input"
OutMin []
OutMax []
OutDataTypeStr "Inherit: Same as input"
LockScale off
RndMeth "Floor"
SaturateOnIntegerOverflow on
SampleTime "-1"
}

Block {
BlockType "Inport"
Port "1"
OutputFunctionCall off
OutMin []
OutMax []
OutDataTypeStr "Inherit: auto"
LockScale off
BusOutputAsStruct off
Unit "inherit"
PortDimensions "-1"
VarSizeSig "Inherit"
SampleTime "-1"
SignalType "auto"
SamplingMode "auto"
LatchByDelayingOutsideSignal off
LatchInputForFeedbackSignals off
Interpolate on
}

Block {
BlockType "Logic"
Operator "AND"
Inputs "2"
IconShape "rectangular"
AllPortsSameDT on
OutDataTypeStr "Inherit: Logical (see Configuration Parameters: Optimization)"
SampleTime "-1"
}

Block {
BlockType "ManualSwitch"
CurrentSetting "1"
varsize off
SampleTime "-1"
}

Block {
BlockType "Outport"
Port "1"
OutMin []
OutMax []
OutDataTypeStr "Inherit: auto"
LockScale off
BusOutputAsStruct off
Unit "inherit"
PortDimensions "-1"
VarSizeSig "Inherit"
SampleTime "-1"
SignalType "auto"
SamplingMode "auto"
EnsureOutportIsVirtual off
SourceOfInitialOutputValue "Dialog"
OutputWhenDisabled "held"
InitialOutput []
MustResolveToSignalObject off
OutputWhenUnConnected off
OutputWhenUnconnectedValue "0"
VectorParamsAs1DForOutWhenUnconnected on
}

Block {
BlockType "RealImagToComplex"
Input "Real and imag"
ConstantPart "0"
SampleTime "-1"
}

Block {
BlockType "S-Function"
FunctionName "system"
SFunctionModules "''"
PortCounts []
MultiThreadCoSim "auto"
}

Block {
BlockType "SignalSpecification"
OutMin []
OutMax []
OutDataTypeStr "Inherit: auto"
LockScale off
BusOutputAsStruct off
Unit "inherit"
Dimensions "-1"
VarSizeSig "Inherit"
SampleTime "-1"
SignalType "auto"
SamplingMode "auto"
}

Block {
BlockType "SubSystem"
ShowPortLabels "FromPortIcon"
Permissions "ReadWrite"
PermitHierarchicalResolution "All"
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
PropExecContextOutsideSubsystem off
ScheduleAs "Sample time"
SystemSampleTime "-1"
RTWSystemCode "Auto"
RTWFcnNameOpts "Auto"
RTWFileNameOpts "Auto"
FunctionInterfaceSpec "void_void"
FunctionWithSeparateData off
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
SimViewingDevice off
DataTypeOverride "UseLocalSettings"
DataTypeOverrideAppliesTo "AllNumericTypes"
MinMaxOverflowLogging "UseLocalSettings"
Opaque off
MaskHideContents off
SFBlockType "NONE"
VariantControlMode "Expression"
Variant off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
TreatAsGroupedWhenPropagatingVariantConditions on
ContentPreviewEnabled off
IsWebBlock off
IsObserver off
Latency "0"
AutoFrameSizeCalculation off
IsWebBlockPanel off
}

Block {
BlockType "Switch"
Criteria "u2 >= Threshold"
Threshold "0"
InputSameDT on
OutMin []
OutMax []
OutDataTypeStr "Inherit: Inherit via internal rule"
LockScale off
RndMeth "Floor"
SaturateOnIntegerOverflow on
ZeroCross on
SampleTime "-1"
AllowDiffInputSizes off
}

Block {
BlockType "Terminator"
}

Block {
BlockType "Unbuffer"
ic "0"
}
}
}

Stateflow {

machine {
id 1
name "dummy_name"
firstTarget 2
sfVersion 80000019
}

chart {
id 4
treeNode [0 5 0 0]
machine 1
viewObj 4
firstData 6
firstJunction 11
firstTransition 10
name "Combined TX and RX/Test Packet Generator/DMA Model\nDriver1"
windowPosition [357.12 483.496 167 391]
viewLimits [0 156.75 0 153.75]
screen [1 1 1280 1024 1.041666666666667]
ssIdHighWaterMark 15
decomposition CLUSTER_CHART
type EML_CHART
chartFileNumber 2
disableImplicitCasting 1
eml {
name "fcn"
}

}

state {
id 5
ssIdNumber 1
treeNode [4 0 0 0]
chart 4
subviewer 4
labelString "eML_blk_kernel()"
position [18 64.5 118 66]
fontSize 12
superState SUBCHART
type FUNC_STATE
decomposition CLUSTER_STATE
eml {
isEML 1
script "function [payload,valid] = fcn(transmitNow, enable)\n%#codegen\n\npersistent indx mode pSize counter msg payloadIndx transmitNext\n\nif isempty(indx)\n    msg = fi(int8('Hello World 0'),0,64,0);\n    pSize = fi(length('Hello World 0')*8,0,64,0); % Size in bytes (Must be multiple of 32 bits) cannot exceed uint16 max\n    indx = pSize;\n    mode = int8(0);\n    counter = fi(0,0,64,0);\n    payloadIndx = uint8(0);\n    transmitNext = false;\nend\n\n%% Make default MSG\n% Constant\n\n% Update packet count\n%msg(uint8(13)) = counter + fi(48,0,64,0);\nsetting = pSize;\n\n%% Output MSG\nif enable\n    valid = true;\n    switch mode\n        case int8(0) % Fresh packet start\n            if transmitNow || transmitNext\n                pSize = fi(setting,0,64,0);\n                payload = fi(setting,0,64,0);%Upper bits\n                mode = int8(1);\n                payloadIndx = uint8(0);\n                indx = fi(0,0,64,0);\n                transmitNext = false; % Reset\n                %fprintf('(TX) Sending new packet with length: %u\\n',uint64(pSize));\n            else\n                payload = fi(setting,0,64,0);%Upper bits\n                valid = false;\n            end\n        otherwise\n            if transmitNow\n                transmitNext = true;\n            end\n            indx = fi(indx + fi(8,0,64,0),0,64,0);\n            payloadIndx = payloadIndx + uint8(1);\n            payload = msg(payloadIndx);\n            if indx == pSize % reached end of frame\n                mode = int8(0);\n                payloadIndx = uint8(0);\n                if counter==fi(9,0,64,0)\n                    counter = fi(0,0,64,0);\n                else\n                    counter = fi(counter + fi(1,0,64,0),0,64,0);\n                end\n            end\n    end\nelse\n    if transmitNow\n        transmitNext = true;\n    end\n    valid = false;\n    payload = fi(0,0,64,0);\nend\n\n\n"
editorLayout "Matrix(4,1)\n[10.0, 5.0, 700.0, 500.0]"
}

}

transition {
id 10
ssIdNumber 2
linkNode [4 0 0]
chart 4
subviewer 4
labelString "{eML_blk_kernel();}"
labelPosition [32.125 19.875 102.544 14.964]
fontSize 12
midPoint [23.5747 24.9468]
dataLimits [21.175 25.975 14.625 42.575]
drawStyle SMART
executionOrder 1

src {
intersection [0 0 1 0 23.5747 14.625 0 0]
}

dst {
id 11
intersection [1 0 -1 0 23.5747 42.5747 0 0]
}

slide {
sticky BOTH_STICK
}

}

junction {
id 11
ssIdNumber 3
linkNode [4 0 0]
chart 4
subviewer 4
position [23.5747 49.5747 7]
type CONNECTIVE_JUNCTION
}

data {
id 6
ssIdNumber 15
linkNode [4 0 7]
machine 1
name "transmitNow"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 7
ssIdNumber 5
linkNode [4 6 8]
machine 1
name "payload"
scope OUTPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_NO
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_BOOLEAN_TYPE
}

unit {
name "inherit"
}

}

}

data {
id 8
ssIdNumber 6
linkNode [4 7 9]
machine 1
name "valid"
scope OUTPUT_DATA
dataType "boolean"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_NO
array {
size "-1"
}

type {
primitive SF_BOOLEAN_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 9
ssIdNumber 8
linkNode [4 8 0]
machine 1
name "enable"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

chart {
id 12
treeNode [0 13 0 0]
machine 1
viewObj 12
firstData 14
firstJunction 19
firstTransition 18
name "DMA Capture Eval"
windowPosition [422 539.941 189 413]
viewLimits [0 156.75 0 153.75]
screen [1 1 3600 1200 1.180555555555556]
ssIdHighWaterMark 8
decomposition CLUSTER_CHART
type EML_CHART
chartFileNumber 3
disableImplicitCasting 1
eml {
name "fcn"
}

}

state {
id 13
ssIdNumber 1
treeNode [12 0 0 0]
chart 12
subviewer 12
labelString "eML_blk_kernel()"
position [18 64.5 118 66]
fontSize 12
superState SUBCHART
type FUNC_STATE
decomposition CLUSTER_STATE
eml {
isEML 1
script "function fcn(bytes, payloadLen, validOut, sync)\n\npersistent frameBuffer byteCounter fullPayloadBits\n\nbitsInPack = 64;\n\nif isempty(frameBuffer)\n    maxFrameBits = (2^16)*8;\n    frameBuffer = false(maxFrameBits,1);\n    byteCounter = 0;\n    fullPayloadBits = uint16(0);\nend\n\nif validOut\n    if sync\n        byteCounter = bitsInPack;\n        frameBuffer(1:byteCounter) = bitget(bytes,1:bitsInPack);\n        fullPayloadBits = uint16(payloadLen*8);\n        \n    elseif byteCounter<fullPayloadBits\n        frameBuffer(byteCounter+1:byteCounter+bitsInPack) = bitget(bytes,1:bitsInPack);\n        byteCounter = byteCounter + bitsInPack;\n    else\n        if bytes>0\n            disp('CRC Error (Outside)');\n        else\n            disp('Frame passed CRC (Outside)');\n            b = frameBuffer(1:byteCounter);\n            fprintf('%s\\n',char(bi2de(reshape(b,64,832/64).').'));\n        end\n    end\nend\n\n"
editorLayout "Matrix(4,1)\n[10.0, 5.0, 700.0, 500.0]"
}

}

transition {
id 18
ssIdNumber 2
linkNode [12 0 0]
chart 12
subviewer 12
labelString "{eML_blk_kernel();}"
labelPosition [28.125 13.875 102.544 14.964]
fontSize 12
midPoint [23.5747 24.9468]
dataLimits [21.175 25.975 14.625 42.575]
drawStyle SMART
executionOrder 1

src {
intersection [0 0 1 0 23.5747 14.625 0 0]
}

dst {
id 19
intersection [1 0 -1 0 23.5747 42.5747 0 0]
}

slide {
sticky BOTH_STICK
}

}

junction {
id 19
ssIdNumber 3
linkNode [12 0 0]
chart 12
subviewer 12
position [23.5747 49.5747 7]
type CONNECTIVE_JUNCTION
}

data {
id 14
ssIdNumber 4
linkNode [12 0 15]
machine 1
name "bytes"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
}

unit {
name "inherit"
}

}

}

data {
id 15
ssIdNumber 8
linkNode [12 14 16]
machine 1
name "payloadLen"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 16
ssIdNumber 6
linkNode [12 15 17]
machine 1
name "validOut"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 17
ssIdNumber 7
linkNode [12 16 0]
machine 1
name "sync"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

chart {
id 20
treeNode [0 21 0 0]
machine 1
viewObj 20
firstData 22
firstJunction 27
firstTransition 26
name "TX DMA Model/DMA Model\nDriver1"
windowPosition [357.12 483.496 167 391]
viewLimits [0 156.75 0 153.75]
screen [1 1 1280 1024 1.041666666666667]
ssIdHighWaterMark 15
decomposition CLUSTER_CHART
type EML_CHART
chartFileNumber 4
disableImplicitCasting 1
eml {
name "fcn"
}

}

state {
id 21
ssIdNumber 1
treeNode [20 0 0 0]
chart 20
subviewer 20
labelString "eML_blk_kernel()"
position [18 64.5 118 66]
fontSize 12
superState SUBCHART
type FUNC_STATE
decomposition CLUSTER_STATE
eml {
isEML 1
script "function [payload,valid] = fcn(transmitNow, enable)\n%#codegen\n\npersistent indx mode pSize counter msg payloadIndx transmitNext lastpayload\n\nif isempty(indx)\n    msg = fi(int8('Hello World X'),0,64,0);\n    pSize = fi(length('Hello World X')*8,0,64,0); % Size in bytes (Must be multiple of 32 bits) cannot exceed uint16 max\n    indx = pSize;\n    mode = int8(0);\n    counter = fi(0,0,64,0);\n    payloadIndx = uint8(0);\n    transmitNext = false;\n    lastpayload = fi(0,0,64,0);\nend\n\n%% Make default MSG\n% Constant\n\n% Update packet count\n%msg(uint8(13)) = counter + fi(48,0,64,0);\nsetting = pSize;\n\n%% Output MSG\nif enable\n    valid = true;\n    switch mode\n        case int8(0) % Fresh packet start\n            if transmitNow || transmitNext\n                pSize = fi(setting,0,64,0);\n                payload = fi(setting,0,64,0);%Upper bits\n                mode = int8(1);\n                payloadIndx = uint8(0);\n                indx = fi(0,0,64,0);\n                transmitNext = false; % Reset\n                %fprintf('(TX) Sending new packet with length: %u\\n',uint64(pSize));\n            else\n                payload = fi(setting,0,64,0);\n                valid = false;\n            end\n        otherwise\n            if transmitNow\n                transmitNext = true;\n            end\n            indx = fi(indx + fi(8,0,64,0),0,64,0);\n            payloadIndx = payloadIndx + uint8(1);\n            payload = msg(payloadIndx);\n            if indx == pSize % reached end of frame\n                mode = int8(0);\n                payloadIndx = uint8(0);\n                if counter==fi(9,0,64,0)\n                    counter = fi(0,0,64,0);\n                else\n                    counter = fi(counter + fi(1,0,64,0),0,64,0);\n                end\n            end\n    end\nelse\n    if transmitNow\n        transmitNext = true;\n    end\n    valid = false;\n    payload = lastpayload;\nend\nlastpayload = payload;\n\n"
editorLayout "Matrix(4,1)\n[10.0, 5.0, 700.0, 500.0]"
}

}

transition {
id 26
ssIdNumber 2
linkNode [20 0 0]
chart 20
subviewer 20
labelString "{eML_blk_kernel();}"
labelPosition [32.125 19.875 102.544 14.964]
fontSize 12
midPoint [23.5747 24.9468]
dataLimits [21.175 25.975 14.625 42.575]
drawStyle SMART
executionOrder 1

src {
intersection [0 0 1 0 23.5747 14.625 0 0]
}

dst {
id 27
intersection [1 0 -1 0 23.5747 42.5747 0 0]
}

slide {
sticky BOTH_STICK
}

}

junction {
id 27
ssIdNumber 3
linkNode [20 0 0]
chart 20
subviewer 20
position [23.5747 49.5747 7]
type CONNECTIVE_JUNCTION
}

data {
id 22
ssIdNumber 15
linkNode [20 0 23]
machine 1
name "transmitNow"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 23
ssIdNumber 5
linkNode [20 22 24]
machine 1
name "payload"
scope OUTPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_NO
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_BOOLEAN_TYPE
}

unit {
name "inherit"
}

}

}

data {
id 24
ssIdNumber 6
linkNode [20 23 25]
machine 1
name "valid"
scope OUTPUT_DATA
dataType "boolean"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_NO
array {
size "-1"
}

type {
primitive SF_BOOLEAN_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 25
ssIdNumber 8
linkNode [20 24 0]
machine 1
name "enable"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

chart {
id 28
treeNode [0 29 0 0]
machine 1
viewObj 28
firstData 30
firstJunction 35
firstTransition 34
name "TX DMA Model/DMA Model\nDriver2"
windowPosition [357.12 483.496 167 391]
viewLimits [0 156.75 0 153.75]
screen [1 1 1280 1024 1.041666666666667]
ssIdHighWaterMark 15
decomposition CLUSTER_CHART
type EML_CHART
chartFileNumber 5
disableImplicitCasting 1
eml {
name "fcn"
}

}

state {
id 29
ssIdNumber 1
treeNode [28 0 0 0]
chart 28
subviewer 28
labelString "eML_blk_kernel()"
position [18 64.5 118 66]
fontSize 12
superState SUBCHART
type FUNC_STATE
decomposition CLUSTER_STATE
eml {
isEML 1
script "function [payload,valid] = fcn(transmitNow, enable)\n%#codegen\n\npersistent indx mode pSize counter msg payloadIndx transmitNext\n\nif isempty(indx)\n    msg = fi(int8('Hello World 0'),0,64,0);\n    pSize = fi(length('Hello World 0')*8,0,64,0); % Size in bytes (Must be multiple of 32 bits) cannot exceed uint16 max\n    indx = pSize;\n    mode = int8(0);\n    counter = fi(0,0,64,0);\n    payloadIndx = uint8(0);\n    transmitNext = false;\nend\n\n%% Make default MSG\n% Constant\n\n% Update packet count\n%msg(uint8(13)) = counter + fi(48,0,64,0);\nsetting = pSize;\n\n%% Output MSG\nif enable\n    valid = true;\n    switch mode\n        case int8(0) % Fresh packet start\n            if transmitNow || transmitNext\n                pSize = fi(setting,0,64,0);\n                payload = fi(setting,0,64,0);%Upper bits\n                mode = int8(1);\n                payloadIndx = uint8(0);\n                indx = fi(0,0,64,0);\n                transmitNext = false; % Reset\n                %fprintf('(TX) Sending new packet with length: %u\\n',uint64(pSize));\n            else\n                payload = fi(setting,0,64,0);%Upper bits\n                valid = false;\n            end\n        otherwise\n            if transmitNow\n                transmitNext = true;\n            end\n            indx = fi(indx + fi(8,0,64,0),0,64,0);\n            payloadIndx = payloadIndx + uint8(1);\n            payload = msg(payloadIndx);\n            if indx == pSize % reached end of frame\n                mode = int8(0);\n                payloadIndx = uint8(0);\n                if counter==fi(9,0,64,0)\n                    counter = fi(0,0,64,0);\n                else\n                    counter = fi(counter + fi(1,0,64,0),0,64,0);\n                end\n            end\n    end\nelse\n    if transmitNow\n        transmitNext = true;\n    end\n    valid = false;\n    payload = fi(0,0,64,0);\nend\n\n\n"
editorLayout "Matrix(4,1)\n[10.0, 5.0, 700.0, 500.0]"
}

}

transition {
id 34
ssIdNumber 2
linkNode [28 0 0]
chart 28
subviewer 28
labelString "{eML_blk_kernel();}"
labelPosition [32.125 19.875 102.544 14.964]
fontSize 12
midPoint [23.5747 24.9468]
dataLimits [21.175 25.975 14.625 42.575]
drawStyle SMART
executionOrder 1

src {
intersection [0 0 1 0 23.5747 14.625 0 0]
}

dst {
id 35
intersection [1 0 -1 0 23.5747 42.5747 0 0]
}

slide {
sticky BOTH_STICK
}

}

junction {
id 35
ssIdNumber 3
linkNode [28 0 0]
chart 28
subviewer 28
position [23.5747 49.5747 7]
type CONNECTIVE_JUNCTION
}

data {
id 30
ssIdNumber 15
linkNode [28 0 31]
machine 1
name "transmitNow"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 31
ssIdNumber 5
linkNode [28 30 32]
machine 1
name "payload"
scope OUTPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_NO
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_BOOLEAN_TYPE
}

unit {
name "inherit"
}

}

}

data {
id 32
ssIdNumber 6
linkNode [28 31 33]
machine 1
name "valid"
scope OUTPUT_DATA
dataType "boolean"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_NO
array {
size "-1"
}

type {
primitive SF_BOOLEAN_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 33
ssIdNumber 8
linkNode [28 32 0]
machine 1
name "enable"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

chart {
id 36
treeNode [0 37 0 0]
machine 1
viewObj 36
firstData 38
firstJunction 43
firstTransition 42
name "TX DMA Model/DMA Model\nDriver"
windowPosition [357.12 483.496 167 391]
viewLimits [0 156.75 0 153.75]
screen [1 1 1280 1024 1.041666666666667]
ssIdHighWaterMark 10
decomposition CLUSTER_CHART
type EML_CHART
chartFileNumber 17
disableImplicitCasting 1
eml {
name "fcn"
}

}

state {
id 37
ssIdNumber 1
treeNode [36 0 0 0]
chart 36
subviewer 36
labelString "eML_blk_kernel()"
position [18 64.5 118 66]
fontSize 12
superState SUBCHART
type FUNC_STATE
decomposition CLUSTER_STATE
eml {
isEML 1
script "function [payload,valid] = fcn(driver, enable)\n%#codegen\n\npersistent indx mode\n\npSize = fi(200,0,64,0); % Size in bytes (Must be multiple of 32 bits) cannot exceed uint16 max\nmask = uint16(sum(2.^(0:15)));\n\nif isempty(indx)\n    indx = pSize;\n    mode = int8(0);\nend\n\n% % Randomly dont transmit new data\n% if enable && mode == 0\n%    enable = randn>1; \n% end\n\nif enable && driver\n    valid = true;\n    switch mode\n        case int8(0) % Fresh packet start\n%             disp('New Packet Start');\n            payload = fi(pSize,0,64,0);%Upper bits\n            mode = int8(1);\n            indx = fi(0,0,64,0);\n        otherwise%case 2\n            indx = fi(indx + fi(8,0,64,0),0,64,0);\n            %payload = uint32(sum(2.^[0 2 4 6 8 10 12 14 ]));\n            if indx == fi(8,0,64,0)\n                payload = fi(0,0,64,0);\n            elseif indx == pSize\n                payload = fi(uint64(18446744073709551615),0,64,0); % All ones\n            else\n                payload = fi(uint64(12297829382473034410),0,64,0);%sum(2.^[0:2:14])); % Alternating ones and zeros\n            end\n            \n            if indx == pSize % reached end of frame\n                mode = int8(0);\n            end\n    end\nelse\n    valid = false;\n    payload = fi(0,0,64,0);\nend\n\n\n"
editorLayout "Matrix(4,1)\n[10.0, 5.0, 700.0, 500.0]"
}

}

transition {
id 42
ssIdNumber 2
linkNode [36 0 0]
chart 36
subviewer 36
labelString "{eML_blk_kernel();}"
labelPosition [32.125 19.875 102.544 14.964]
fontSize 12
midPoint [23.5747 24.9468]
dataLimits [21.175 25.975 14.625 42.575]
drawStyle SMART
executionOrder 1

src {
intersection [0 0 1 0 23.5747 14.625 0 0]
}

dst {
id 43
intersection [1 0 -1 0 23.5747 42.5747 0 0]
}

slide {
sticky BOTH_STICK
}

}

junction {
id 43
ssIdNumber 3
linkNode [36 0 0]
chart 36
subviewer 36
position [23.5747 49.5747 7]
type CONNECTIVE_JUNCTION
}

data {
id 38
ssIdNumber 10
linkNode [36 0 39]
machine 1
name "driver"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 39
ssIdNumber 5
linkNode [36 38 40]
machine 1
name "payload"
scope OUTPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_NO
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_BOOLEAN_TYPE
}

unit {
name "inherit"
}

}

}

data {
id 40
ssIdNumber 6
linkNode [36 39 41]
machine 1
name "valid"
scope OUTPUT_DATA
dataType "boolean"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_NO
array {
size "-1"
}

type {
primitive SF_BOOLEAN_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 41
ssIdNumber 8
linkNode [36 40 0]
machine 1
name "enable"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

target {
id 2
linkNode [1 0 3]
machine 1
name "sfun"
description "Default Simulink S-Function Target."
}

target {
id 3
linkNode [1 2 0]
machine 1
name "slhdlc"
codeFlags " comments=1 emitdescriptions=1"
}

instance {
id 44
machine 1
chart 4
name "Combined TX and RX/Test Packet Generator/DMA Model\nDriver1"
}

instance {
id 45
machine 1
chart 12
name "DMA Capture Eval"
}

instance {
id 46
machine 1
chart 20
name "TX DMA Model/DMA Model\nDriver1"
}

instance {
id 47
machine 1
chart 28
name "TX DMA Model/DMA Model\nDriver2"
}

instance {
id 48
machine 1
chart 36
name "TX DMA Model/DMA Model\nDriver"
}

}