C * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c= * * * * ck5_facirc_1 b0 b1 b2 c2 * * * ck6_circuit2 b0 b1 * * * ck6_circuit2 b0 b1 b2 
+ * ! / b0  * * c=> * * cm1_subset_1 b0 ck4_ordinal1 * cv7_ordinal1 b0 
+ * ! / b0  * ! / b1  * * c=> * * c& * cv7_ordinal1 b0 * * cm1_subset_1 b1 ck5_numbers * * c= * * ck1_nat_1 b0 b1 * * ck2_xcmplx_0 b0 b1 
+ * * c= ck5_numbers ck4_ordinal1 
+ * * c= * * ck2_xcmplx_0 c1 c1 c2 
+ * * c& * * c& * cv2_xxreal_0 c1 * * * cm2_subset_1 c1 ck1_numbers ck5_numbers * * c& * * cm1_subset_1 c1 ck5_numbers * * cm1_subset_1 c1 ck1_numbers 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck1_nat_1 b3 c1 * * * ck6_circuit2 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c= * * * * ck5_facirc_1 b0 b1 b2 c1 * * * ck6_circuit2 b0 b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * ! / b4  * * c=> * * cm1_subset_1 b4 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c<=> * * c= b4 * * * * ck5_facirc_1 b0 b1 b2 b3 * c? / b5  * * c& * * c& * cv1_funct_1 b5 * * c& * * * cv1_funct_2 b5 ck5_numbers * ck4_card_3 * * cu3_msualg_1 b0 b1 * * cm1_subset_1 b5 * ck1_zfmisc_1 * * ck2_zfmisc_1 ck5_numbers * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c& * * c= b4 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 b5 b3 * * c& * * c= * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 b5 ck6_numbers b2 * ! / b6  * * c=> * cv7_ordinal1 b6 * * c= * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 b5 * * ck1_nat_1 b6 c1 * * * ck6_circuit2 b0 b1 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 b5 b6 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c= * * * * ck5_facirc_1 b0 b1 b2 ck6_numbers b2 
- * ! / b0  * ! / b1  * ! / b2  * ! / b3  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * * c& * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * cv7_ordinal1 b3 * * cm1_subset_1 * * * * ck5_facirc_1 b0 b1 b2 b3 * ck4_card_3 * * cu3_msualg_1 b0 b1 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * ! / b4  * * c=> * cv7_ordinal1 b4 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck2_xcmplx_0 b3 b4 * * * * ck5_facirc_1 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 b4 
- * ! / b0  * ! / b1  * ! / b2  * ! / b3  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * * c& * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * cv7_ordinal1 b3 * * c=> * * c& * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck2_xcmplx_0 b3 ck6_numbers * * * * ck5_facirc_1 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 ck6_numbers * ! / b4  * * c=> * cv7_ordinal1 b4 * * c=> * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck2_xcmplx_0 b3 b4 * * * * ck5_facirc_1 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 b4 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck2_xcmplx_0 b3 * * ck1_nat_1 b4 c1 * * * * ck5_facirc_1 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 * * ck1_nat_1 b4 c1 * ! / b4  * * c=> * cv7_ordinal1 b4 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck2_xcmplx_0 b3 b4 * * * * ck5_facirc_1 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 b4 
- * * c= ck6_numbers ck1_xboole_0 
- * ! / b0  * * c=> * cv1_xboole_0 b0 * cv7_ordinal1 b0 
