# TCL File Generated by Component Editor 12.1
# Sat Mar 16 15:38:43 EDT 2013
# DO NOT MODIFY


# 
# lab3_vga "lab3_vga" v1.0
# null 2013.03.16.15:38:43
# 
# 

# 
# request TCL package from ACDS 11.0
# 
package require -exact sopc 11.0


# 
# module lab3_vga
# 
set_module_property NAME lab3_vga
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property DISPLAY_NAME lab3_vga
set_module_property TOP_LEVEL_HDL_FILE lab3_vga.vhd
set_module_property TOP_LEVEL_HDL_MODULE lab3_vga
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property STATIC_TOP_LEVEL_MODULE_NAME lab3_vga
set_module_property FIX_110_VIP_PATH false
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# files
# 
add_file lab3_vga.vhd {SYNTHESIS SIMULATION}
add_file de2_vga_raster.vhd {SYNTHESIS SIMULATION}


# 
# file sets
# 

# 
# parameters
# 


# 
# display items
# 


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressAlignment DYNAMIC
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock ""
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 isMemoryDevice false
set_interface_property avalon_slave_0 isNonVolatileStorage false
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 printableDevice false
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true

add_interface_port avalon_slave_0 CLOCK_27 beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 CLOCK_50 beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 EXT_CLOCK beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 KEY writebyteenable_n Input 4
add_interface_port avalon_slave_0 SW writebyteenable_n Input 18
add_interface_port avalon_slave_0 HEX0 readdata Output 7
add_interface_port avalon_slave_0 HEX1 readdata Output 7
add_interface_port avalon_slave_0 HEX2 readdata Output 7
add_interface_port avalon_slave_0 HEX3 readdata Output 7
add_interface_port avalon_slave_0 HEX4 readdata Output 7
add_interface_port avalon_slave_0 HEX5 readdata Output 7
add_interface_port avalon_slave_0 HEX6 readdata Output 7
add_interface_port avalon_slave_0 HEX7 readdata Output 7
add_interface_port avalon_slave_0 LEDG readdata Output 9
add_interface_port avalon_slave_0 LEDR readdata Output 18
add_interface_port avalon_slave_0 UART_TXD readdatavalid_n Output 1
add_interface_port avalon_slave_0 UART_RXD beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 IRDA_RXD beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 DRAM_DQ export Bidir 16
add_interface_port avalon_slave_0 DRAM_ADDR readdata Output 12
add_interface_port avalon_slave_0 DRAM_LDQM readdatavalid_n Output 1
add_interface_port avalon_slave_0 DRAM_UDQM readdatavalid_n Output 1
add_interface_port avalon_slave_0 DRAM_WE_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 DRAM_CAS_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 DRAM_RAS_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 DRAM_CS_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 DRAM_BA_0 readdatavalid_n Output 1
add_interface_port avalon_slave_0 DRAM_BA_1 readdatavalid_n Output 1
add_interface_port avalon_slave_0 DRAM_CLK readdatavalid_n Output 1
add_interface_port avalon_slave_0 DRAM_CKE readdatavalid_n Output 1
add_interface_port avalon_slave_0 FL_DQ export Bidir 8
add_interface_port avalon_slave_0 FL_ADDR readdata Output 22
add_interface_port avalon_slave_0 FL_WE_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 FL_RST_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 FL_OE_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 FL_CE_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 SRAM_DQ export Bidir 16
add_interface_port avalon_slave_0 SRAM_ADDR readdata Output 18
add_interface_port avalon_slave_0 SRAM_UB_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 SRAM_LB_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 SRAM_WE_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 SRAM_CE_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 SRAM_OE_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 OTG_DATA export Bidir 16
add_interface_port avalon_slave_0 OTG_ADDR readdata Output 2
add_interface_port avalon_slave_0 OTG_CS_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 OTG_RD_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 OTG_WR_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 OTG_RST_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 OTG_FSPEED readdatavalid_n Output 1
add_interface_port avalon_slave_0 OTG_LSPEED readdatavalid_n Output 1
add_interface_port avalon_slave_0 OTG_INT0 beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 OTG_INT1 beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 OTG_DREQ0 beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 OTG_DREQ1 beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 OTG_DACK0_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 OTG_DACK1_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 LCD_ON readdatavalid_n Output 1
add_interface_port avalon_slave_0 LCD_BLON readdatavalid_n Output 1
add_interface_port avalon_slave_0 LCD_RW readdatavalid_n Output 1
add_interface_port avalon_slave_0 LCD_EN readdatavalid_n Output 1
add_interface_port avalon_slave_0 LCD_RS readdatavalid_n Output 1
add_interface_port avalon_slave_0 LCD_DATA export Bidir 8
add_interface_port avalon_slave_0 SD_DAT export Bidir 1
add_interface_port avalon_slave_0 SD_DAT3 export Bidir 1
add_interface_port avalon_slave_0 SD_CMD export Bidir 1
add_interface_port avalon_slave_0 SD_CLK readdatavalid_n Output 1
add_interface_port avalon_slave_0 TDI beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 TCK beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 TDO readdatavalid_n Output 1
add_interface_port avalon_slave_0 I2C_SDAT export Bidir 1
add_interface_port avalon_slave_0 I2C_SCLK readdatavalid_n Output 1
add_interface_port avalon_slave_0 PS2_DAT beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 PS2_CLK beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 VGA_CLK readdatavalid_n Output 1
add_interface_port avalon_slave_0 VGA_HS readdatavalid_n Output 1
add_interface_port avalon_slave_0 VGA_VS readdatavalid_n Output 1
add_interface_port avalon_slave_0 VGA_BLANK readdatavalid_n Output 1
add_interface_port avalon_slave_0 VGA_SYNC readdatavalid_n Output 1
add_interface_port avalon_slave_0 ENET_DATA export Bidir 16
add_interface_port avalon_slave_0 ENET_CMD readdatavalid_n Output 1
add_interface_port avalon_slave_0 ENET_CS_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 ENET_WR_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 ENET_RD_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 ENET_RST_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 ENET_CLK readdatavalid_n Output 1
add_interface_port avalon_slave_0 ENET_INT beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 AUD_ADCLRCK export Bidir 1
add_interface_port avalon_slave_0 AUD_ADCDAT beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 AUD_DACLRCK export Bidir 1
add_interface_port avalon_slave_0 AUD_DACDAT readdatavalid_n Output 1
add_interface_port avalon_slave_0 AUD_BCLK export Bidir 1
add_interface_port avalon_slave_0 AUD_XCK readdatavalid_n Output 1
add_interface_port avalon_slave_0 TD_DATA writebyteenable_n Input 8
add_interface_port avalon_slave_0 TD_HS beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 TD_VS beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 TD_RESET readdatavalid_n Output 1
add_interface_port avalon_slave_0 GPIO_0 export Bidir 36
add_interface_port avalon_slave_0 GPIO_1 export Bidir 36
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point tristate_conduit_slave_0
# 
add_interface tristate_conduit_slave_0 tristate_conduit end
set_interface_property tristate_conduit_slave_0 ENABLED true

add_interface_port tristate_conduit_slave_0 TCS request Input 1

