#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x6208e3eb2290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6208e3eb2420 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x6208e3ec4310 .functor NOT 1, L_0x6208e3ee9d40, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee9aa0 .functor XOR 1, L_0x6208e3ee9940, L_0x6208e3ee9a00, C4<0>, C4<0>;
L_0x6208e3ee9c30 .functor XOR 1, L_0x6208e3ee9aa0, L_0x6208e3ee9b60, C4<0>, C4<0>;
v0x6208e3ee6550_0 .net *"_ivl_10", 0 0, L_0x6208e3ee9b60;  1 drivers
v0x6208e3ee6650_0 .net *"_ivl_12", 0 0, L_0x6208e3ee9c30;  1 drivers
v0x6208e3ee6730_0 .net *"_ivl_2", 0 0, L_0x6208e3ee82d0;  1 drivers
v0x6208e3ee67f0_0 .net *"_ivl_4", 0 0, L_0x6208e3ee9940;  1 drivers
v0x6208e3ee68d0_0 .net *"_ivl_6", 0 0, L_0x6208e3ee9a00;  1 drivers
v0x6208e3ee6a00_0 .net *"_ivl_8", 0 0, L_0x6208e3ee9aa0;  1 drivers
v0x6208e3ee6ae0_0 .net "a", 0 0, v0x6208e3ee3980_0;  1 drivers
v0x6208e3ee6b80_0 .net "b", 0 0, v0x6208e3ee3a20_0;  1 drivers
v0x6208e3ee6c20_0 .net "c", 0 0, v0x6208e3ee3ac0_0;  1 drivers
v0x6208e3ee6cc0_0 .var "clk", 0 0;
v0x6208e3ee6d60_0 .net "d", 0 0, v0x6208e3ee3c00_0;  1 drivers
v0x6208e3ee6e00_0 .net "q_dut", 0 0, L_0x6208e3ee96d0;  1 drivers
v0x6208e3ee6ea0_0 .net "q_ref", 0 0, L_0x6208e3ea1b60;  1 drivers
v0x6208e3ee6f40_0 .var/2u "stats1", 159 0;
v0x6208e3ee6fe0_0 .var/2u "strobe", 0 0;
v0x6208e3ee7080_0 .net "tb_match", 0 0, L_0x6208e3ee9d40;  1 drivers
v0x6208e3ee7140_0 .net "tb_mismatch", 0 0, L_0x6208e3ec4310;  1 drivers
v0x6208e3ee7200_0 .net "wavedrom_enable", 0 0, v0x6208e3ee3cf0_0;  1 drivers
v0x6208e3ee72a0_0 .net "wavedrom_title", 511 0, v0x6208e3ee3d90_0;  1 drivers
L_0x6208e3ee82d0 .concat [ 1 0 0 0], L_0x6208e3ea1b60;
L_0x6208e3ee9940 .concat [ 1 0 0 0], L_0x6208e3ea1b60;
L_0x6208e3ee9a00 .concat [ 1 0 0 0], L_0x6208e3ee96d0;
L_0x6208e3ee9b60 .concat [ 1 0 0 0], L_0x6208e3ea1b60;
L_0x6208e3ee9d40 .cmp/eeq 1, L_0x6208e3ee82d0, L_0x6208e3ee9c30;
S_0x6208e3eb6d50 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x6208e3eb2420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x6208e3ea1b60 .functor OR 1, v0x6208e3ee3ac0_0, v0x6208e3ee3a20_0, C4<0>, C4<0>;
v0x6208e3ec44b0_0 .net "a", 0 0, v0x6208e3ee3980_0;  alias, 1 drivers
v0x6208e3ec4550_0 .net "b", 0 0, v0x6208e3ee3a20_0;  alias, 1 drivers
v0x6208e3ea1cc0_0 .net "c", 0 0, v0x6208e3ee3ac0_0;  alias, 1 drivers
v0x6208e3ea1d60_0 .net "d", 0 0, v0x6208e3ee3c00_0;  alias, 1 drivers
v0x6208e3ee2fc0_0 .net "q", 0 0, L_0x6208e3ea1b60;  alias, 1 drivers
S_0x6208e3ee3170 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x6208e3eb2420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x6208e3ee3980_0 .var "a", 0 0;
v0x6208e3ee3a20_0 .var "b", 0 0;
v0x6208e3ee3ac0_0 .var "c", 0 0;
v0x6208e3ee3b60_0 .net "clk", 0 0, v0x6208e3ee6cc0_0;  1 drivers
v0x6208e3ee3c00_0 .var "d", 0 0;
v0x6208e3ee3cf0_0 .var "wavedrom_enable", 0 0;
v0x6208e3ee3d90_0 .var "wavedrom_title", 511 0;
E_0x6208e3eb1d40/0 .event negedge, v0x6208e3ee3b60_0;
E_0x6208e3eb1d40/1 .event posedge, v0x6208e3ee3b60_0;
E_0x6208e3eb1d40 .event/or E_0x6208e3eb1d40/0, E_0x6208e3eb1d40/1;
E_0x6208e3eb1f90 .event posedge, v0x6208e3ee3b60_0;
E_0x6208e3e9a820 .event negedge, v0x6208e3ee3b60_0;
S_0x6208e3ee3480 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x6208e3ee3170;
 .timescale -12 -12;
v0x6208e3ee3680_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x6208e3ee3780 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x6208e3ee3170;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x6208e3ee3ef0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x6208e3eb2420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x6208e3eb7780 .functor NOT 1, v0x6208e3ee3980_0, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee7500 .functor NOT 1, v0x6208e3ee3a20_0, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee75c0 .functor AND 1, L_0x6208e3eb7780, L_0x6208e3ee7500, C4<1>, C4<1>;
L_0x6208e3ee7660 .functor NOT 1, v0x6208e3ee3ac0_0, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee7700 .functor AND 1, L_0x6208e3ee75c0, L_0x6208e3ee7660, C4<1>, C4<1>;
L_0x6208e3ee77c0 .functor AND 1, L_0x6208e3ee7700, v0x6208e3ee3c00_0, C4<1>, C4<1>;
L_0x6208e3ee7950 .functor NOT 1, v0x6208e3ee3980_0, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee79c0 .functor NOT 1, v0x6208e3ee3a20_0, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee7a80 .functor AND 1, L_0x6208e3ee7950, L_0x6208e3ee79c0, C4<1>, C4<1>;
L_0x6208e3ee7b40 .functor AND 1, L_0x6208e3ee7a80, v0x6208e3ee3ac0_0, C4<1>, C4<1>;
L_0x6208e3ee7c60 .functor NOT 1, v0x6208e3ee3c00_0, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee7cd0 .functor AND 1, L_0x6208e3ee7b40, L_0x6208e3ee7c60, C4<1>, C4<1>;
L_0x6208e3ee7e00 .functor OR 1, L_0x6208e3ee77c0, L_0x6208e3ee7cd0, C4<0>, C4<0>;
L_0x6208e3ee7f10 .functor NOT 1, v0x6208e3ee3980_0, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee7d90 .functor AND 1, L_0x6208e3ee7f10, v0x6208e3ee3a20_0, C4<1>, C4<1>;
L_0x6208e3ee8050 .functor NOT 1, v0x6208e3ee3ac0_0, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee8150 .functor AND 1, L_0x6208e3ee7d90, L_0x6208e3ee8050, C4<1>, C4<1>;
L_0x6208e3ee8260 .functor NOT 1, v0x6208e3ee3c00_0, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee8370 .functor AND 1, L_0x6208e3ee8150, L_0x6208e3ee8260, C4<1>, C4<1>;
L_0x6208e3ee8480 .functor OR 1, L_0x6208e3ee7e00, L_0x6208e3ee8370, C4<0>, C4<0>;
L_0x6208e3ee8640 .functor NOT 1, v0x6208e3ee3980_0, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee86b0 .functor AND 1, L_0x6208e3ee8640, v0x6208e3ee3a20_0, C4<1>, C4<1>;
L_0x6208e3ee8940 .functor AND 1, L_0x6208e3ee86b0, v0x6208e3ee3ac0_0, C4<1>, C4<1>;
L_0x6208e3ee8b10 .functor AND 1, L_0x6208e3ee8940, v0x6208e3ee3c00_0, C4<1>, C4<1>;
L_0x6208e3ee8ca0 .functor OR 1, L_0x6208e3ee8480, L_0x6208e3ee8b10, C4<0>, C4<0>;
L_0x6208e3ee8db0 .functor NOT 1, v0x6208e3ee3a20_0, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee8f00 .functor AND 1, v0x6208e3ee3980_0, L_0x6208e3ee8db0, C4<1>, C4<1>;
L_0x6208e3ee90d0 .functor NOT 1, v0x6208e3ee3ac0_0, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee9230 .functor AND 1, L_0x6208e3ee8f00, L_0x6208e3ee90d0, C4<1>, C4<1>;
L_0x6208e3ee9340 .functor NOT 1, v0x6208e3ee3c00_0, C4<0>, C4<0>, C4<0>;
L_0x6208e3ee95c0 .functor AND 1, L_0x6208e3ee9230, L_0x6208e3ee9340, C4<1>, C4<1>;
L_0x6208e3ee96d0 .functor OR 1, L_0x6208e3ee8ca0, L_0x6208e3ee95c0, C4<0>, C4<0>;
v0x6208e3ee40d0_0 .net *"_ivl_0", 0 0, L_0x6208e3eb7780;  1 drivers
v0x6208e3ee41b0_0 .net *"_ivl_10", 0 0, L_0x6208e3ee77c0;  1 drivers
v0x6208e3ee4290_0 .net *"_ivl_12", 0 0, L_0x6208e3ee7950;  1 drivers
v0x6208e3ee4380_0 .net *"_ivl_14", 0 0, L_0x6208e3ee79c0;  1 drivers
v0x6208e3ee4460_0 .net *"_ivl_16", 0 0, L_0x6208e3ee7a80;  1 drivers
v0x6208e3ee4590_0 .net *"_ivl_18", 0 0, L_0x6208e3ee7b40;  1 drivers
v0x6208e3ee4670_0 .net *"_ivl_2", 0 0, L_0x6208e3ee7500;  1 drivers
v0x6208e3ee4750_0 .net *"_ivl_20", 0 0, L_0x6208e3ee7c60;  1 drivers
v0x6208e3ee4830_0 .net *"_ivl_22", 0 0, L_0x6208e3ee7cd0;  1 drivers
v0x6208e3ee4910_0 .net *"_ivl_24", 0 0, L_0x6208e3ee7e00;  1 drivers
v0x6208e3ee49f0_0 .net *"_ivl_26", 0 0, L_0x6208e3ee7f10;  1 drivers
v0x6208e3ee4ad0_0 .net *"_ivl_28", 0 0, L_0x6208e3ee7d90;  1 drivers
v0x6208e3ee4bb0_0 .net *"_ivl_30", 0 0, L_0x6208e3ee8050;  1 drivers
v0x6208e3ee4c90_0 .net *"_ivl_32", 0 0, L_0x6208e3ee8150;  1 drivers
v0x6208e3ee4d70_0 .net *"_ivl_34", 0 0, L_0x6208e3ee8260;  1 drivers
v0x6208e3ee4e50_0 .net *"_ivl_36", 0 0, L_0x6208e3ee8370;  1 drivers
v0x6208e3ee4f30_0 .net *"_ivl_38", 0 0, L_0x6208e3ee8480;  1 drivers
v0x6208e3ee5010_0 .net *"_ivl_4", 0 0, L_0x6208e3ee75c0;  1 drivers
v0x6208e3ee50f0_0 .net *"_ivl_40", 0 0, L_0x6208e3ee8640;  1 drivers
v0x6208e3ee51d0_0 .net *"_ivl_42", 0 0, L_0x6208e3ee86b0;  1 drivers
v0x6208e3ee52b0_0 .net *"_ivl_44", 0 0, L_0x6208e3ee8940;  1 drivers
v0x6208e3ee5390_0 .net *"_ivl_46", 0 0, L_0x6208e3ee8b10;  1 drivers
v0x6208e3ee5470_0 .net *"_ivl_48", 0 0, L_0x6208e3ee8ca0;  1 drivers
v0x6208e3ee5550_0 .net *"_ivl_50", 0 0, L_0x6208e3ee8db0;  1 drivers
v0x6208e3ee5630_0 .net *"_ivl_52", 0 0, L_0x6208e3ee8f00;  1 drivers
v0x6208e3ee5710_0 .net *"_ivl_54", 0 0, L_0x6208e3ee90d0;  1 drivers
v0x6208e3ee57f0_0 .net *"_ivl_56", 0 0, L_0x6208e3ee9230;  1 drivers
v0x6208e3ee58d0_0 .net *"_ivl_58", 0 0, L_0x6208e3ee9340;  1 drivers
v0x6208e3ee59b0_0 .net *"_ivl_6", 0 0, L_0x6208e3ee7660;  1 drivers
v0x6208e3ee5a90_0 .net *"_ivl_60", 0 0, L_0x6208e3ee95c0;  1 drivers
v0x6208e3ee5b70_0 .net *"_ivl_8", 0 0, L_0x6208e3ee7700;  1 drivers
v0x6208e3ee5c50_0 .net "a", 0 0, v0x6208e3ee3980_0;  alias, 1 drivers
v0x6208e3ee5cf0_0 .net "b", 0 0, v0x6208e3ee3a20_0;  alias, 1 drivers
v0x6208e3ee5ff0_0 .net "c", 0 0, v0x6208e3ee3ac0_0;  alias, 1 drivers
v0x6208e3ee60e0_0 .net "d", 0 0, v0x6208e3ee3c00_0;  alias, 1 drivers
v0x6208e3ee61d0_0 .net "q", 0 0, L_0x6208e3ee96d0;  alias, 1 drivers
S_0x6208e3ee6330 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x6208e3eb2420;
 .timescale -12 -12;
E_0x6208e3eb1ae0 .event anyedge, v0x6208e3ee6fe0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x6208e3ee6fe0_0;
    %nor/r;
    %assign/vec4 v0x6208e3ee6fe0_0, 0;
    %wait E_0x6208e3eb1ae0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x6208e3ee3170;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x6208e3ee3c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6208e3ee3ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6208e3ee3a20_0, 0;
    %assign/vec4 v0x6208e3ee3980_0, 0;
    %wait E_0x6208e3e9a820;
    %wait E_0x6208e3eb1f90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x6208e3ee3c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6208e3ee3ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6208e3ee3a20_0, 0;
    %assign/vec4 v0x6208e3ee3980_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6208e3eb1d40;
    %load/vec4 v0x6208e3ee3980_0;
    %load/vec4 v0x6208e3ee3a20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6208e3ee3ac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6208e3ee3c00_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x6208e3ee3c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6208e3ee3ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6208e3ee3a20_0, 0;
    %assign/vec4 v0x6208e3ee3980_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x6208e3ee3780;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6208e3eb1d40;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x6208e3ee3c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6208e3ee3ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6208e3ee3a20_0, 0;
    %assign/vec4 v0x6208e3ee3980_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x6208e3eb2420;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6208e3ee6cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6208e3ee6fe0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x6208e3eb2420;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x6208e3ee6cc0_0;
    %inv;
    %store/vec4 v0x6208e3ee6cc0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x6208e3eb2420;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x6208e3ee3b60_0, v0x6208e3ee7140_0, v0x6208e3ee6ae0_0, v0x6208e3ee6b80_0, v0x6208e3ee6c20_0, v0x6208e3ee6d60_0, v0x6208e3ee6ea0_0, v0x6208e3ee6e00_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x6208e3eb2420;
T_7 ;
    %load/vec4 v0x6208e3ee6f40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x6208e3ee6f40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x6208e3ee6f40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x6208e3ee6f40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x6208e3ee6f40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x6208e3ee6f40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x6208e3ee6f40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x6208e3eb2420;
T_8 ;
    %wait E_0x6208e3eb1d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6208e3ee6f40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6208e3ee6f40_0, 4, 32;
    %load/vec4 v0x6208e3ee7080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x6208e3ee6f40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6208e3ee6f40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6208e3ee6f40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6208e3ee6f40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x6208e3ee6ea0_0;
    %load/vec4 v0x6208e3ee6ea0_0;
    %load/vec4 v0x6208e3ee6e00_0;
    %xor;
    %load/vec4 v0x6208e3ee6ea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x6208e3ee6f40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6208e3ee6f40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x6208e3ee6f40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6208e3ee6f40_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth10/circuit4/iter0/response2/top_module.sv";
