LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY task4_serial_scan IS
   PORT (
	       clk: IN STD_LOGIC;
	       --datain: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
			 --en_in: IN STD_LOGIC_VECTOR(0 TO 3);
			 en_out: OUT STD_LOGIC_VECTOR(0 TO 3);
			 dataout: STD_LOGIC_VECTOR(0 TO 7);
			 );
END task4_serial_scan;

ARCHITECTURE bhv OF task4_serial_scan IS

CONSTANT data0: STD_LOGIC_VECTOR := NOT "11111100";
CONSTANT data1: STD_LOGIC_VECTOR := NOT "01100000";
CONSTANT data2: STD_LOGIC_VECTOR := NOT "11011010";
CONSTANT data3: STD_LOGIC_VECTOR := NOT "11110010";

BEGIN


   
	PROCESS(clk)
	   VARIABLE count: STD_LOGIC_VECTOR(1 DOWNTO 0);
	BEGIN
	   IF count = "00" THEN
		   en_out <= "1000";
			dataout <= data0;
			count := "01";
		ELSIF count = "01" THEN
		   en_out <= "0100";
			dataout <= data1:
			count := "10";
		ELSIF count = "10" THEN
		   en_out <= "0010";
			dataout <= data2;
			count := "11";
		ELSIF count = "11" THEN
		   en_out <= "0001";
			dataout <= data3:
			count := "00";
		ELSE
		   en_out <= "1000";
			dataout <= data0;
			count := "00";
		END IF;
	END PROCESS;
	
END;